{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615811008379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615811008395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 20:23:27 2021 " "Processing started: Mon Mar 15 20:23:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615811008395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811008395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta netFPGAmini -c netFPGAmini " "Command: quartus_sta netFPGAmini -c netFPGAmini" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811008395 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811008816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811010582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811010582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811010644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811010644 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_quo3 " "Entity altpll_quo3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7bt1 " "Entity dcfifo_7bt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9ft1 " "Entity dcfifo_9ft1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_clo1 " "Entity dcfifo_clo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_opn1 " "Entity dcfifo_opn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r7t1 " "Entity dcfifo_r7t1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r9o1 " "Entity dcfifo_r9o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tdt1 " "Entity dcfifo_tdt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tgn1 " "Entity dcfifo_tgn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vdt1 " "Entity dcfifo_vdt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615811013628 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811013628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1333): *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811014268 ""}  } { { "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "B:/quartus16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014268 ""}
{ "Info" "ISTA_SDC_FOUND" "UM/ddr2/ddr2_12_example_top.sdc " "Reading SDC File: 'UM/ddr2/ddr2_12_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 1 pnf port " "Ignored filter at ddr2_12_example_top.sdc(1): pnf could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811014268 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_12_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811014284 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_12_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_12_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_12_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_12_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811014284 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014284 ""}
{ "Info" "ISTA_SDC_FOUND" "UM/ddr2/ddr2_12_phy_ddr_timing.sdc " "Reading SDC File: 'UM/ddr2/ddr2_12_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014284 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_12_phy instance ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_12_phy instance ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811014440 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811014643 ""}
{ "Info" "0" "" "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811014643 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -waveform \{0.000 4.000\} -name sysclk_125m sysclk_125m " "create_clock -period 8.000 -waveform \{0.000 4.000\} -name sysclk_125m sysclk_125m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 112.50 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 112.50 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\} \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 1.600 -name \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\} \{sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sfp_clk0~input\|o\} -duty_cycle 50.00 -name \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{sfp_clk0~input\|o\} -duty_cycle 50.00 -name \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{sfp_clk0~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|tx_coreclk_in\[0\]~clkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_7\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_6\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_5\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ sfp_rx_tx_1000:sfp_rx_tx_4\|sfp2gmii:sfp2gmii\|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst\|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst\|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615811014737 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811014737 ""}
{ "Critical Warning" "0" "" "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811014752 ""}
{ "Warning" "0" "" "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811014752 ""}
{ "Info" "0" "" "Creating scan clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811014768 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811015315 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_phy_ddr_pins.tcl 965 ddr2_phy:*\|* keeper " "Ignored filter at ddr2_phy_ddr_pins.tcl(965): ddr2_phy:*\|* could not be matched with a keeper" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl" 965 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015346 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/ddr2_example_top.sdc " "Reading SDC File: 'ddr2/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015346 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015362 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015362 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015362 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2/altera_avalon_half_rate_bridge_constraints.sdc " "Reading SDC File: 'ddr2/altera_avalon_half_rate_bridge_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015362 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 36 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(36): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_read could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 36 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015377 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 37 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_read\]                -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015377 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 38 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(38): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_write could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 38 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015393 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 39 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_write\]               -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015393 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 40 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(40): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_state* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 40 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015409 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_state*\]              -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015409 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 42 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(42): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 42 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015424 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 43 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_txfers*\]          -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015424 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 44 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(44): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_wr_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 44 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015440 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 45 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_wr_txfers*\]          -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015440 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 46 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(46): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_rd_data_txfers* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 46 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015455 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 47 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_rd_data_txfers*\]     -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015455 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 48 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(48): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_readdata_r* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 48 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015455 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 49 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_readdata_r*\]         -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015455 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_half_rate_bridge_constraints.sdc 50 *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* register " "Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(50): *\|altera_avalon_half_rate_bridge:HRB_inst\|avm_skid* could not be matched with a register" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 50 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -setup  -end 2" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015471 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_avalon_half_rate_bridge_constraints.sdc 51 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1 " "set_multicycle_path -from \[get_clocks \$slow_clk\] -to \[get_registers *\|altera_avalon_half_rate_bridge:\$\{instance\}\|avm_skid*\]               -hold   -end 1" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015471 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015471 ""}
{ "Info" "ISTA_SDC_FOUND" "sfp/sfp2gmii_constraints.sdc " "Reading SDC File: 'sfp/sfp2gmii_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sfp2gmii_constraints.sdc 174 clk port " "Ignored filter at sfp2gmii_constraints.sdc(174): clk could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock sfp2gmii_constraints.sdc 174 Argument <targets> is an empty collection " "Ignored create_clock at sfp2gmii_constraints.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports clk\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports clk\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015487 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sfp2gmii_constraints.sdc 177 ref_clk port " "Ignored filter at sfp2gmii_constraints.sdc(177): ref_clk could not be matched with a port" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock sfp2gmii_constraints.sdc 177 Argument <targets> is an empty collection " "Ignored create_clock at sfp2gmii_constraints.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615811015487 ""}  } { { "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" "" { Text "C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015487 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015487 ""}
{ "Info" "ISTA_SDC_FOUND" "netFPGAmini.out.sdc " "Reading SDC File: 'netFPGAmini.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015502 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "sysclk_125m " "Overwriting existing clock: sysclk_125m" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015502 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811015737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811015737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811016768 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811016768 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811016783 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811016783 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811016783 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811016846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1615811017908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811017908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.447 " "Worst-case setup slack is -3.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.447            -550.026 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.447            -550.026 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085            -312.962 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.085            -312.962 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.946               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.949               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.199               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.199               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.202               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.478               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.935               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.938               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.938               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 rgm1_rx_clk  " "    2.062               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.182               0.000 rgm3_rx_clk  " "    2.182               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 rgm2_rx_clk  " "    2.259               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.293               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    2.293               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.426               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.426               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.574               0.000 rgm0_rx_clk  " "    2.574               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.891               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.935               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    2.935               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.181               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.181               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.739               0.000 sysclk_125m  " "    3.739               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.579               0.000 n/a  " "   14.579               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811017908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811017908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 rgm1_rx_clk  " "    0.076               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 rgm0_rx_clk  " "    0.151               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 rgm2_rx_clk  " "    0.170               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 rgm3_rx_clk  " "    0.194               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.203               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.209               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.212               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 sysclk_125m  " "    0.215               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.229               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.235               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.272               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.284               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.291               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.944               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.946               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.194               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.194               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.196               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.931               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.931               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.933               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.933               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.603               0.000 n/a  " "    2.603               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811018190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.897 " "Worst-case recovery slack is -2.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897             -23.102 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.897             -23.102 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475            -756.240 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.475            -756.240 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.544               0.000 rgm1_rx_clk  " "    1.544               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.614               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.688               0.000 rgm0_rx_clk  " "    1.688               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.771               0.000 rgm3_rx_clk  " "    1.771               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 rgm2_rx_clk  " "    1.876               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.312               0.000 sysclk_125m  " "    2.312               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.385               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.385               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.565               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.565               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.588               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.588               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.288               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    3.288               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811018299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.534               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.866               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 rgm2_rx_clk  " "    0.982               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.089               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 rgm3_rx_clk  " "    1.095               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517               0.000 rgm1_rx_clk  " "    1.517               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589               0.000 rgm0_rx_clk  " "    1.589               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.667               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.821               0.000 sysclk_125m  " "    1.821               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.900               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.003               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.003               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.048               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.048               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811018412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.656               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.659               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.661               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.661               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 rgm1_rx_clk  " "    2.943               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.945               0.000 rgm0_rx_clk  " "    2.945               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.948               0.000 rgm2_rx_clk  " "    2.948               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.950               0.000 rgm3_rx_clk  " "    2.950               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.043               0.000 sysclk_125m  " "    3.043               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.146               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.152               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.152               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.153               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.153               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.153               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.153               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 sfp_clk0  " "    4.000               0.000 sfp_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.991               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.991               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 sysclk_100m  " "    6.154               0.000 sysclk_100m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811018428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811018428 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811018428 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3171 synchronizer chains. " "Report Metastability: Found 3171 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3171 " "Number of Synchronizer Chains Found: 3171" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.784 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.784" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.434 ns " "Worst Case Available Settling Time: 1.434 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811018903 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811018903 ""}
{ "Critical Warning" "0" "" "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." {  } {  } 1 0 "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811019262 ""}
{ "Critical Warning" "0" "" "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." {  } {  } 1 0 "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811019544 ""}
{ "Critical Warning" "0" "" "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], must have the compensation mode set to No Compensation instead of Normal" {  } {  } 1 0 "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[1\], must have the compensation mode set to No Compensation instead of Normal" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811019544 ""}
{ "Critical Warning" "0" "" "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." {  } {  } 1 0 "Warning (307072): Input clock to the ALTMEMPHY PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], when fed by another PLL, must come from the dedicated PLL to the PLL cascade path." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811019544 ""}
{ "Critical Warning" "0" "" "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], must have the compensation mode set to No Compensation instead of Normal" {  } {  } 1 0 "Warning (307074): Source PLL, pll_clk:pll_clk\|pll_0:pll_0\|altpll:altpll_component\|pll_0_altpll:auto_generated\|pll1, which is feeding  the PLL, ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst\|ddr2_12_phy_alt_mem_phy_clk_reset:clk\|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll\|altpll:altpll_component\|altpll_quo3:auto_generated\|clk\[3\], must have the compensation mode set to No Compensation instead of Normal" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811019544 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811019544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.993 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.993" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020246 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811020246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.209 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811020684 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811020684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.254 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021090 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811021090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.534 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021496 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811021496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811021949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811021965 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811021965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811022277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.931 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.931" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022293 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811022293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.946 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.946" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022652 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811022652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.944 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.944" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811022918 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811022918 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  1.935  1.931" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  1.935  1.931" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "DQS vs CK (Slow 900mV 85C Model)                      \|  0.946  0.944" {  } {  } 0 0 "DQS vs CK (Slow 900mV 85C Model)                      \|  0.946  0.944" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Phy (Slow 900mV 85C Model)                            \|  0.993  0.209" {  } {  } 0 0 "Phy (Slow 900mV 85C Model)                            \|  0.993  0.209" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Phy Reset (Slow 900mV 85C Model)                      \|  1.254  0.534" {  } {  } 0 0 "Phy Reset (Slow 900mV 85C Model)                      \|  1.254  0.534" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.396  0.607" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.396  0.607" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Read Resync (All Conditions)                          \|  1.435  1.586" {  } {  } 0 0 "Read Resync (All Conditions)                          \|  1.435  1.586" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.867  0.572" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.867  0.572" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024000 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811024488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811024597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811027940 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811029799 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811029799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811029815 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811029815 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811029830 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811029830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1615811030565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811030565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.277 " "Worst-case setup slack is -3.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.277            -522.451 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.277            -522.451 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020            -262.125 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.020            -262.125 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.970               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.971               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.210               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.211               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.606               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.606               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.942               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.942               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.943               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.943               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.414               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    2.414               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.430               0.000 rgm1_rx_clk  " "    2.430               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.544               0.000 rgm3_rx_clk  " "    2.544               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.578               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.578               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.608               0.000 rgm2_rx_clk  " "    2.608               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 rgm0_rx_clk  " "    2.866               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.988               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.988               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.217               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.217               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.365               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.365               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.154               0.000 sysclk_125m  " "    4.154               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.857               0.000 n/a  " "   14.857               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811030799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811030799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 rgm1_rx_clk  " "    0.093               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 rgm0_rx_clk  " "    0.149               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.172               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 rgm2_rx_clk  " "    0.173               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 rgm3_rx_clk  " "    0.176               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.186               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 sysclk_125m  " "    0.188               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.198               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.207               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.268               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.281               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.286               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    0.965               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    0.965               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.233               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.233               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    1.970               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    1.970               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.518               0.000 n/a  " "    2.518               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811031236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.702 " "Worst-case recovery slack is -2.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702             -21.556 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.702             -21.556 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391            -710.771 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.391            -710.771 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.652               0.000 rgm1_rx_clk  " "    1.652               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.760               0.000 rgm0_rx_clk  " "    1.760               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.822               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.822               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.856               0.000 rgm3_rx_clk  " "    1.856               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.953               0.000 rgm2_rx_clk  " "    1.953               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.501               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.501               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.593               0.000 sysclk_125m  " "    2.593               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.614               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    2.614               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.784               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.784               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.370               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    3.370               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811031564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.518 " "Worst-case removal slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.518               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.829               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 rgm2_rx_clk  " "    0.946               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.035               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 rgm3_rx_clk  " "    1.050               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 rgm1_rx_clk  " "    1.458               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.529               0.000 rgm0_rx_clk  " "    1.529               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.582               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.744               0.000 sysclk_125m  " "    1.744               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.777               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.777               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.840               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.840               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.887               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811031877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811031877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.642               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.644               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.646               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.646               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.968               0.000 rgm0_rx_clk  " "    2.968               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 rgm1_rx_clk  " "    2.969               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.971               0.000 rgm3_rx_clk  " "    2.971               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.973               0.000 rgm2_rx_clk  " "    2.973               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.042               0.000 sysclk_125m  " "    3.042               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.142               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.142               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.148               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.148               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.149               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.149               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.152               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.152               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 sfp_clk0  " "    4.000               0.000 sfp_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.975               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 sysclk_100m  " "    6.154               0.000 sysclk_100m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811032127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811032127 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811032127 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3171 synchronizer chains. " "Report Metastability: Found 3171 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3171 " "Number of Synchronizer Chains Found: 3171" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.784 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.784" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.675 ns " "Worst Case Available Settling Time: 1.675 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811032564 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811032564 ""}
{ "Critical Warning" "0" "" "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." {  } {  } 1 0 "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811033777 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811034180 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811034180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.174 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035102 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811035102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811035758 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811035758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.540 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 1.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811036396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811036396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811036396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811036396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811036396 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811036396 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.518 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037052 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811037052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811037724 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.942 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 1.942" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811037755 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811037755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811038302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.970 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.970" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038333 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811038333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.970 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.970" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811038911 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811038911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.965 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811039411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811039411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811039411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811039411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811039411 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811039411 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  1.942  1.970" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  1.942  1.970" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "DQS vs CK (Slow 900mV 0C Model)                       \|  0.970  0.965" {  } {  } 0 0 "DQS vs CK (Slow 900mV 0C Model)                       \|  0.970  0.965" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Phy (Slow 900mV 0C Model)                             \|  1.174  0.183" {  } {  } 0 0 "Phy (Slow 900mV 0C Model)                             \|  1.174  0.183" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Phy Reset (Slow 900mV 0C Model)                       \|  1.540  0.518" {  } {  } 0 0 "Phy Reset (Slow 900mV 0C Model)                       \|  1.540  0.518" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.473  0.534" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.473  0.534" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Read Resync (All Conditions)                          \|  1.435  1.586" {  } {  } 0 0 "Read Resync (All Conditions)                          \|  1.435  1.586" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.877  0.591" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.877  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811040957 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811041926 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811043137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811043137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811043137 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811043137 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811043153 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811043153 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1615811043372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811043372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.911 " "Worst-case setup slack is -1.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911            -293.322 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.911            -293.322 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.131               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    1.020               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    1.023               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.290               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.293               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    2.076               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.079               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    2.079               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.401               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.401               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.319               0.000 rgm3_rx_clk  " "    3.319               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.320               0.000 rgm2_rx_clk  " "    3.320               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.324               0.000 rgm1_rx_clk  " "    3.324               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.325               0.000 rgm0_rx_clk  " "    3.325               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.362               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    3.362               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.429               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.429               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.863               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.863               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.184               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    5.184               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.240               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    5.240               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.489               0.000 sysclk_125m  " "    5.489               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.819               0.000 n/a  " "   16.819               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811043840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811043840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191             -21.960 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.191             -21.960 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.014 rgm1_rx_clk  " "   -0.014              -0.014 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 rgm0_rx_clk  " "    0.051               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 rgm2_rx_clk  " "    0.072               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.077               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.085               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 sysclk_125m  " "    0.086               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.088               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 rgm3_rx_clk  " "    0.090               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    0.091               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.140               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.145               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.149               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS  " "    1.036               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS  " "    1.039               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS  " "    1.272               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS  " "    1.275               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.491               0.000 n/a  " "    1.491               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall  " "    2.003               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_p_ddr2_ck_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.006               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall  " "    2.006               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811044512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811044512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.940 " "Worst-case recovery slack is -0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940              -7.474 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.940              -7.474 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425            -211.270 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.425            -211.270 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.796               0.000 rgm1_rx_clk  " "    2.796               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 rgm0_rx_clk  " "    2.897               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.922               0.000 rgm3_rx_clk  " "    2.922               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.966               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.992               0.000 rgm2_rx_clk  " "    2.992               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.469               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.469               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.505               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.505               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.034               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.034               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.548               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.548               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.599               0.000 sysclk_125m  " "    4.599               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811045059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.276 " "Worst-case removal slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.276               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.484               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    0.618               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 rgm2_rx_clk  " "    0.664               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 rgm3_rx_clk  " "    0.715               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 rgm1_rx_clk  " "    0.936               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 rgm0_rx_clk  " "    0.972               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.977               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 sysclk_125m  " "    1.095               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.126               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.588               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.588               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.374               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.374               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811045606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811045606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.000               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.657               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.657               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.660               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.667               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.673               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    1.673               0.000 ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.737               0.000 rgm3_rx_clk  " "    2.737               0.000 rgm3_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.738               0.000 rgm2_rx_clk  " "    2.738               0.000 rgm2_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 rgm1_rx_clk  " "    2.742               0.000 rgm1_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.743               0.000 rgm0_rx_clk  " "    2.743               0.000 rgm0_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.837               0.000 sysclk_125m  " "    2.837               0.000 sysclk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.152               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.152               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.160               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.160               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.160               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout  " "    3.160               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.173               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.173               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\]  " "    3.996               0.000 sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 sfp_clk0  " "    4.000               0.000 sfp_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.996               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\]  " "    4.996               0.000 pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 sysclk_100m  " "    6.154               0.000 sysclk_100m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615811046090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811046090 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811046090 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3171 synchronizer chains. " "Report Metastability: Found 3171 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3171 " "Number of Synchronizer Chains Found: 3171" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.784 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.784" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.905 ns " "Worst Case Available Settling Time: 2.905 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615811046512 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811046512 ""}
{ "Critical Warning" "0" "" "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." {  } {  } 1 0 "ALTMEMPHY IP was generated using a speedgrade of 6, but is being compiled for a speedgrade of 4.  Timing analysis may not be valid due to violated timing model assumptions." 0 0 "TimeQuest Timing Analyzer" 0 0 1615811048683 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811049495 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811049495 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.289 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.289" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811050854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811050854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811050854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811050854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811050854 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811050854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*ddio_in_inst~DFFLO\}\]\] \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*_ddio_in_inst_regouthi\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811051713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811051713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811051713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811051713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811051713 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811051713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.820 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.820" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811052573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811052573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811052573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811052573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811052573 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811052573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.276 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.276" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\] " "-to \[get_registers \{ddr2_interface2um:ddr2_interface2um\|ddr2_12:ddr2_ctrl_hp_inst\|ddr2_12_controller_phy:ddr2_12_controller_phy_inst\|ddr2_12_phy:ddr2_12_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811053450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811053450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811053450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811053450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811053450 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811053450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811054356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.076 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811054372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811054372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811054372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811054372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811054372 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811054372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]. " "\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n is interpreted as \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811055153 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 2.003 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 2.003" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\] " "-to \[get_keepers \{\{ddr2_addr\[0\]\} \{ddr2_addr\[10\]\} \{ddr2_addr\[11\]\} \{ddr2_addr\[12\]\} \{ddr2_addr\[1\]\} \{ddr2_addr\[2\]\} \{ddr2_addr\[3\]\} \{ddr2_addr\[4\]\} \{ddr2_addr\[5\]\} \{ddr2_addr\[6\]\} \{ddr2_addr\[7\]\} \{ddr2_addr\[8\]\} \{ddr2_addr\[9\]\} \{ddr2_bank_addr\[0\]\} \{ddr2_bank_addr\[1\]\} ddr2_cas_n ddr2_ras_n ddr2_we_n ddr2_cke ddr2_odt ddr2_cs_n\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055184 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811055184 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.020 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.020" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811055996 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811055996 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.036 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.036" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr2_dqs\[0\]\} \{ddr2_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811056715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811056715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811056715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811056715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\} " "-panel_name \{ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615811056715 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811056715 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  2.076  2.003" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  2.076  2.003" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "DQS vs CK (Fast 900mV 0C Model)                       \|  1.020  1.036" {  } {  } 0 0 "DQS vs CK (Fast 900mV 0C Model)                       \|  1.020  1.036" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "Phy (Fast 900mV 0C Model)                             \|  2.289  0.083" {  } {  } 0 0 "Phy (Fast 900mV 0C Model)                             \|  2.289  0.083" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "Phy Reset (Fast 900mV 0C Model)                       \|  2.820  0.276" {  } {  } 0 0 "Phy Reset (Fast 900mV 0C Model)                       \|  2.820  0.276" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.501  0.645" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.501  0.645" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "Read Resync (All Conditions)                          \|  1.458  1.609" {  } {  } 0 0 "Read Resync (All Conditions)                          \|  1.458  1.609" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.949  0.669" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.949  0.669" 0 0 "TimeQuest Timing Analyzer" 0 0 1615811059013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811064348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811064348 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|DDR_CLK_OUT\[0\].mem_clk_ddio  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[0\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout " "Cell: ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|dpio\|dqs_group\[1\].dq_dqs\|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_clk\|pll_0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_4\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_5\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_6\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: sfp_rx_tx_7\|sfp2gmii\|altera_tse_pcs_pma_gige_inst\|the_altera_tse_gxb_gige_inst\|the_altera_tse_alt4gxb_gige\|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615811065473 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811065473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811065473 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811065473 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Setup clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) 0.000 0.050 " "Hold clock transfer from ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_alt_mem_phy_inst\|clk\|full_rate.pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to ddr2_interface2um\|ddr2_ctrl_hp_inst\|ddr2_12_controller_phy_inst\|ddr2_12_phy_inst\|ddr2_12_phy_ddr_dqsout_ddr2_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615811065488 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811065488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811066223 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811066223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5687 " "Peak virtual memory: 5687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615811071878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 20:24:31 2021 " "Processing ended: Mon Mar 15 20:24:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615811071878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615811071878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615811071878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1615811071878 ""}
