## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Oct 06 1:19:33 AM Central Asia Standard Time 2009
##
vlib work
vcom -explicit  -93 H:/6S/add_lab/half_adder/half_adder.vhd
vcom -explicit  -93 full_adder.vhd
vcom -explicit  -93 f_adder.vhw
vsim -t 1ps   -lib work f_adder
do {f_adder.udo}
view wave
add wave *
view structure
view signals
run -all
