#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001d3bb8a5c90 .scope module, "Testbench" "Testbench" 2 3;
 .timescale 0 0;
v000001d3bbcd4d60_0 .var "clk", 0 0;
v000001d3bbcd3fa0_0 .var/i "cnt", 31 0;
v000001d3bbcd45e0_0 .var "rst", 0 0;
E_000001d3bbc63950 .event anyedge, v000001d3bbcc9290_0, v000001d3bbcd3fa0_0;
S_000001d3bb91ed40 .scope module, "mips" "Mips" 2 11, 3 21 0, S_000001d3bb8a5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001d3bbcd15c0_0 .net "ALUOp", 2 0, v000001d3bb91d7f0_0;  1 drivers
v000001d3bbcd1e80_0 .net "ALUSrc", 0 0, v000001d3bb91cc10_0;  1 drivers
v000001d3bbcd1160_0 .net "Branch", 0 0, v000001d3bb91d250_0;  1 drivers
v000001d3bbcd0a80_0 .net "Compare_Zero", 0 0, v000001d3bbcc7e90_0;  1 drivers
v000001d3bbcd1200_0 .net "EX_ALUOp", 2 0, v000001d3bbcce400_0;  1 drivers
v000001d3bbcd1700_0 .net "EX_ALUSrc", 0 0, v000001d3bbccdd20_0;  1 drivers
v000001d3bbcd1fc0_0 .net "EX_Branch", 0 0, v000001d3bbccd8c0_0;  1 drivers
v000001d3bbcd1f20_0 .net "EX_Ext_op", 0 0, v000001d3bbcce860_0;  1 drivers
v000001d3bbcd12a0_0 .net "EX_Extimm", 31 0, v000001d3bbccde60_0;  1 drivers
v000001d3bbcd1c00_0 .net "EX_Jump", 0 0, v000001d3bbccd960_0;  1 drivers
v000001d3bbcd2060_0 .net "EX_MemWrite", 0 0, v000001d3bbcce7c0_0;  1 drivers
v000001d3bbcd17a0_0 .net "EX_MemtoReg", 0 0, v000001d3bbccd5a0_0;  1 drivers
v000001d3bbcd0f80_0 .net "EX_PC", 31 0, v000001d3bbccdfa0_0;  1 drivers
v000001d3bbcd0b20_0 .net "EX_ReadData1", 31 0, v000001d3bbcce2c0_0;  1 drivers
v000001d3bbcd09e0_0 .net "EX_ReadData2", 31 0, v000001d3bbcce040_0;  1 drivers
v000001d3bbcd1ac0_0 .net "EX_RegDst", 0 0, v000001d3bbcccce0_0;  1 drivers
v000001d3bbcd1ca0_0 .net "EX_RegWrite", 0 0, v000001d3bbccd3c0_0;  1 drivers
v000001d3bbcd27e0_0 .net "EX_ins", 25 0, v000001d3bbccd140_0;  1 drivers
v000001d3bbcd2560_0 .net "Ext_op", 0 0, v000001d3bb91c170_0;  1 drivers
v000001d3bbcd1480_0 .net "ID_PC", 31 0, v000001d3bbccdaa0_0;  1 drivers
v000001d3bbcd0bc0_0 .net "ID_ins", 31 0, v000001d3bbcce540_0;  1 drivers
v000001d3bbcd1a20_0 .net "IFWrite", 0 0, v000001d3bbccada0_0;  1 drivers
v000001d3bbcd1b60_0 .net "IFflush", 0 0, v000001d3bbccb660_0;  1 drivers
v000001d3bbcd2100_0 .net "Jump", 0 0, v000001d3bb91cdf0_0;  1 drivers
v000001d3bbcd1340_0 .net "MEM_Branch", 0 0, v000001d3bbcc7df0_0;  1 drivers
v000001d3bbcd1d40_0 .net "MEM_Jump", 0 0, v000001d3bbccb020_0;  1 drivers
v000001d3bbcd13e0_0 .net "MEM_MemWrite", 0 0, v000001d3bbcca760_0;  1 drivers
v000001d3bbcd1020_0 .net "MEM_MemtoReg", 0 0, v000001d3bbcc9b80_0;  1 drivers
v000001d3bbcd1de0_0 .net "MEM_ReadData2", 31 0, v000001d3bbcca300_0;  1 drivers
v000001d3bbcd21a0_0 .net "MEM_RegWrite", 0 0, v000001d3bbccad00_0;  1 drivers
v000001d3bbcd0e40_0 .net "MEM_alu_out", 31 0, v000001d3bbcc7d50_0;  1 drivers
v000001d3bbcd2240_0 .net "MEM_jump_Addr", 25 0, v000001d3bbcc9830_0;  1 drivers
v000001d3bbcd10c0_0 .net "MEM_mux_RegDst_out", 4 0, v000001d3bbcc9a40_0;  1 drivers
v000001d3bbcd22e0_0 .net "MEM_overflow", 0 0, v000001d3bbcca6c0_0;  1 drivers
v000001d3bbcd1520_0 .net "MEM_pc", 31 0, v000001d3bbccae40_0;  1 drivers
v000001d3bbcd1840_0 .net "MEM_undefine", 0 0, v000001d3bbcca800_0;  1 drivers
v000001d3bbcd2380_0 .net "MEM_zero", 0 0, v000001d3bbccaf80_0;  1 drivers
v000001d3bbcd1660_0 .net "MemWrite", 0 0, v000001d3bb91c850_0;  1 drivers
v000001d3bbcd2420_0 .net "MemtoReg", 0 0, v000001d3bb91c530_0;  1 drivers
v000001d3bbcd24c0_0 .net "NPC", 31 0, v000001d3bbcd0410_0;  1 drivers
v000001d3bbcd2600_0 .net "PC", 31 0, v000001d3bbccf650_0;  1 drivers
v000001d3bbcd26a0_0 .net "PCWrite", 0 0, v000001d3bbccac60_0;  1 drivers
v000001d3bbcd2880_0 .net "PC_Branch", 31 0, v000001d3bbccaee0_0;  1 drivers
v000001d3bbcd18e0_0 .net "RegDst", 0 0, v000001d3bb91cf30_0;  1 drivers
v000001d3bbcd1980_0 .net "RegWrite", 0 0, v000001d3bb91d1b0_0;  1 drivers
v000001d3bbcd0c60_0 .net "WB_MemtoReg", 0 0, v000001d3bbcd0050_0;  1 drivers
v000001d3bbcd0d00_0 .net "WB_RegWrite", 0 0, v000001d3bbccee30_0;  1 drivers
v000001d3bbcd0da0_0 .net "WB_alu_out", 31 0, v000001d3bbccea70_0;  1 drivers
v000001d3bbcd0ee0_0 .net "WB_dm_out", 31 0, v000001d3bbccfc90_0;  1 drivers
v000001d3bbcd4680_0 .net "alu_ctrl_out", 2 0, v000001d3bb91c490_0;  1 drivers
v000001d3bbcd4e00_0 .net "alu_out", 31 0, v000001d3bb91ded0_0;  1 drivers
v000001d3bbcd4400_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  1 drivers
v000001d3bbcd47c0_0 .net "dm_out", 31 0, L_000001d3bb90b050;  1 drivers
v000001d3bbcd5120_0 .net "ext_out", 31 0, v000001d3bbcc9ae0_0;  1 drivers
v000001d3bbcd40e0_0 .net "flushE", 0 0, v000001d3bbccb480_0;  1 drivers
v000001d3bbcd4180_0 .net "forwardrs", 1 0, v000001d3bbccab20_0;  1 drivers
v000001d3bbcd4ea0_0 .net "forwardrsd", 1 0, v000001d3bbccb7a0_0;  1 drivers
v000001d3bbcd4220_0 .net "forwardrt", 1 0, v000001d3bbcca9e0_0;  1 drivers
v000001d3bbcd4f40_0 .net "forwardrtd", 1 0, v000001d3bbcca4e0_0;  1 drivers
v000001d3bbcd49a0_0 .net "instruction", 31 0, L_000001d3bb90b440;  1 drivers
v000001d3bbcd4a40_0 .net "mux_ALUSrc_out", 31 0, v000001d3bbcc8930_0;  1 drivers
v000001d3bbcd4cc0_0 .net "mux_MemToReg_out", 31 0, v000001d3bb90af40_0;  1 drivers
v000001d3bbcd42c0_0 .net "mux_RegDst_out", 4 0, v000001d3bbcc8b10_0;  1 drivers
v000001d3bbcd4fe0_0 .net "mux_forward_out_1", 31 0, v000001d3bbcc8ed0_0;  1 drivers
v000001d3bbcd3c80_0 .net "mux_forward_out_2", 31 0, v000001d3bbcc81b0_0;  1 drivers
v000001d3bbcd51c0_0 .net "overflow", 0 0, v000001d3bb91c5d0_0;  1 drivers
v000001d3bbcd5080_0 .net "rd", 4 0, v000001d3bbccec50_0;  1 drivers
v000001d3bbcd3dc0_0 .net "regfile_out1", 31 0, L_000001d3bbcd4b80;  1 drivers
v000001d3bbcd5800_0 .net "regfile_out2", 31 0, L_000001d3bbcd5580;  1 drivers
v000001d3bbcd3e60_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  1 drivers
v000001d3bbcd3f00_0 .net "undefine", 0 0, v000001d3bb91c7b0_0;  1 drivers
v000001d3bbcd56c0_0 .net "zero", 0 0, L_000001d3bbcd3be0;  1 drivers
L_000001d3bbcd44a0 .part v000001d3bbcce540_0, 26, 6;
L_000001d3bbcd4900 .part v000001d3bbccd140_0, 16, 5;
L_000001d3bbcd3b40 .part v000001d3bbccd140_0, 11, 5;
L_000001d3bbcd5760 .part v000001d3bbcce540_0, 21, 5;
L_000001d3bbcd5620 .part v000001d3bbcce540_0, 16, 5;
L_000001d3bbcd4040 .part v000001d3bbcce540_0, 0, 26;
L_000001d3bbcd58a0 .part v000001d3bbcce540_0, 0, 16;
L_000001d3bbcd3a00 .part v000001d3bbccd140_0, 0, 6;
L_000001d3bbd2eae0 .part v000001d3bbccd140_0, 21, 5;
L_000001d3bbd305c0 .part v000001d3bbccd140_0, 16, 5;
L_000001d3bbd303e0 .part v000001d3bbcce540_0, 21, 5;
L_000001d3bbd30020 .part v000001d3bbcce540_0, 16, 5;
S_000001d3bb89a0d0 .scope module, "ALU" "alu" 3 265, 4 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "AluCtrlOut";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "AluOut";
    .port_info 5 /OUTPUT 1 "overflow";
v000001d3bb91c210_0 .net "A", 31 0, v000001d3bbcc8ed0_0;  alias, 1 drivers
v000001d3bb91dcf0_0 .net "AluCtrlOut", 2 0, v000001d3bb91c490_0;  alias, 1 drivers
v000001d3bb91ded0_0 .var "AluOut", 31 0;
v000001d3bb91c3f0_0 .net "B", 31 0, v000001d3bbcc8930_0;  alias, 1 drivers
L_000001d3bbcd6c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bb91d110_0 .net/2u *"_ivl_0", 31 0, L_000001d3bbcd6c60;  1 drivers
v000001d3bb91d070_0 .net *"_ivl_2", 0 0, L_000001d3bbcd3aa0;  1 drivers
L_000001d3bbcd6ca8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d3bb91c0d0_0 .net/2s *"_ivl_4", 1 0, L_000001d3bbcd6ca8;  1 drivers
L_000001d3bbcd6cf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3bb91c8f0_0 .net/2s *"_ivl_6", 1 0, L_000001d3bbcd6cf0;  1 drivers
v000001d3bb91cd50_0 .net *"_ivl_8", 1 0, L_000001d3bbcd3d20;  1 drivers
v000001d3bb91c5d0_0 .var "overflow", 0 0;
v000001d3bb91d750_0 .var "temp", 32 0;
v000001d3bb91dd90_0 .net "zero", 0 0, L_000001d3bbcd3be0;  alias, 1 drivers
E_000001d3bbc63dd0 .event anyedge, v000001d3bb91dcf0_0, v000001d3bb91c210_0, v000001d3bb91c3f0_0, v000001d3bb91d750_0;
L_000001d3bbcd3aa0 .cmp/eq 32, v000001d3bb91ded0_0, L_000001d3bbcd6c60;
L_000001d3bbcd3d20 .functor MUXZ 2, L_000001d3bbcd6cf0, L_000001d3bbcd6ca8, L_000001d3bbcd3aa0, C4<>;
L_000001d3bbcd3be0 .part L_000001d3bbcd3d20, 0, 1;
S_000001d3bb89a260 .scope module, "ALU_controller" "alu_ctrl" 3 258, 5 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /INPUT 3 "EX_ALUOp";
    .port_info 2 /OUTPUT 3 "AluCtrlOut";
    .port_info 3 /OUTPUT 1 "undefine";
v000001d3bb91c490_0 .var "AluCtrlOut", 2 0;
v000001d3bb91d610_0 .net "EX_ALUOp", 2 0, v000001d3bbcce400_0;  alias, 1 drivers
v000001d3bb91c710_0 .net "func", 5 0, L_000001d3bbcd3a00;  1 drivers
v000001d3bb91c7b0_0 .var "undefine", 0 0;
E_000001d3bbc63cd0 .event anyedge, v000001d3bb91d610_0, v000001d3bb91c710_0, v000001d3bb91dcf0_0;
S_000001d3bb89a3f0 .scope module, "Ctrl" "ctrl" 3 155, 6 3 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "Ext_op";
P_000001d3bb8b2960 .param/l "F" 0 6 20, C4<0>;
P_000001d3bb8b2998 .param/l "T" 0 6 19, C4<1>;
v000001d3bb91d7f0_0 .var "ALUOp", 2 0;
v000001d3bb91cc10_0 .var "ALUSrc", 0 0;
v000001d3bb91d250_0 .var "Branch", 0 0;
v000001d3bb91c170_0 .var "Ext_op", 0 0;
v000001d3bb91cdf0_0 .var "Jump", 0 0;
v000001d3bb91c850_0 .var "MemWrite", 0 0;
v000001d3bb91c530_0 .var "MemtoReg", 0 0;
v000001d3bb91ce90_0 .net "Opcode", 31 26, L_000001d3bbcd44a0;  1 drivers
v000001d3bb91cf30_0 .var "RegDst", 0 0;
v000001d3bb91d1b0_0 .var "RegWrite", 0 0;
E_000001d3bbc63890 .event anyedge, v000001d3bb91ce90_0;
S_000001d3bb898360 .scope module, "DM_OUT_MUX" "mux_MemToReg" 3 345, 7 47 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "WB_dm_out";
    .port_info 1 /INPUT 32 "WB_AluOut";
    .port_info 2 /INPUT 1 "WB_MemtoReg";
    .port_info 3 /OUTPUT 32 "mux_MemToReg_out";
v000001d3bb91d2f0_0 .net "WB_AluOut", 31 0, v000001d3bbccea70_0;  alias, 1 drivers
v000001d3bb91d430_0 .net "WB_MemtoReg", 0 0, v000001d3bbcd0050_0;  alias, 1 drivers
v000001d3bb91d4d0_0 .net "WB_dm_out", 31 0, v000001d3bbccfc90_0;  alias, 1 drivers
v000001d3bb90af40_0 .var "mux_MemToReg_out", 31 0;
E_000001d3bbc63ad0 .event anyedge, v000001d3bb91d430_0, v000001d3bb91d4d0_0, v000001d3bb91d2f0_0;
S_000001d3bb8984f0 .scope module, "Forward_MUX_1" "mux_forward" 3 226, 7 69 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "forward";
    .port_info 1 /INPUT 32 "EX_ReadData";
    .port_info 2 /INPUT 32 "mux_MemToReg_out";
    .port_info 3 /INPUT 32 "MEM_AluOut";
    .port_info 4 /OUTPUT 32 "mux_forward_out";
v000001d3bbcc8890_0 .net "EX_ReadData", 31 0, v000001d3bbcce2c0_0;  alias, 1 drivers
v000001d3bbcc8750_0 .net "MEM_AluOut", 31 0, v000001d3bbcc7d50_0;  alias, 1 drivers
v000001d3bbcc95b0_0 .net "forward", 1 0, v000001d3bbccab20_0;  alias, 1 drivers
v000001d3bbcc9790_0 .net "mux_MemToReg_out", 31 0, v000001d3bb90af40_0;  alias, 1 drivers
v000001d3bbcc8ed0_0 .var "mux_forward_out", 31 0;
E_000001d3bbc63590 .event anyedge, v000001d3bbcc95b0_0, v000001d3bbcc8750_0, v000001d3bb90af40_0, v000001d3bbcc8890_0;
S_000001d3bb898680 .scope module, "Forward_MUX_2" "mux_forward" 3 236, 7 69 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "forward";
    .port_info 1 /INPUT 32 "EX_ReadData";
    .port_info 2 /INPUT 32 "mux_MemToReg_out";
    .port_info 3 /INPUT 32 "MEM_AluOut";
    .port_info 4 /OUTPUT 32 "mux_forward_out";
v000001d3bbcc7990_0 .net "EX_ReadData", 31 0, v000001d3bbcce040_0;  alias, 1 drivers
v000001d3bbcc8d90_0 .net "MEM_AluOut", 31 0, v000001d3bbcc7d50_0;  alias, 1 drivers
v000001d3bbcc8430_0 .net "forward", 1 0, v000001d3bbcca9e0_0;  alias, 1 drivers
v000001d3bbcc86b0_0 .net "mux_MemToReg_out", 31 0, v000001d3bb90af40_0;  alias, 1 drivers
v000001d3bbcc81b0_0 .var "mux_forward_out", 31 0;
E_000001d3bbc63a50 .event anyedge, v000001d3bbcc8430_0, v000001d3bbcc8750_0, v000001d3bb90af40_0, v000001d3bbcc7990_0;
S_000001d3bb88ec70 .scope module, "IF_ID_MUX" "mux_RegDst" 3 168, 7 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "EX_RegDst";
    .port_info 3 /OUTPUT 5 "mux_RegDst_out";
v000001d3bbcc82f0_0 .net "EX_RegDst", 0 0, v000001d3bbcccce0_0;  alias, 1 drivers
v000001d3bbcc8b10_0 .var "mux_RegDst_out", 4 0;
v000001d3bbcc87f0_0 .net "rd", 4 0, L_000001d3bbcd3b40;  1 drivers
v000001d3bbcc7ad0_0 .net "rt", 4 0, L_000001d3bbcd4900;  1 drivers
E_000001d3bbc636d0 .event anyedge, v000001d3bbcc82f0_0, v000001d3bbcc87f0_0, v000001d3bbcc7ad0_0;
S_000001d3bb88ee00 .scope module, "RF_ALU_MUX" "mux_ALUSrc" 3 251, 7 24 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_forward_out2";
    .port_info 1 /INPUT 32 "Extimm";
    .port_info 2 /INPUT 1 "EX_ALUSrc";
    .port_info 3 /OUTPUT 32 "mux_ALUSrc_out";
v000001d3bbcc8390_0 .net "EX_ALUSrc", 0 0, v000001d3bbccdd20_0;  alias, 1 drivers
v000001d3bbcc9010_0 .net "Extimm", 31 0, v000001d3bbccde60_0;  alias, 1 drivers
v000001d3bbcc8930_0 .var "mux_ALUSrc_out", 31 0;
v000001d3bbcc8070_0 .net "mux_forward_out2", 31 0, v000001d3bbcc81b0_0;  alias, 1 drivers
E_000001d3bbc632d0 .event anyedge, v000001d3bbcc8390_0, v000001d3bbcc9010_0, v000001d3bbcc81b0_0;
S_000001d3bb88ef90 .scope module, "compare" "Compare" 3 383, 8 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadData1";
    .port_info 1 /INPUT 32 "MEM_AluOut";
    .port_info 2 /INPUT 2 "forwardrsd";
    .port_info 3 /INPUT 32 "ReadData2";
    .port_info 4 /INPUT 2 "forwardrtd";
    .port_info 5 /OUTPUT 1 "Compare_Zero";
    .port_info 6 /INPUT 32 "AluOut";
v000001d3bbcc96f0_0 .net "AluOut", 31 0, v000001d3bb91ded0_0;  alias, 1 drivers
v000001d3bbcc7e90_0 .var "Compare_Zero", 0 0;
v000001d3bbcc9510_0 .net "MEM_AluOut", 31 0, v000001d3bbcc7d50_0;  alias, 1 drivers
v000001d3bbcc8570_0 .net "ReadData1", 31 0, L_000001d3bbcd4b80;  alias, 1 drivers
v000001d3bbcc7a30_0 .net "ReadData2", 31 0, L_000001d3bbcd5580;  alias, 1 drivers
v000001d3bbcc8250_0 .net "forwardrsd", 1 0, v000001d3bbccb7a0_0;  alias, 1 drivers
v000001d3bbcc7b70_0 .net "forwardrtd", 1 0, v000001d3bbcca4e0_0;  alias, 1 drivers
v000001d3bbcc90b0_0 .var "num1", 31 0;
v000001d3bbcc84d0_0 .var "num2", 31 0;
E_000001d3bbc63510/0 .event anyedge, v000001d3bbcc8250_0, v000001d3bbcc8750_0, v000001d3bbcc8570_0, v000001d3bb91ded0_0;
E_000001d3bbc63510/1 .event anyedge, v000001d3bbcc7b70_0, v000001d3bbcc7a30_0, v000001d3bbcc90b0_0, v000001d3bbcc84d0_0;
E_000001d3bbc63510 .event/or E_000001d3bbc63510/0, E_000001d3bbc63510/1;
S_000001d3bb889840 .scope module, "data_memory" "dm_4k" 3 313, 9 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MEM_MemWrite";
    .port_info 2 /INPUT 32 "MEM_AluOut";
    .port_info 3 /INPUT 32 "MEM_writedata";
    .port_info 4 /OUTPUT 32 "dm_out";
L_000001d3bb90b050 .functor BUFZ 32, L_000001d3bbd2f940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3bbcc9470 .array "DM", 0 1023, 31 0;
v000001d3bbcc89d0_0 .net "MEM_AluOut", 31 0, v000001d3bbcc7d50_0;  alias, 1 drivers
v000001d3bbcc7c10_0 .net "MEM_MemWrite", 0 0, v000001d3bbcca760_0;  alias, 1 drivers
v000001d3bbcc7f30_0 .net "MEM_writedata", 31 0, v000001d3bbcca300_0;  alias, 1 drivers
v000001d3bbcc8e30_0 .net *"_ivl_0", 31 0, L_000001d3bbd2f940;  1 drivers
v000001d3bbcc8f70_0 .net *"_ivl_3", 9 0, L_000001d3bbd2fc60;  1 drivers
v000001d3bbcc8610_0 .net *"_ivl_4", 11 0, L_000001d3bbd2f760;  1 drivers
L_000001d3bbcd6d38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3bbcc8a70_0 .net *"_ivl_7", 1 0, L_000001d3bbcd6d38;  1 drivers
v000001d3bbcc9290_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbcc8bb0_0 .net "dm_out", 31 0, L_000001d3bb90b050;  alias, 1 drivers
E_000001d3bbc63390 .event posedge, v000001d3bbcc9290_0;
L_000001d3bbd2f940 .array/port v000001d3bbcc9470, L_000001d3bbd2f760;
L_000001d3bbd2fc60 .part v000001d3bbcc7d50_0, 2, 10;
L_000001d3bbd2f760 .concat [ 10 2 0 0], L_000001d3bbd2fc60, L_000001d3bbcd6d38;
S_000001d3bb8899d0 .scope module, "exmem" "EX_MEM" 3 274, 10 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_PC";
    .port_info 3 /INPUT 26 "EX_ins";
    .port_info 4 /INPUT 32 "Extimm";
    .port_info 5 /INPUT 32 "AluOut";
    .port_info 6 /INPUT 32 "EX_ReadData2";
    .port_info 7 /INPUT 5 "mux_RegDst_out";
    .port_info 8 /INPUT 1 "EX_Branch";
    .port_info 9 /INPUT 1 "EX_MemtoReg";
    .port_info 10 /INPUT 1 "EX_MemWrite";
    .port_info 11 /INPUT 1 "EX_RegWrite";
    .port_info 12 /INPUT 1 "EX_Jump";
    .port_info 13 /INPUT 1 "zero";
    .port_info 14 /INPUT 1 "undefine";
    .port_info 15 /INPUT 1 "overflow";
    .port_info 16 /OUTPUT 32 "MEM_PC";
    .port_info 17 /OUTPUT 26 "Jump_Addr";
    .port_info 18 /OUTPUT 32 "PC_Branch";
    .port_info 19 /OUTPUT 32 "MEM_AluOut";
    .port_info 20 /OUTPUT 32 "MEM_ReadData2";
    .port_info 21 /OUTPUT 5 "MEM_mux_RegDst_out";
    .port_info 22 /OUTPUT 1 "MEM_Branch";
    .port_info 23 /OUTPUT 1 "MEM_MemtoReg";
    .port_info 24 /OUTPUT 1 "MEM_MemWrite";
    .port_info 25 /OUTPUT 1 "MEM_RegWrite";
    .port_info 26 /OUTPUT 1 "MEM_Jump";
    .port_info 27 /OUTPUT 1 "MEM_zero";
    .port_info 28 /OUTPUT 1 "MEM_undefine";
    .port_info 29 /OUTPUT 1 "MEM_overflow";
v000001d3bbcc8c50_0 .net "AluOut", 31 0, v000001d3bb91ded0_0;  alias, 1 drivers
v000001d3bbcc8cf0_0 .net "EX_Branch", 0 0, v000001d3bbccd8c0_0;  alias, 1 drivers
v000001d3bbcc8110_0 .net "EX_Jump", 0 0, v000001d3bbccd960_0;  alias, 1 drivers
v000001d3bbcc7cb0_0 .net "EX_MemWrite", 0 0, v000001d3bbcce7c0_0;  alias, 1 drivers
v000001d3bbcc7fd0_0 .net "EX_MemtoReg", 0 0, v000001d3bbccd5a0_0;  alias, 1 drivers
v000001d3bbcc9150_0 .net "EX_PC", 31 0, v000001d3bbccdfa0_0;  alias, 1 drivers
v000001d3bbcc91f0_0 .net "EX_ReadData2", 31 0, v000001d3bbcce040_0;  alias, 1 drivers
v000001d3bbcc9330_0 .net "EX_RegWrite", 0 0, v000001d3bbccd3c0_0;  alias, 1 drivers
v000001d3bbcc93d0_0 .net "EX_ins", 25 0, v000001d3bbccd140_0;  alias, 1 drivers
v000001d3bbcc9650_0 .net "Extimm", 31 0, v000001d3bbcc9ae0_0;  alias, 1 drivers
v000001d3bbcc9830_0 .var "Jump_Addr", 25 0;
v000001d3bbcc7d50_0 .var "MEM_AluOut", 31 0;
v000001d3bbcc7df0_0 .var "MEM_Branch", 0 0;
v000001d3bbccb020_0 .var "MEM_Jump", 0 0;
v000001d3bbcca760_0 .var "MEM_MemWrite", 0 0;
v000001d3bbcc9b80_0 .var "MEM_MemtoReg", 0 0;
v000001d3bbccae40_0 .var "MEM_PC", 31 0;
v000001d3bbcca300_0 .var "MEM_ReadData2", 31 0;
v000001d3bbccad00_0 .var "MEM_RegWrite", 0 0;
v000001d3bbcc9a40_0 .var "MEM_mux_RegDst_out", 4 0;
v000001d3bbcca6c0_0 .var "MEM_overflow", 0 0;
v000001d3bbcca800_0 .var "MEM_undefine", 0 0;
v000001d3bbccaf80_0 .var "MEM_zero", 0 0;
v000001d3bbccaee0_0 .var "PC_Branch", 31 0;
v000001d3bbcc9fe0_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbccaa80_0 .net "mux_RegDst_out", 4 0, v000001d3bbcc8b10_0;  alias, 1 drivers
v000001d3bbccb0c0_0 .net "overflow", 0 0, v000001d3bb91c5d0_0;  alias, 1 drivers
v000001d3bbcc9f40_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  alias, 1 drivers
v000001d3bbcca080_0 .net "undefine", 0 0, v000001d3bb91c7b0_0;  alias, 1 drivers
v000001d3bbccb160_0 .net "zero", 0 0, L_000001d3bbcd3be0;  alias, 1 drivers
E_000001d3bbc63ed0 .event negedge, v000001d3bbcc9290_0;
S_000001d3bb889b60 .scope module, "extension_unit" "Ext" 3 245, 11 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ext_op";
    .port_info 1 /INPUT 16 "ins16";
    .port_info 2 /OUTPUT 32 "Extimm";
v000001d3bbccb840_0 .net "Ext_op", 0 0, v000001d3bb91c170_0;  alias, 1 drivers
v000001d3bbcc9ae0_0 .var "Extimm", 31 0;
v000001d3bbccb200_0 .net "ins16", 15 0, L_000001d3bbcd58a0;  1 drivers
E_000001d3bbc63250 .event anyedge, v000001d3bb91c170_0, v000001d3bbccb200_0;
S_000001d3bb88dd00 .scope module, "hazd_forward" "Hazard_and_Forward" 3 352, 12 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MEM_RegWrite";
    .port_info 1 /INPUT 1 "WB_RegWrite";
    .port_info 2 /INPUT 1 "MEM_MemtoReg";
    .port_info 3 /INPUT 1 "Compare_Zero";
    .port_info 4 /INPUT 5 "MEM_mux_RegDst_out";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 5 "EX_rs";
    .port_info 7 /INPUT 5 "EX_rt";
    .port_info 8 /INPUT 5 "ID_rs";
    .port_info 9 /INPUT 5 "ID_rt";
    .port_info 10 /INPUT 5 "mux_RegDst_out";
    .port_info 11 /OUTPUT 2 "forwardrs";
    .port_info 12 /OUTPUT 2 "forwardrt";
    .port_info 13 /OUTPUT 1 "PCWrite";
    .port_info 14 /OUTPUT 1 "EXflush";
    .port_info 15 /OUTPUT 1 "IFWrite";
    .port_info 16 /INPUT 1 "Jump";
    .port_info 17 /INPUT 1 "Branch";
    .port_info 18 /INPUT 1 "EX_RegWrite";
    .port_info 19 /INPUT 1 "EX_MemtoReg";
    .port_info 20 /INPUT 1 "EX_MemWrite";
    .port_info 21 /OUTPUT 2 "forward_rs_compare";
    .port_info 22 /OUTPUT 2 "forward_rt_compare";
    .port_info 23 /OUTPUT 1 "IFflush";
v000001d3bbccb2a0_0 .net "Branch", 0 0, v000001d3bb91d250_0;  alias, 1 drivers
v000001d3bbcca8a0_0 .var "CBD", 0 0;
v000001d3bbcc9e00_0 .var "CBDMRS", 0 0;
v000001d3bbccb3e0_0 .var "CBDMRT", 0 0;
v000001d3bbcca1c0_0 .var "CLDERS", 0 0;
v000001d3bbcc9cc0_0 .var "CLDERT", 0 0;
v000001d3bbccb340_0 .net "Compare_Zero", 0 0, v000001d3bbcc7e90_0;  alias, 1 drivers
v000001d3bbcca620_0 .net "EX_MemWrite", 0 0, v000001d3bbcce7c0_0;  alias, 1 drivers
v000001d3bbccb520_0 .net "EX_MemtoReg", 0 0, v000001d3bbccd5a0_0;  alias, 1 drivers
v000001d3bbcc9d60_0 .net "EX_RegWrite", 0 0, v000001d3bbccd3c0_0;  alias, 1 drivers
v000001d3bbcca260_0 .net "EX_rs", 4 0, L_000001d3bbd2eae0;  1 drivers
v000001d3bbcca940_0 .net "EX_rt", 4 0, L_000001d3bbd305c0;  1 drivers
v000001d3bbccb480_0 .var "EXflush", 0 0;
v000001d3bbccb5c0_0 .net "ID_rs", 4 0, L_000001d3bbd303e0;  1 drivers
v000001d3bbcca120_0 .net "ID_rt", 4 0, L_000001d3bbd30020;  1 drivers
v000001d3bbccada0_0 .var "IFWrite", 0 0;
v000001d3bbccb660_0 .var "IFflush", 0 0;
v000001d3bbcc99a0_0 .net "Jump", 0 0, v000001d3bb91cdf0_0;  alias, 1 drivers
v000001d3bbcca580_0 .net "MEM_MemtoReg", 0 0, v000001d3bbcc9b80_0;  alias, 1 drivers
v000001d3bbccb700_0 .net "MEM_RegWrite", 0 0, v000001d3bbccad00_0;  alias, 1 drivers
v000001d3bbcca3a0_0 .net "MEM_mux_RegDst_out", 4 0, v000001d3bbcc9a40_0;  alias, 1 drivers
v000001d3bbccac60_0 .var "PCWrite", 0 0;
v000001d3bbcca440_0 .net "WB_RegWrite", 0 0, v000001d3bbccee30_0;  alias, 1 drivers
v000001d3bbccb7a0_0 .var "forward_rs_compare", 1 0;
v000001d3bbcca4e0_0 .var "forward_rt_compare", 1 0;
v000001d3bbccab20_0 .var "forwardrs", 1 0;
v000001d3bbcca9e0_0 .var "forwardrt", 1 0;
v000001d3bbcc9c20_0 .net "mux_RegDst_out", 4 0, v000001d3bbcc8b10_0;  alias, 1 drivers
v000001d3bbccabc0_0 .net "rd", 4 0, v000001d3bbccec50_0;  alias, 1 drivers
E_000001d3bbc63e90/0 .event anyedge, v000001d3bbcca260_0, v000001d3bbcc9a40_0, v000001d3bbccad00_0, v000001d3bbccabc0_0;
E_000001d3bbc63e90/1 .event anyedge, v000001d3bbcca440_0, v000001d3bbcca940_0, v000001d3bbccb5c0_0, v000001d3bbcc8b10_0;
E_000001d3bbc63e90/2 .event anyedge, v000001d3bbcc7cb0_0, v000001d3bbcca120_0, v000001d3bbcc9e00_0, v000001d3bbccb3e0_0;
E_000001d3bbc63e90/3 .event anyedge, v000001d3bb91d250_0, v000001d3bbcc7fd0_0, v000001d3bbcc9330_0, v000001d3bbcc9b80_0;
E_000001d3bbc63e90/4 .event anyedge, v000001d3bbcca1c0_0, v000001d3bbcc9cc0_0, v000001d3bbcca8a0_0, v000001d3bbcc7e90_0;
E_000001d3bbc63e90/5 .event anyedge, v000001d3bb91cdf0_0;
E_000001d3bbc63e90 .event/or E_000001d3bbc63e90/0, E_000001d3bbc63e90/1, E_000001d3bbc63e90/2, E_000001d3bbc63e90/3, E_000001d3bbc63e90/4, E_000001d3bbc63e90/5;
S_000001d3bbccc310 .scope module, "idex" "ID_EX" 3 187, 13 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EXflush";
    .port_info 3 /INPUT 32 "ReadData1";
    .port_info 4 /INPUT 32 "ReadData2";
    .port_info 5 /INPUT 32 "ID_PC";
    .port_info 6 /INPUT 26 "ID_ins";
    .port_info 7 /INPUT 32 "Extimm";
    .port_info 8 /INPUT 1 "RegDst";
    .port_info 9 /INPUT 1 "Branch";
    .port_info 10 /INPUT 1 "MemtoReg";
    .port_info 11 /INPUT 3 "ALUOp";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "ALUSrc";
    .port_info 14 /INPUT 1 "RegWrite";
    .port_info 15 /INPUT 1 "Jump";
    .port_info 16 /INPUT 1 "Ext_op";
    .port_info 17 /OUTPUT 32 "EX_ReadData1";
    .port_info 18 /OUTPUT 32 "EX_ReadData2";
    .port_info 19 /OUTPUT 26 "EX_ins";
    .port_info 20 /OUTPUT 32 "EX_PC";
    .port_info 21 /OUTPUT 32 "EX_Extimm";
    .port_info 22 /OUTPUT 1 "EX_RegDst";
    .port_info 23 /OUTPUT 1 "EX_Branch";
    .port_info 24 /OUTPUT 1 "EX_MemtoReg";
    .port_info 25 /OUTPUT 3 "EX_ALUOp";
    .port_info 26 /OUTPUT 1 "EX_MemWrite";
    .port_info 27 /OUTPUT 1 "EX_ALUSrc";
    .port_info 28 /OUTPUT 1 "EX_RegWrite";
    .port_info 29 /OUTPUT 1 "EX_Jump";
    .port_info 30 /OUTPUT 1 "EX_Ext_op";
v000001d3bbcc9ea0_0 .net "ALUOp", 2 0, v000001d3bb91d7f0_0;  alias, 1 drivers
v000001d3bbcce180_0 .net "ALUSrc", 0 0, v000001d3bb91cc10_0;  alias, 1 drivers
v000001d3bbccd780_0 .net "Branch", 0 0, v000001d3bb91d250_0;  alias, 1 drivers
v000001d3bbcce400_0 .var "EX_ALUOp", 2 0;
v000001d3bbccdd20_0 .var "EX_ALUSrc", 0 0;
v000001d3bbccd8c0_0 .var "EX_Branch", 0 0;
v000001d3bbcce860_0 .var "EX_Ext_op", 0 0;
v000001d3bbccde60_0 .var "EX_Extimm", 31 0;
v000001d3bbccd960_0 .var "EX_Jump", 0 0;
v000001d3bbcce7c0_0 .var "EX_MemWrite", 0 0;
v000001d3bbccd5a0_0 .var "EX_MemtoReg", 0 0;
v000001d3bbccdfa0_0 .var "EX_PC", 31 0;
v000001d3bbcce2c0_0 .var "EX_ReadData1", 31 0;
v000001d3bbcce040_0 .var "EX_ReadData2", 31 0;
v000001d3bbcccce0_0 .var "EX_RegDst", 0 0;
v000001d3bbccd3c0_0 .var "EX_RegWrite", 0 0;
v000001d3bbccd140_0 .var "EX_ins", 25 0;
v000001d3bbcce0e0_0 .net "EXflush", 0 0, v000001d3bbccb480_0;  alias, 1 drivers
v000001d3bbccdbe0_0 .net "Ext_op", 0 0, v000001d3bb91c170_0;  alias, 1 drivers
v000001d3bbccdc80_0 .net "Extimm", 31 0, v000001d3bbcc9ae0_0;  alias, 1 drivers
v000001d3bbccdf00_0 .net "ID_PC", 31 0, v000001d3bbccdaa0_0;  alias, 1 drivers
v000001d3bbcce360_0 .net "ID_ins", 25 0, L_000001d3bbcd4040;  1 drivers
v000001d3bbcce220_0 .net "Jump", 0 0, v000001d3bb91cdf0_0;  alias, 1 drivers
v000001d3bbcccf60_0 .net "MemWrite", 0 0, v000001d3bb91c850_0;  alias, 1 drivers
v000001d3bbccddc0_0 .net "MemtoReg", 0 0, v000001d3bb91c530_0;  alias, 1 drivers
v000001d3bbccd820_0 .net "ReadData1", 31 0, L_000001d3bbcd4b80;  alias, 1 drivers
v000001d3bbcce4a0_0 .net "ReadData2", 31 0, L_000001d3bbcd5580;  alias, 1 drivers
v000001d3bbccd1e0_0 .net "RegDst", 0 0, v000001d3bb91cf30_0;  alias, 1 drivers
v000001d3bbccca60_0 .net "RegWrite", 0 0, v000001d3bb91d1b0_0;  alias, 1 drivers
v000001d3bbcce720_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbccda00_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  alias, 1 drivers
S_000001d3bbccc630 .scope module, "if_id" "IF_ID" 3 142, 14 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "IFflush";
    .port_info 3 /INPUT 1 "IFWrite";
    .port_info 4 /INPUT 32 "IF_PC";
    .port_info 5 /INPUT 32 "IF_ins";
    .port_info 6 /OUTPUT 32 "ID_PC";
    .port_info 7 /OUTPUT 32 "ID_ins";
v000001d3bbccdaa0_0 .var "ID_PC", 31 0;
v000001d3bbcce540_0 .var "ID_ins", 31 0;
v000001d3bbccdb40_0 .net "IFWrite", 0 0, v000001d3bbccada0_0;  alias, 1 drivers
v000001d3bbccd320_0 .net "IF_PC", 31 0, v000001d3bbccf650_0;  alias, 1 drivers
v000001d3bbcccc40_0 .net "IF_ins", 31 0, L_000001d3bb90b440;  alias, 1 drivers
v000001d3bbccd000_0 .net "IFflush", 0 0, v000001d3bbccb660_0;  alias, 1 drivers
v000001d3bbccc9c0_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbcccb00_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  alias, 1 drivers
S_000001d3bbccbe60 .scope module, "im" "im" 3 137, 15 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "out_ins";
L_000001d3bb90b440 .functor BUFZ 32, L_000001d3bbcd4720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3bbcce5e0 .array "IM", 0 1023, 31 0;
v000001d3bbcce680_0 .net "PC", 31 0, v000001d3bbccf650_0;  alias, 1 drivers
v000001d3bbcccba0_0 .net *"_ivl_0", 31 0, L_000001d3bbcd4720;  1 drivers
v000001d3bbcccd80_0 .net *"_ivl_3", 9 0, L_000001d3bbcd4360;  1 drivers
v000001d3bbccd280_0 .net *"_ivl_4", 11 0, L_000001d3bbcd5260;  1 drivers
L_000001d3bbcd69d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3bbccd460_0 .net *"_ivl_7", 1 0, L_000001d3bbcd69d8;  1 drivers
v000001d3bbcccec0_0 .net "out_ins", 31 0, L_000001d3bb90b440;  alias, 1 drivers
L_000001d3bbcd4720 .array/port v000001d3bbcce5e0, L_000001d3bbcd5260;
L_000001d3bbcd4360 .part v000001d3bbccf650_0, 2, 10;
L_000001d3bbcd5260 .concat [ 10 2 0 0], L_000001d3bbcd4360, L_000001d3bbcd69d8;
S_000001d3bbccbb40 .scope module, "memwb" "MEM_WB" 3 323, 16 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_MemtoReg";
    .port_info 3 /INPUT 1 "MEM_RegWrite";
    .port_info 4 /INPUT 32 "dm_out";
    .port_info 5 /INPUT 32 "MEM_AluOut";
    .port_info 6 /INPUT 5 "MEM_mux_RegDst_out";
    .port_info 7 /INPUT 32 "MEM_PC";
    .port_info 8 /INPUT 1 "MEM_undefine";
    .port_info 9 /INPUT 1 "MEM_overflow";
    .port_info 10 /OUTPUT 1 "WB_MemtoReg";
    .port_info 11 /OUTPUT 1 "WB_RegWrite";
    .port_info 12 /OUTPUT 32 "WB_dm_out";
    .port_info 13 /OUTPUT 32 "WB_AluOut";
    .port_info 14 /OUTPUT 5 "rd";
v000001d3bbccce20_0 .net "MEM_AluOut", 31 0, v000001d3bbcc7d50_0;  alias, 1 drivers
v000001d3bbccd0a0_0 .net "MEM_MemtoReg", 0 0, v000001d3bbcc9b80_0;  alias, 1 drivers
v000001d3bbccd500_0 .net "MEM_PC", 31 0, v000001d3bbccae40_0;  alias, 1 drivers
v000001d3bbccd640_0 .net "MEM_RegWrite", 0 0, v000001d3bbccad00_0;  alias, 1 drivers
v000001d3bbccd6e0_0 .net "MEM_mux_RegDst_out", 4 0, v000001d3bbcc9a40_0;  alias, 1 drivers
v000001d3bbccf150_0 .net "MEM_overflow", 0 0, v000001d3bbcca6c0_0;  alias, 1 drivers
v000001d3bbccf5b0_0 .net "MEM_undefine", 0 0, v000001d3bbcca800_0;  alias, 1 drivers
v000001d3bbccea70_0 .var "WB_AluOut", 31 0;
v000001d3bbcd0050_0 .var "WB_MemtoReg", 0 0;
v000001d3bbccee30_0 .var "WB_RegWrite", 0 0;
v000001d3bbccfc90_0 .var "WB_dm_out", 31 0;
v000001d3bbccf290_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbccfdd0_0 .net "dm_out", 31 0, L_000001d3bb90b050;  alias, 1 drivers
v000001d3bbccec50_0 .var "rd", 4 0;
v000001d3bbcd00f0_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  alias, 1 drivers
S_000001d3bbccc180 .scope module, "npc" "npc" 3 126, 17 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 1 "Compare_Zero";
    .port_info 3 /INPUT 1 "Jump";
    .port_info 4 /INPUT 32 "PC_add_4";
    .port_info 5 /INPUT 32 "Beq_ext_imm";
    .port_info 6 /INPUT 32 "Jump_ins_add";
    .port_info 7 /OUTPUT 32 "NPC";
v000001d3bbccf010_0 .net "Beq_ext_imm", 31 0, v000001d3bbcc9ae0_0;  alias, 1 drivers
v000001d3bbcd04b0_0 .net "Branch", 0 0, v000001d3bb91d250_0;  alias, 1 drivers
v000001d3bbccf330_0 .net "Compare_Zero", 0 0, v000001d3bbcc7e90_0;  alias, 1 drivers
v000001d3bbccfd30_0 .net "Jump", 0 0, v000001d3bb91cdf0_0;  alias, 1 drivers
v000001d3bbcceed0_0 .net "Jump_ins_add", 31 0, v000001d3bbcce540_0;  alias, 1 drivers
v000001d3bbcd0410_0 .var "NPC", 31 0;
v000001d3bbccfe70_0 .net "PC", 31 0, v000001d3bbccf650_0;  alias, 1 drivers
v000001d3bbccebb0_0 .net "PC_add_4", 31 0, v000001d3bbccdaa0_0;  alias, 1 drivers
E_000001d3bbc63610/0 .event anyedge, v000001d3bb91cdf0_0, v000001d3bbccd320_0, v000001d3bbcce540_0, v000001d3bb91d250_0;
E_000001d3bbc63610/1 .event anyedge, v000001d3bbcc7e90_0, v000001d3bbcc9650_0, v000001d3bbccdf00_0;
E_000001d3bbc63610 .event/or E_000001d3bbc63610/0, E_000001d3bbc63610/1;
S_000001d3bbccc4a0 .scope module, "pc" "pc" 3 118, 18 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "NPC";
    .port_info 4 /OUTPUT 32 "PC";
v000001d3bbcceb10_0 .net "NPC", 31 0, v000001d3bbcd0410_0;  alias, 1 drivers
v000001d3bbccf650_0 .var "PC", 31 0;
v000001d3bbcd05f0_0 .net "PCWrite", 0 0, v000001d3bbccac60_0;  alias, 1 drivers
v000001d3bbccfa10_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbcd07d0_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  alias, 1 drivers
S_000001d3bbccc7c0 .scope module, "register_files" "register_file" 3 175, 19 1 0, S_000001d3bb91ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 1 "WB_RegWrite";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v000001d3bbccfab0_0 .net "ReadData1", 31 0, L_000001d3bbcd4b80;  alias, 1 drivers
v000001d3bbccf6f0_0 .net "ReadData2", 31 0, L_000001d3bbcd5580;  alias, 1 drivers
v000001d3bbccffb0 .array "Registers", 0 31, 31 0;
v000001d3bbccf3d0_0 .net "WB_RegWrite", 0 0, v000001d3bbccee30_0;  alias, 1 drivers
v000001d3bbccf790_0 .net *"_ivl_0", 31 0, L_000001d3bbcd4ae0;  1 drivers
v000001d3bbccff10_0 .net *"_ivl_10", 31 0, L_000001d3bbcd5300;  1 drivers
v000001d3bbccf470_0 .net *"_ivl_12", 6 0, L_000001d3bbcd53a0;  1 drivers
L_000001d3bbcd6af8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3bbccf830_0 .net *"_ivl_15", 1 0, L_000001d3bbcd6af8;  1 drivers
v000001d3bbcd0550_0 .net *"_ivl_18", 31 0, L_000001d3bbcd4860;  1 drivers
L_000001d3bbcd6b40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bbcd02d0_0 .net *"_ivl_21", 26 0, L_000001d3bbcd6b40;  1 drivers
L_000001d3bbcd6b88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bbccecf0_0 .net/2u *"_ivl_22", 31 0, L_000001d3bbcd6b88;  1 drivers
v000001d3bbccfb50_0 .net *"_ivl_24", 0 0, L_000001d3bbcd4c20;  1 drivers
L_000001d3bbcd6bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bbccf510_0 .net/2u *"_ivl_26", 31 0, L_000001d3bbcd6bd0;  1 drivers
v000001d3bbccfbf0_0 .net *"_ivl_28", 31 0, L_000001d3bbcd5440;  1 drivers
L_000001d3bbcd6a20 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bbcd0190_0 .net *"_ivl_3", 26 0, L_000001d3bbcd6a20;  1 drivers
v000001d3bbccf8d0_0 .net *"_ivl_30", 6 0, L_000001d3bbcd54e0;  1 drivers
L_000001d3bbcd6c18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3bbcd0870_0 .net *"_ivl_33", 1 0, L_000001d3bbcd6c18;  1 drivers
L_000001d3bbcd6a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bbccf970_0 .net/2u *"_ivl_4", 31 0, L_000001d3bbcd6a68;  1 drivers
v000001d3bbcd0370_0 .net *"_ivl_6", 0 0, L_000001d3bbcd4540;  1 drivers
L_000001d3bbcd6ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3bbcd0230_0 .net/2u *"_ivl_8", 31 0, L_000001d3bbcd6ab0;  1 drivers
v000001d3bbcd0690_0 .net "clk", 0 0, v000001d3bbcd4d60_0;  alias, 1 drivers
v000001d3bbcd0730_0 .var/i "i", 31 0;
v000001d3bbcce9d0_0 .net "rd", 4 0, v000001d3bbccec50_0;  alias, 1 drivers
v000001d3bbcced90_0 .net "rs", 4 0, L_000001d3bbcd5760;  1 drivers
v000001d3bbccef70_0 .net "rst", 0 0, v000001d3bbcd45e0_0;  alias, 1 drivers
v000001d3bbccf0b0_0 .net "rt", 4 0, L_000001d3bbcd5620;  1 drivers
v000001d3bbcd2740_0 .net "writedata", 31 0, v000001d3bb90af40_0;  alias, 1 drivers
E_000001d3bbc63b10 .event posedge, v000001d3bbcc9f40_0, v000001d3bbcc9290_0;
L_000001d3bbcd4ae0 .concat [ 5 27 0 0], L_000001d3bbcd5760, L_000001d3bbcd6a20;
L_000001d3bbcd4540 .cmp/eq 32, L_000001d3bbcd4ae0, L_000001d3bbcd6a68;
L_000001d3bbcd5300 .array/port v000001d3bbccffb0, L_000001d3bbcd53a0;
L_000001d3bbcd53a0 .concat [ 5 2 0 0], L_000001d3bbcd5760, L_000001d3bbcd6af8;
L_000001d3bbcd4b80 .functor MUXZ 32, L_000001d3bbcd5300, L_000001d3bbcd6ab0, L_000001d3bbcd4540, C4<>;
L_000001d3bbcd4860 .concat [ 5 27 0 0], L_000001d3bbcd5620, L_000001d3bbcd6b40;
L_000001d3bbcd4c20 .cmp/eq 32, L_000001d3bbcd4860, L_000001d3bbcd6b88;
L_000001d3bbcd5440 .array/port v000001d3bbccffb0, L_000001d3bbcd54e0;
L_000001d3bbcd54e0 .concat [ 5 2 0 0], L_000001d3bbcd5620, L_000001d3bbcd6c18;
L_000001d3bbcd5580 .functor MUXZ 32, L_000001d3bbcd5440, L_000001d3bbcd6bd0, L_000001d3bbcd4c20, C4<>;
    .scope S_000001d3bbccc4a0;
T_0 ;
    %wait E_000001d3bbc63ed0;
    %load/vec4 v000001d3bbcd07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v000001d3bbccf650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d3bbcd05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d3bbcceb10_0;
    %assign/vec4 v000001d3bbccf650_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d3bbccc180;
T_1 ;
    %wait E_000001d3bbc63610;
    %load/vec4 v000001d3bbccfd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d3bbccfe70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v000001d3bbcceed0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001d3bbcd0410_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d3bbcd04b0_0;
    %load/vec4 v000001d3bbccf330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d3bbccf010_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001d3bbccebb0_0;
    %add;
    %store/vec4 v000001d3bbcd0410_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d3bbccfe70_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d3bbcd0410_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d3bbccbe60;
T_2 ;
    %vpi_call 15 9 "$readmemh", "./code.txt", v000001d3bbcce5e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d3bbccc630;
T_3 ;
    %wait E_000001d3bbc63ed0;
    %load/vec4 v000001d3bbcccb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3bbccdaa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3bbcce540_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001d3bbccdb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d3bbcccc40_0;
    %assign/vec4 v000001d3bbcce540_0, 0;
    %load/vec4 v000001d3bbccd320_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d3bbccdaa0_0, 0;
T_3.2 ;
    %load/vec4 v000001d3bbccd000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d3bbcce540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d3bbccdaa0_0, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d3bb89a3f0;
T_4 ;
    %wait E_000001d3bbc63890;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %load/vec4 v000001d3bb91ce90_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1060, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d3bb91ce90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 112, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 132, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 133, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 528, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 2, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 388, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 136, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 180, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 196, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cdf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c850_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001d3bb91d7f0_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001d3bb91cc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91c530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d3bb91d250_0, 0, 1;
    %store/vec4 v000001d3bb91cf30_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d3bb88ec70;
T_5 ;
    %wait E_000001d3bbc636d0;
    %load/vec4 v000001d3bbcc82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d3bbcc87f0_0;
    %assign/vec4 v000001d3bbcc8b10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d3bbcc7ad0_0;
    %assign/vec4 v000001d3bbcc8b10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d3bbccc7c0;
T_6 ;
    %wait E_000001d3bbc63b10;
    %load/vec4 v000001d3bbccef70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3bbcd0730_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001d3bbcd0730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d3bbcd0730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3bbccffb0, 0, 4;
    %load/vec4 v000001d3bbcd0730_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3bbcd0730_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d3bbccf3d0_0;
    %load/vec4 v000001d3bbcce9d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001d3bbcd2740_0;
    %load/vec4 v000001d3bbcce9d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3bbccffb0, 0, 4;
    %vpi_call 19 28 "$display", "reg:$%d<=%h", v000001d3bbcce9d0_0, v000001d3bbcd2740_0 {0 0 0};
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d3bbccc310;
T_7 ;
    %wait E_000001d3bbc63ed0;
    %load/vec4 v000001d3bbccda00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d3bbccd820_0;
    %assign/vec4 v000001d3bbcce2c0_0, 0;
    %load/vec4 v000001d3bbcce4a0_0;
    %assign/vec4 v000001d3bbcce040_0, 0;
    %load/vec4 v000001d3bbccdf00_0;
    %assign/vec4 v000001d3bbccdfa0_0, 0;
    %load/vec4 v000001d3bbcce360_0;
    %assign/vec4 v000001d3bbccd140_0, 0;
    %load/vec4 v000001d3bbccd1e0_0;
    %assign/vec4 v000001d3bbcccce0_0, 0;
    %load/vec4 v000001d3bbccd780_0;
    %assign/vec4 v000001d3bbccd8c0_0, 0;
    %load/vec4 v000001d3bbccddc0_0;
    %assign/vec4 v000001d3bbccd5a0_0, 0;
    %load/vec4 v000001d3bbcc9ea0_0;
    %assign/vec4 v000001d3bbcce400_0, 0;
    %load/vec4 v000001d3bbcccf60_0;
    %assign/vec4 v000001d3bbcce7c0_0, 0;
    %load/vec4 v000001d3bbcce180_0;
    %assign/vec4 v000001d3bbccdd20_0, 0;
    %load/vec4 v000001d3bbccca60_0;
    %assign/vec4 v000001d3bbccd3c0_0, 0;
    %load/vec4 v000001d3bbcce220_0;
    %assign/vec4 v000001d3bbccd960_0, 0;
    %load/vec4 v000001d3bbccdbe0_0;
    %assign/vec4 v000001d3bbcce860_0, 0;
    %load/vec4 v000001d3bbccdc80_0;
    %assign/vec4 v000001d3bbccde60_0, 0;
    %load/vec4 v000001d3bbcce0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbcccce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccd5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d3bbcce400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbcce7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccdd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccd3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccd960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbcce860_0, 0;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d3bb8984f0;
T_8 ;
    %wait E_000001d3bbc63590;
    %load/vec4 v000001d3bbcc95b0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v000001d3bbcc8750_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v000001d3bbcc95b0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_8.2, 9;
    %load/vec4 v000001d3bbcc9790_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v000001d3bbcc8890_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v000001d3bbcc8ed0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d3bb898680;
T_9 ;
    %wait E_000001d3bbc63a50;
    %load/vec4 v000001d3bbcc8430_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000001d3bbcc8d90_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v000001d3bbcc8430_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_9.2, 9;
    %load/vec4 v000001d3bbcc86b0_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v000001d3bbcc7990_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v000001d3bbcc81b0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d3bb889b60;
T_10 ;
    %wait E_000001d3bbc63250;
    %load/vec4 v000001d3bbccb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001d3bbccb200_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d3bbccb200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d3bbcc9ae0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001d3bbccb200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d3bbcc9ae0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d3bb88ee00;
T_11 ;
    %wait E_000001d3bbc632d0;
    %load/vec4 v000001d3bbcc8390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001d3bbcc9010_0;
    %assign/vec4 v000001d3bbcc8930_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d3bbcc8070_0;
    %assign/vec4 v000001d3bbcc8930_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001d3bb89a260;
T_12 ;
    %wait E_000001d3bbc63cd0;
    %load/vec4 v000001d3bb91d610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.7;
T_12.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.7;
T_12.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v000001d3bb91c710_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d3bb91c490_0, 0, 3;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %load/vec4 v000001d3bb91c490_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bb91c7b0_0, 0, 1;
    %jmp T_12.17;
T_12.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c7b0_0, 0, 1;
T_12.17 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001d3bb89a0d0;
T_13 ;
    %wait E_000001d3bbc63dd0;
    %load/vec4 v000001d3bb91dcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v000001d3bb91c210_0;
    %load/vec4 v000001d3bb91c3f0_0;
    %and;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v000001d3bb91c210_0;
    %load/vec4 v000001d3bb91c3f0_0;
    %or;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v000001d3bb91c210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d3bb91c210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d3bb91c3f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d3bb91c3f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001d3bb91d750_0, 0, 33;
    %load/vec4 v000001d3bb91d750_0;
    %parti/s 1, 32, 7;
    %load/vec4 v000001d3bb91d750_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000001d3bb91d750_0;
    %pad/u 32;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
T_13.9 ;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v000001d3bb91c210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d3bb91c210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d3bb91c3f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d3bb91c3f0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000001d3bb91d750_0, 0, 33;
    %load/vec4 v000001d3bb91d750_0;
    %parti/s 1, 32, 7;
    %load/vec4 v000001d3bb91d750_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v000001d3bb91d750_0;
    %pad/u 32;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
T_13.11 ;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v000001d3bb91c210_0;
    %load/vec4 v000001d3bb91c3f0_0;
    %xor;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v000001d3bb91c3f0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000001d3bb91c210_0;
    %load/vec4 v000001d3bb91c3f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %store/vec4 v000001d3bb91ded0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bb91c5d0_0, 0, 1;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d3bb8899d0;
T_14 ;
    %wait E_000001d3bbc63ed0;
    %load/vec4 v000001d3bbcc9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001d3bbcc8cf0_0;
    %assign/vec4 v000001d3bbcc7df0_0, 0;
    %load/vec4 v000001d3bbcc7fd0_0;
    %assign/vec4 v000001d3bbcc9b80_0, 0;
    %load/vec4 v000001d3bbcc7cb0_0;
    %assign/vec4 v000001d3bbcca760_0, 0;
    %load/vec4 v000001d3bbcc9330_0;
    %assign/vec4 v000001d3bbccad00_0, 0;
    %load/vec4 v000001d3bbcc8110_0;
    %assign/vec4 v000001d3bbccb020_0, 0;
    %load/vec4 v000001d3bbcc93d0_0;
    %assign/vec4 v000001d3bbcc9830_0, 0;
    %load/vec4 v000001d3bbcc9650_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001d3bbcc9150_0;
    %add;
    %assign/vec4 v000001d3bbccaee0_0, 0;
    %load/vec4 v000001d3bbccb160_0;
    %assign/vec4 v000001d3bbccaf80_0, 0;
    %load/vec4 v000001d3bbcc8c50_0;
    %assign/vec4 v000001d3bbcc7d50_0, 0;
    %load/vec4 v000001d3bbcc91f0_0;
    %assign/vec4 v000001d3bbcca300_0, 0;
    %load/vec4 v000001d3bbccaa80_0;
    %assign/vec4 v000001d3bbcc9a40_0, 0;
    %load/vec4 v000001d3bbcca080_0;
    %assign/vec4 v000001d3bbcca800_0, 0;
    %load/vec4 v000001d3bbcc9150_0;
    %assign/vec4 v000001d3bbccae40_0, 0;
    %load/vec4 v000001d3bbccb0c0_0;
    %assign/vec4 v000001d3bbcca6c0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001d3bb889840;
T_15 ;
    %wait E_000001d3bbc63390;
    %load/vec4 v000001d3bbcc7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001d3bbcc7f30_0;
    %load/vec4 v000001d3bbcc89d0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3bbcc9470, 0, 4;
    %vpi_call 9 18 "$display", "dm:%d<=%h", &PV<v000001d3bbcc89d0_0, 2, 10>, v000001d3bbcc7f30_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d3bbccbb40;
T_16 ;
    %wait E_000001d3bbc63ed0;
    %load/vec4 v000001d3bbccce20_0;
    %assign/vec4 v000001d3bbccea70_0, 0;
    %load/vec4 v000001d3bbccd6e0_0;
    %assign/vec4 v000001d3bbccec50_0, 0;
    %load/vec4 v000001d3bbccd0a0_0;
    %assign/vec4 v000001d3bbcd0050_0, 0;
    %load/vec4 v000001d3bbccfdd0_0;
    %assign/vec4 v000001d3bbccfc90_0, 0;
    %load/vec4 v000001d3bbccf5b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d3bbccd500_0;
    %subi 4, 0, 32;
    %cmpi/ne 4294967292, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000001d3bbccd500_0;
    %subi 4, 0, 32;
    %vpi_call 16 38 "$display", "undefine:%h", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccee30_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccee30_0, 0;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001d3bbccf150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v000001d3bbccd500_0;
    %subi 4, 0, 32;
    %vpi_call 16 48 "$display", "overflow:%h", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbccee30_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001d3bbccd640_0;
    %assign/vec4 v000001d3bbccee30_0, 0;
T_16.5 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d3bb898360;
T_17 ;
    %wait E_000001d3bbc63ad0;
    %load/vec4 v000001d3bb91d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001d3bb91d4d0_0;
    %assign/vec4 v000001d3bb90af40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001d3bb91d2f0_0;
    %assign/vec4 v000001d3bb90af40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001d3bb88dd00;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbccab20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbcca9e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbccb7a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbcca4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccb480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccb660_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001d3bb88dd00;
T_19 ;
    %wait E_000001d3bbc63e90;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbccab20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbcca9e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbccb7a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbcca4e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccb480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccac60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbcca8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccb660_0, 0, 1;
    %load/vec4 v000001d3bbcca260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca260_0;
    %load/vec4 v000001d3bbcca3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d3bbccb700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d3bbccab20_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001d3bbcca260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca260_0;
    %load/vec4 v000001d3bbccabc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d3bbcca440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d3bbccab20_0, 0, 2;
T_19.2 ;
T_19.1 ;
    %load/vec4 v000001d3bbcca940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca940_0;
    %load/vec4 v000001d3bbcca3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d3bbccb700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d3bbcca9e0_0, 0, 2;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001d3bbcca940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca940_0;
    %load/vec4 v000001d3bbccabc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d3bbcca440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d3bbcca9e0_0, 0, 2;
T_19.6 ;
T_19.5 ;
    %load/vec4 v000001d3bbccb5c0_0;
    %load/vec4 v000001d3bbcc9c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbcca1c0_0, 0, 1;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbcca1c0_0, 0, 1;
T_19.9 ;
    %load/vec4 v000001d3bbcca120_0;
    %load/vec4 v000001d3bbcc9c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbcc9cc0_0, 0, 1;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbcc9cc0_0, 0, 1;
T_19.11 ;
    %load/vec4 v000001d3bbccb5c0_0;
    %load/vec4 v000001d3bbcca3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbccb700_0;
    %and;
    %store/vec4 v000001d3bbcc9e00_0, 0, 1;
    %load/vec4 v000001d3bbcca120_0;
    %load/vec4 v000001d3bbcca3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbccb700_0;
    %and;
    %store/vec4 v000001d3bbccb3e0_0, 0, 1;
    %load/vec4 v000001d3bbcc9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d3bbccb7a0_0, 0, 2;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbccb7a0_0, 0, 2;
T_19.13 ;
    %load/vec4 v000001d3bbccb3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d3bbcca4e0_0, 0, 2;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3bbcca4e0_0, 0, 2;
T_19.15 ;
    %load/vec4 v000001d3bbccb2a0_0;
    %load/vec4 v000001d3bbccb5c0_0;
    %load/vec4 v000001d3bbcc9c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca120_0;
    %load/vec4 v000001d3bbcc9c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v000001d3bbccb520_0;
    %load/vec4 v000001d3bbcc9d60_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbcca8a0_0, 0, 1;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v000001d3bbccb2a0_0;
    %load/vec4 v000001d3bbcca580_0;
    %and;
    %load/vec4 v000001d3bbccb5c0_0;
    %load/vec4 v000001d3bbcca3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3bbcca120_0;
    %load/vec4 v000001d3bbcca3a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbcca8a0_0, 0, 1;
    %jmp T_19.19;
T_19.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbcca8a0_0, 0, 1;
T_19.19 ;
T_19.17 ;
    %load/vec4 v000001d3bbcca1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccac60_0, 0, 1;
    %jmp T_19.21;
T_19.20 ;
    %load/vec4 v000001d3bbcc9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccac60_0, 0, 1;
    %jmp T_19.23;
T_19.22 ;
    %load/vec4 v000001d3bbcca8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccac60_0, 0, 1;
    %jmp T_19.25;
T_19.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccac60_0, 0, 1;
T_19.25 ;
T_19.23 ;
T_19.21 ;
    %load/vec4 v000001d3bbcca1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.26, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccada0_0, 0, 1;
    %jmp T_19.27;
T_19.26 ;
    %load/vec4 v000001d3bbcc9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.28, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccada0_0, 0, 1;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v000001d3bbcca8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccada0_0, 0, 1;
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccada0_0, 0, 1;
T_19.31 ;
T_19.29 ;
T_19.27 ;
    %load/vec4 v000001d3bbccb2a0_0;
    %load/vec4 v000001d3bbccb340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccb660_0, 0, 1;
    %jmp T_19.33;
T_19.32 ;
    %load/vec4 v000001d3bbcc99a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccb660_0, 0, 1;
    %jmp T_19.35;
T_19.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccb660_0, 0, 1;
T_19.35 ;
T_19.33 ;
    %load/vec4 v000001d3bbcca1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccb480_0, 0, 1;
    %jmp T_19.37;
T_19.36 ;
    %load/vec4 v000001d3bbcc9cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccb480_0, 0, 1;
    %jmp T_19.39;
T_19.38 ;
    %load/vec4 v000001d3bbcca8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbccb480_0, 0, 1;
    %jmp T_19.41;
T_19.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbccb480_0, 0, 1;
T_19.41 ;
T_19.39 ;
T_19.37 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001d3bb88ef90;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbcc7e90_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000001d3bb88ef90;
T_21 ;
    %wait E_000001d3bbc63510;
    %load/vec4 v000001d3bbcc8250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000001d3bbcc9510_0;
    %store/vec4 v000001d3bbcc90b0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d3bbcc8250_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000001d3bbcc8570_0;
    %store/vec4 v000001d3bbcc90b0_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001d3bbcc96f0_0;
    %store/vec4 v000001d3bbcc90b0_0, 0, 32;
T_21.3 ;
T_21.1 ;
    %load/vec4 v000001d3bbcc7b70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v000001d3bbcc9510_0;
    %store/vec4 v000001d3bbcc84d0_0, 0, 32;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v000001d3bbcc7b70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.6, 4;
    %load/vec4 v000001d3bbcc7a30_0;
    %store/vec4 v000001d3bbcc84d0_0, 0, 32;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v000001d3bbcc96f0_0;
    %store/vec4 v000001d3bbcc84d0_0, 0, 32;
T_21.7 ;
T_21.5 ;
    %load/vec4 v000001d3bbcc90b0_0;
    %load/vec4 v000001d3bbcc84d0_0;
    %cmp/e;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3bbcc7e90_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3bbcc7e90_0, 0, 1;
T_21.9 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001d3bb8a5c90;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3bbcd3fa0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_000001d3bb8a5c90;
T_23 ;
    %end;
    .thread T_23;
    .scope S_000001d3bb8a5c90;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbcd4d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3bbcd45e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3bbcd45e0_0, 0;
    %delay 3000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001d3bb8a5c90;
T_25 ;
    %wait E_000001d3bbc63950;
    %delay 20, 0;
    %load/vec4 v000001d3bbcd4d60_0;
    %inv;
    %assign/vec4 v000001d3bbcd4d60_0, 0;
    %load/vec4 v000001d3bbcd3fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3bbcd3fa0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001d3bb8a5c90;
T_26 ;
    %vpi_call 2 30 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench1.v";
    "./mips.v";
    "././datapath/alu.v";
    "././datapath/alu_ctrl.v";
    "././controller/ctrl.v";
    "././datapath/mux.v";
    "././datapath/compare.v";
    "././datapath/dm.v";
    "././datapath/EX_MEM.v";
    "././datapath/Ext.v";
    "././datapath/hazard_and_forward.v";
    "././datapath/ID_EX.v";
    "././datapath/IF_ID.v";
    "././datapath/im.v";
    "././datapath/MEM_WB.v";
    "././datapath/npc.v";
    "././datapath/pc.v";
    "././datapath/registerfile.v";
