<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>Transceiver_Main</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./Transceiver_Main.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./Transceiver_Main_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./Transceiver_Main.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\SampleCompose.vhd" module_class="HdlModule" name="SampleCompose" state="GOOD" type="2"/><module file="hdl\SampleTxDeCompose.vhd" module_class="HdlModule" name="SampleTxDeCompose" state="GOOD" type="2"/><module file="hdl\Synchronizer.vhd" module_class="HdlModule" name="Synchronizer" state="GOOD" type="2"/><module file="hdl\Test_Generator_for_Lanes.vhd" module_class="HdlModule" name="Test_Generator_for_Lanes" state="GOOD" type="2"/><module file="hdl\Transceiver_LanesConnection.vhd" module_class="HdlModule" name="Transceiver_LanesConnection" state="GOOD" type="2"/><module file="hdl/Transceiver_Controller.vhd" id_library="Private" id_name="Transceiver_Controller" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="Transceiver_Controller" state="GOOD" type="4"/></dependentModules></vendorExtensions><model><signals><signal><name>LANE1_TXD_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_P</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE1_TXD_P</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE1_RXD_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_P</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE1_RXD_P</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_Clock</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Clock_40M</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Clock</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Reset_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Data_Valid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Gen_Enable</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>write_read</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>busy</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>enable_cmd</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SYNCINB_OUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_Reset_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_7</name><direction>out</direction><left>95</left><right>84</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_0</name><direction>out</direction><left>11</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_1</name><direction>out</direction><left>23</left><right>12</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_2</name><direction>out</direction><left>35</left><right>24</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_3</name><direction>out</direction><left>47</left><right>36</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_4</name><direction>out</direction><left>59</left><right>48</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_5</name><direction>out</direction><left>71</left><right>60</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_6</name><direction>out</direction><left>83</left><right>72</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>addr_frame</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>read_data_frame</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>write_data_frame</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Transceivers_Rx_Data</name><direction>out</direction><left>127</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Transceivers_Rx_K</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>