@article{fpga-history,
  author={S. M. {Trimberger}},
  journal={Proceedings of the IEEE}, 
  title={Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology}, 
  year={2015},
  volume={103},
  number={3},
  pages={318-331},
  doi={10.1109/JPROC.2015.2392104}
}

@article{fpga-market,
  author          = {Ankita Bhutani,Shubhangi Yadav},
  title           = {Field Programmable Gate Array (FPGA) Market Size By Architecture (SRAM, Flash, Antifuse), By Process Technology (<28 nm, 28 nm – 90 nm, >90 nm), By Configuration (Low-range FPGA, Mid-range FPGA, High-range FPGA), By Application (Consumer Electronics, Automotive, Industrial, Communications \& Data Center, Aerospace \& Defense), Industry Analysis Report, Regional Outlook, Growth Potential, Competitive Market Share \& Forecast, 2019 – 2026},
  journal         = {Global Market Insights},
  volume          = {},
  number          = {},
  year            = {2019}
}

@article{10.1145/3358192,
  author = {Jiang, Weiwen and Sha, Edwin H.-M. and Zhang, Xinyi and Yang, Lei and Zhuge, Qingfeng and Shi, Yiyu and Hu, Jingtong},
  title = {Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inference},
  year = {2019},
  issue_date = {October 2019},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {18},
  number = {5s},
  issn = {1539-9087},
  url = {https://doi.org/10.1145/3358192},
  doi = {10.1145/3358192},
  journal = {ACM Trans. Embed. Comput. Syst.},
  month = oct,
  articleno = {67},
  numpages = {23},
  keywords = {DNN inference, FPGA, parallel computing, real-time}
}

@article{8822485,
  author={M. {Milton} and A. {Benigni} and A. {Monti}},
  journal={IEEE Transactions on Energy Conversion}, 
  title={Real-Time Multi-FPGA Simulation of Energy Conversion Systems}, 
  year={2019},
  volume={34},
  number={4},
  pages={2198-2208},
  doi={10.1109/TEC.2019.2938811}
}

@inproceedings{10.1145/3020078.3021739,
  author = {Dai, Guohao and Huang, Tianhao and Chi, Yuze and Xu, Ningyi and Wang, Yu and Yang, Huazhong},
  title = {ForeGraph: Exploring Large-Scale Graph Processing on Multi-FPGA Architecture},
  year = {2017},
  isbn = {9781450343541},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3020078.3021739},
  doi = {10.1145/3020078.3021739},
  pages = {217–226},
  numpages = {10},
  keywords = {large-scale graph processing, multi-FPGA architecture},
  location = {Monterey, California, USA},
  series = {FPGA '17}
}

@inproceedings{10.1145/3337821.3337846,
  author = {Wang, Deguang and Shen, Junzhong and Wen, Mei and Zhang, Chunyuan},
  title = {An Efficient Design Flow for Accelerating Complicated-Connected CNNs on a Multi-FPGA Platform},
  year = {2019},
  isbn = {9781450362955},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3337821.3337846},
  doi = {10.1145/3337821.3337846},
  booktitle = {Proceedings of the 48th International Conference on Parallel Processing},
  articleno = {98},
  numpages = {10},
  keywords = {multi-FPGAs, hardware acceleration, task partition, complicated-connected CNN},
  location = {Kyoto, Japan},
  series = {ICPP 2019}
}

@inproceedings{soton261305,
  booktitle = {IFIP International Conference on Very Large Scale Integration (VLSI-SOC 2005) (01/01/05)},
  title = {Multi-FPGA Synthesis with Asynchronous Communication Subsystems},
  author = {Tack Boon Yee and Mark Zwolinski and Andrew D Brown},
  year = {2005},
  keywords = {High-level synthesis, multi-FPGA systems},
  url = {https://eprints.soton.ac.uk/261305/},
}

@INPROCEEDINGS{7890234,
  author={A. {Wu} and X. {Jin} and X. {Du} and S. {Guo}},
  booktitle={2017 19th International Conference on Advanced Communication Technology (ICACT)}, 
  title={A flexible FPGA-to-FPGA communication system}, 
  year={2017},
  volume={},
  number={},
  pages={836-843},
  doi={10.23919/ICACT.2017.7890234}
}

@manual{vivado-Chip2Chip-manual,
  title        = {AXI Chip2Chip v4.2: LogiCORE IP Product Guide},
  author       = {Xilinx}, 
  year={2015},
  url = {https://www.xilinx.com/support/documentation/ip_documentation/axi_chip2chip/v4_2/pg067-axi-chip2chip.pdf},
}

@manual{vivado-optmisation-manual,
  title        = {Vivado HLS Optimization Methodology Guide},
  author       = {Xilinx}, 
  year={2017},
  url = {https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1270-vivado-hls-opt-methodology-guide.pdf},
}

@manual{vivado-design-suite-manual,
  title        = {Vivado Design Suite User Guide},
  author       = {Xilinx}, 
  year={2018},
  url = {https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug910-vivado-getting-started.pdf},
}

@manual{intel-hls-manual,
  title        = {Intel® High Level Synthesis Compiler Pro Edition: User Guide},
  author       = {Intel}, 
  year={2020},
  url = {https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/hls/ug-hls.pdf},
}


@ARTICLE{7368920,
  author={R. {Nane} and V. {Sima} and C. {Pilato} and J. {Choi} and B. {Fort} and A. {Canis} and Y. T. {Chen} and H. {Hsiao} and S. {Brown} and F. {Ferrandi} and J. {Anderson} and K. {Bertels}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={A Survey and Evaluation of FPGA High-Level Synthesis Tools}, 
  year={2016},
  volume={35},
  number={10},
  pages={1591-1604},
  doi={10.1109/TCAD.2015.2513673}
}

@ARTICLE{5209959,
  author={G. {Martin} and G. {Smith}},
  journal={IEEE Design   Test of Computers}, 
  title={High-Level Synthesis: Past, Present, and Future}, 
  year={2009},
  volume={26},
  number={4},
  pages={18-25},
  doi={10.1109/MDT.2009.83}
}

@INPROCEEDINGS{707888,
author={A. A. {Duncan} and D. C. {Hendry} and P. {Gray}},
booktitle={Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251)}, 
title={An overview of the COBRA-ABS high level synthesis system for multi-FPGA systems}, 
year={1998},
volume={},
number={},
pages={106-115},
doi={10.1109/FPGA.1998.707888}
}

@INPROCEEDINGS{564741,
  author={ {Isshiki} and  {Dai}},
  booktitle={1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines}, 
  title={Bit-serial pipeline synthesis for multi-FPGA systems with C++ design capture}, 
  year={1996},
  volume={},
  number={},
  pages={38-47},
  doi={10.1109/FPGA.1996.564741}
}

@ARTICLE{820759,
  author={M. A. S. {Khalid} and J. {Rose}},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A novel and efficient routing architecture for multi-FPGA systems}, 
  year={2000},
  volume={8},
  number={1},
  pages={30-39},
  doi={10.1109/92.820759}}
}

@INPROCEEDINGS{8533482,
  author={A. {Vaishnav} and K. D. {Pham} and D. {Koch}},
  booktitle={2018 28th International Conference on Field Programmable Logic and Applications (FPL)}, 
  title={A Survey on FPGA Virtualization}, 
  year={2018},
  volume={},
  number={},
  pages={131-1317},
  doi={10.1109/FPL.2018.00031}
}

@ARTICLE{658564,
  author={S. {Hauck} and G. {Borriello}},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Pin assignment for multi-FPGA systems}, 
  year={1997},
  volume={16},
  number={9},
  pages={956-964},
  doi={10.1109/43.658564}
}

@inproceedings{10.1145/240518.240535,
  author = {Johannes, Frank M.},
  title = {Partitioning of VLSI Circuits and Systems},
  year = {1996},
  isbn = {0897917790},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/240518.240535},
  doi = {10.1145/240518.240535},
  booktitle = {Proceedings of the 33rd Annual Design Automation Conference},
  pages = {83–87},
  numpages = {5},
  location = {Las Vegas, Nevada, USA},
  series = {DAC '96}
}

@INPROCEEDINGS{1585498,
  author={C. M. {Fiduccia} and R. M. {Mattheyses}},
  booktitle={19th Design Automation Conference}, 
  title={A Linear-Time Heuristic for Improving Network Partitions}, 
  year={1982},
  volume={},
  number={},
  pages={175-181},
  doi={10.1109/DAC.1982.1585498}
}

@article{bjesse1998lava,
  title={Lava: hardware design in Haskell},
  author={Bjesse, Per and Claessen, Koen and Sheeran, Mary and Singh, Satnam},
  journal={ACM SIGPLAN Notices},
  volume={34},
  number={1},
  pages={174--184},
  year={1998},
  publisher={ACM New York, NY, USA}
}

@INPROCEEDINGS{7723553,
  author={A. B. {Ablak} and I. {Damaj}},
  booktitle={2016 Euromicro Conference on Digital System Design (DSD)}, 
  title={HTCC: Haskell to Handel-C Hardware Compiler}, 
  year={2016},
  volume={},
  number={},
  pages={192-199},
  doi={10.1109/DSD.2016.24}
}

@misc{hardcaml,
  author = {JaneStreet},
  title = {hardcaml},
  year = {2020},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {https://github.com/janestreet/hardcaml},
  commit = {16690fdc59cefeb2dafce3cb47defe1dc2641c1c}
}

@INPROCEEDINGS{7331371,
  author={K. {Zhai} and R. {Townsend} and L. {Lairmore} and M. A. {Kim} and S. A. {Edwards}},
  booktitle={2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)}, 
  title={Hardware synthesis from a recursive functional language}, 
  year={2015},
  volume={},
  number={},
  pages={83-93},
  doi={10.1109/CODESISSS.2015.7331371}}

@inproceedings{Edwards2019FHWP,
  title={FHW Project : High-Level Hardware Synthesis from Haskell Programs},
  author={S. A. Edwards and Martha A. Kim and Richard Townsend and Kuangya Zhai and L. Lairmore},
  year={2019}
}

@INPROCEEDINGS{7544750,
  author={J. {Liu} and J. {Wickerson} and G. A. {Constantinides}},
  booktitle={2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)}, 
  title={Loop Splitting for Efficient Pipelining in High-Level Synthesis}, 
  year={2016},
  volume={},
  number={},
  pages={72-79},
  doi={10.1109/FCCM.2016.27}}

@INPROCEEDINGS{7160061,
  author={J. {Liu} and S. {Bayliss} and G. A. {Constantinides}},
  booktitle={2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines}, 
  title={Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS}, 
  year={2015},
  volume={},
  number={},
  pages={159-162},
  doi={10.1109/FCCM.2015.31}}

@inproceedings{legup,
author = {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason and Brown, Stephen and Czajkowski, Tomasz},
year = {2011},
month = {01},
pages = {33-36},
title = {LegUp: High-level synthesis for FPGA-based processor/accelerator systems},
doi = {10.1145/1950413.1950423}
}

@INPROCEEDINGS{6645550,
  author={C. {Pilato} and F. {Ferrandi}},
  booktitle={2013 23rd International Conference on Field programmable Logic and Applications}, 
  title={Bambu: A modular framework for the high level synthesis of memory-intensive applications}, 
  year={2013},
  volume={},
  number={},
  pages={1-4},
  doi={10.1109/FPL.2013.6645550}}

@ARTICLE {9264692,
author = {J. de Fine Licht and M. Besta and S. Meierhans and T. Hoefler},
journal = {IEEE Transactions on Parallel \& Distributed Systems},
title = {Transformations of High-Level Synthesis Codes for High-Performance Computing},
year = {2021},
volume = {32},
number = {05},
issn = {1558-2183},
pages = {1014-1029},
doi = {10.1109/TPDS.2020.3039409},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA}
}

@INPROCEEDINGS{6927459,
  author={J. {Gong} and T. {Wang} and J. {Chen} and H. {Wu} and F. {Ye} and S. {Lu} and J. {Cong}},
  booktitle={2014 24th International Conference on Field Programmable Logic and Applications (FPL)}, 
  title={An efficient and flexible host-FPGA PCIe communication library}, 
  year={2014},
  volume={},
  number={},
  pages={1-6},
  doi={10.1109/FPL.2014.6927459}
}

@ARTICLE{6847097,
  author={},
  journal={IEEE Std 802-2014 (Revision to IEEE Std 802-2001)}, 
  title={IEEE Standard for Local and Metropolitan Area Networks: Overview and Architecture}, 
  year={2014},
  volume={},
  number={},
  pages={1-74},
  doi={10.1109/IEEESTD.2014.6847097}
}

@online{pcie-speed,
author = {Trenton Systems},
title  = {PCIe Gen 4 vs. Gen 3 Slots, Speeds},
date   = {2020-09},
url    = {https://www.trentonsystems.com/blog/pcie-gen4-vs-gen3-slots-speeds}
}

@online{ether-speed,
author = {David Weedmark},
title  = {The Three Most Common Ethernet Speeds},
date   = {2019-05},
url    = {https://smallbusiness.chron.com/three-common-ethernet-speeds-69375.html}
}

@online{intel-license,
author = {Intel},
title  = {IP Evaluation and Purchase},
url    = {https://www.intel.co.uk/content/www/uk/en/programmable/support/support-resources/download/megacore-ip.html}
}