<annotationInfo>
<annotationInfo>
<item  id="16" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="15" name="zext_ln15" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="zext_ln15_fu_132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="17" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="15" name="icmp_ln15" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="icmp_ln15_fu_136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="19" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="15" name="x" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="x_fu_142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="22" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="21" name="trunc_ln21" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="trunc_ln21_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="23" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="21" name="shl_ln" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="shl_ln_fu_152_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="24" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="21" name="add_ln21" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="add_ln21_fu_160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="25" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="21" name="zext_ln21" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="zext_ln21_fu_166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="30" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="17" name="zext_ln17" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="zext_ln17_fu_171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="31" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="17" name="icmp_ln17" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="icmp_ln17_fu_175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="33" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="17" name="i" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="i_fu_181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="36" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="19" name="icmp_ln19" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="icmp_ln19_fu_187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="39" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="add_ln23" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="add_ln23_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="40" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="zext_ln23" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="zext_ln23_fu_198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="43" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="bitcast_ln23" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="bitcast_ln23_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="44" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="xor_ln23" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="xor_ln23_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="45" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="bitcast_ln23_1" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="grp_fu_118_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="46" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="x_assign" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="hopfield_vitis_fmcud_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="47" filename="r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp" linenumber="16" name="tmp_i_i" contextFuncName="exp" moduleName="hopfield_vitis" rtlName="hopfield_vitis_feeOg_U4" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2019.2\continuous\2019_11_06_2708876\src\products"><\/item>
<item  id="48" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="tmp_4" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="hopfield_vitis_fabkb_U1" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<item  id="49" filename="hopfield_vitis/hopfield_vitis.cpp" linenumber="23" name="tmp_5" contextFuncName="hopfield_vitis" moduleName="hopfield_vitis" rtlName="hopfield_vitis_fddEe_U3" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis"><\/item>
<\/annotationInfo>
</annotationInfo>
