{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561631707324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631707330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:35:07 2019 " "Processing started: Thu Jun 27 18:35:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631707330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631707330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off px_rv32_soc -c px_rv32_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631707330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561631707845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561631707845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/px_rv32.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/px_rv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 px_rv32 " "Found entity 1: px_rv32" {  } { { "../rtl/px_rv32.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/iu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/iu.v" { { "Info" "ISGN_ENTITY_NAME" "1 iu " "Found entity 1: iu" {  } { { "../rtl/iu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/iu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/exu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/exu.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu " "Found entity 1: exu" {  } { { "../rtl/exu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/exu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/csr_gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/csr_gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_gpr " "Found entity 1: csr_gpr" {  } { { "../rtl/csr_gpr.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/csr_gpr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 biu " "Found entity 1: biu" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/px_rv32_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/px_rv32_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 px_rv32_soc " "Found entity 1: px_rv32_soc" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu8.v(27) " "Verilog HDL warning at biu8.v(27): extended using \"x\" or \"z\"" {  } { { "../rtl/biu8.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu8.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561631719024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/biu8.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/biu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 biu8 " "Found entity 1: biu8" {  } { { "../rtl/biu8.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/bus_martix.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/bus_martix.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_martix " "Found entity 1: bus_martix" {  } { { "../rtl/bus_martix.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/bus_martix.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/port_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/port_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_sel " "Found entity 1: port_sel" {  } { { "../rtl/port_sel.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/port_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/px_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/px_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 px_spi " "Found entity 1: px_spi" {  } { { "../rtl/px_spi.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/rom.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/ram.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/mtime.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/mtime.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtime " "Found entity 1: mtime" {  } { { "../rtl/mtime.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/mtime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/mtimecmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/mtimecmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtimecmp " "Found entity 1: mtimecmp" {  } { { "../rtl/mtimecmp.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/mtimecmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test px_rv32_soc.v(99) " "Verilog HDL Implicit Net warning at px_rv32_soc.v(99): created implicit net for \"test\"" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test1 px_rv32_soc.v(100) " "Verilog HDL Implicit Net warning at px_rv32_soc.v(100): created implicit net for \"test1\"" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "px_rv32_soc " "Elaborating entity \"px_rv32_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561631719133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test px_rv32_soc.v(99) " "Verilog HDL or VHDL warning at px_rv32_soc.v(99): object \"test\" assigned a value but never read" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561631719136 "|px_rv32_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 px_rv32_soc.v(100) " "Verilog HDL or VHDL warning at px_rv32_soc.v(100): object \"test1\" assigned a value but never read" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561631719136 "|px_rv32_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 px_rv32_soc.v(99) " "Verilog HDL assignment warning at px_rv32_soc.v(99): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561631719136 "|px_rv32_soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_martix bus_martix:bus_martix " "Elaborating entity \"bus_martix\" for hierarchy \"bus_martix:bus_martix\"" {  } { { "../rtl/px_rv32_soc.v" "bus_martix" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtime mtime:mtime " "Elaborating entity \"mtime\" for hierarchy \"mtime:mtime\"" {  } { { "../rtl/px_rv32_soc.v" "mtime" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtimecmp mtimecmp:mtimecmp " "Elaborating entity \"mtimecmp\" for hierarchy \"mtimecmp:mtimecmp\"" {  } { { "../rtl/px_rv32_soc.v" "mtimecmp" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_sel port_sel:port_sel0 " "Elaborating entity \"port_sel\" for hierarchy \"port_sel:port_sel0\"" {  } { { "../rtl/px_rv32_soc.v" "port_sel0" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biu8 biu8:port0 " "Elaborating entity \"biu8\" for hierarchy \"biu8:port0\"" {  } { { "../rtl/px_rv32_soc.v" "port0" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "../rtl/px_rv32_soc.v" "rom" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom.v" "altsyncram_component" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../bram_1/px_rv32_soc.mif " "Parameter \"init_file\" = \"../bram_1/px_rv32_soc.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719215 ""}  } { { "../rtl/rom.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561631719215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iha1 " "Found entity 1: altsyncram_iha1" {  } { { "db/altsyncram_iha1.tdf" "" { Text "E:/verilog/px_rv32_SoC/par/db/altsyncram_iha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iha1 rom:rom\|altsyncram:altsyncram_component\|altsyncram_iha1:auto_generated " "Elaborating entity \"altsyncram_iha1\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_iha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram_0\"" {  } { { "../rtl/px_rv32_soc.v" "ram_0" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram.v" "altsyncram_component" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631719436 ""}  } { { "../rtl/ram.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561631719436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hf1 " "Found entity 1: altsyncram_5hf1" {  } { { "db/altsyncram_5hf1.tdf" "" { Text "E:/verilog/px_rv32_SoC/par/db/altsyncram_5hf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631719496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631719496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hf1 ram:ram_0\|altsyncram:altsyncram_component\|altsyncram_5hf1:auto_generated " "Elaborating entity \"altsyncram_5hf1\" for hierarchy \"ram:ram_0\|altsyncram:altsyncram_component\|altsyncram_5hf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "px_rv32 px_rv32:px_rv32 " "Elaborating entity \"px_rv32\" for hierarchy \"px_rv32:px_rv32\"" {  } { { "../rtl/px_rv32_soc.v" "px_rv32" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biu px_rv32:px_rv32\|biu:biu " "Elaborating entity \"biu\" for hierarchy \"px_rv32:px_rv32\|biu:biu\"" {  } { { "../rtl/px_rv32.v" "biu" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iu px_rv32:px_rv32\|iu:iu " "Elaborating entity \"iu\" for hierarchy \"px_rv32:px_rv32\|iu:iu\"" {  } { { "../rtl/px_rv32.v" "iu" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu px_rv32:px_rv32\|exu:exu " "Elaborating entity \"exu\" for hierarchy \"px_rv32:px_rv32\|exu:exu\"" {  } { { "../rtl/px_rv32.v" "exu" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_gpr px_rv32:px_rv32\|csr_gpr:csr_gpr " "Elaborating entity \"csr_gpr\" for hierarchy \"px_rv32:px_rv32\|csr_gpr:csr_gpr\"" {  } { { "../rtl/px_rv32.v" "csr_gpr" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631719578 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[2\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[2\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[3\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[3\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[4\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[4\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[5\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[5\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[6\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[6\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[7\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[7\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[8\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[8\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[9\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[9\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[10\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[10\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[11\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[11\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[12\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[12\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[13\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[13\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[14\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[14\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[15\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[15\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[16\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[16\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[17\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[17\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[18\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[18\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[19\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[19\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[20\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[20\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[21\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[21\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[22\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[22\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[23\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[23\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[23]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[24\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[24\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[25\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[25\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[26\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[26\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[27\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[27\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[28\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[28\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[29\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[29\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[30\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[30\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[31\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[31\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631719978 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[31]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561631719978 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0 " "Inferred RAM node \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561631720897 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1 " "Inferred RAM node \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561631720898 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr~0 " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr~0" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631724822 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|rd_n~0 " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|rd_n~0" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631724822 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|rd_n~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|wr_n~0 " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|wr_n~0" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631724822 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|wr_n~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561631724822 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631725144 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561631725144 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561631725144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0 " "Elaborated megafunction instantiation \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631725170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0 " "Instantiated megafunction \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631725170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561631725170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "E:/verilog/px_rv32_SoC/par/db/altsyncram_mcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631725233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631725233 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561631725699 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ext_int_acc_o GND " "Pin \"ext_int_acc_o\" is stuck at GND" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561631729813 "|px_rv32_soc|ext_int_acc_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "soft_int_acc_o GND " "Pin \"soft_int_acc_o\" is stuck at GND" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561631729813 "|px_rv32_soc|soft_int_acc_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561631729813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561631729992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.map.smsg " "Generated suppressed messages file E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631734044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561631734307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631734307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2921 " "Implemented 2921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561631734555 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561631734555 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561631734555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2756 " "Implemented 2756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561631734555 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561631734555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561631734555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631734610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:35:34 2019 " "Processing ended: Thu Jun 27 18:35:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631734610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631734610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631734610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631734610 ""}
