entity master_slave_ff is
     port(
         din : in STD_LOGIC;
         clk : in STD_LOGIC;
         reset : in STD_LOGIC;
         dout : out STD_LOGIC
         );
end master_slave_ff;

architecture master_slave_ff_arc of master_slave_ff is

component d_flip_flop is
     port(
         clk : in STD_LOGIC;
         din : in STD_LOGIC;
         reset : in STD_LOGIC;
         dout : out STD_LOGIC
         );
end component d_flip_flop;     

signal s : std_logic ;
signal in_clk : std_logic;

begin         
   
    in_clk <= not clk;
   
    u0 : d_flip_flop port map (clk => clk,
                                din => din ,
                                reset => reset ,
                                dout => s);
                           
     u1 : d_flip_flop port map (clk => in_clk,
                                din => s ,
                                reset => reset ,
                                dout => dout);
   

end master_slave_ff_arc;
