<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_0f5d69ac_A640180</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_0f5d69ac_A640180'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_0f5d69ac_A640180')">rsnoc_z_H_R_U_P_F_0f5d69ac_A640180</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2470.html#inst_tag_247655"  onclick="showContent('inst_tag_247655')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb.Awp</a></td>
<td class="s9 cl rt"> 95.07</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247655_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2470.html#inst_tag_247655_Toggle" > 85.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247655_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2470.html#inst_tag_247654"  onclick="showContent('inst_tag_247654')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb.Awp</a></td>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247654_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#inst_tag_247654_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247654_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2470.html#inst_tag_247656"  onclick="showContent('inst_tag_247656')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb.Awp</a></td>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247656_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#inst_tag_247656_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247656_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2470.html#inst_tag_247657"  onclick="showContent('inst_tag_247657')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb.Awp</a></td>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247657_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#inst_tag_247657_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247657_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_247655'>
<hr>
<a name="inst_tag_247655"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_247655" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb.Awp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.07</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247655_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2470.html#inst_tag_247655_Toggle" > 85.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247655_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.07</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.42</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 53.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2203.html#inst_tag_213411" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247654'>
<hr>
<a name="inst_tag_247654"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_247654" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb.Awp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247654_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#inst_tag_247654_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247654_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2203.html#inst_tag_213410" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247656'>
<hr>
<a name="inst_tag_247656"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_247656" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb.Awp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247656_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#inst_tag_247656_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247656_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2203.html#inst_tag_213412" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_247657'>
<hr>
<a name="inst_tag_247657"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_247657" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb.Awp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247657_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2470.html#inst_tag_247657_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2470.html#inst_tag_247657_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.58</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2203.html#inst_tag_213413" >Reqb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_0f5d69ac_A640180'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2470.html" >rsnoc_z_H_R_U_P_F_0f5d69ac_A640180</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158439</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158448</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158455</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>158469</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
158438                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158439     1/1          		if ( ! Sys_Clk_RstN )
158440     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
158441     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
158442                  	assign Sys_Pwr_Idle = ~ TxVld;
158443                  	assign Sys_Pwr_WakeUp = 1'b0;
158444                  	assign RxInt_0 = Rx_0;
158445                  	assign CeVld = RxVld;
158446                  	assign Tx_0 = u_7c15;
158447                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158448     1/1          		if ( ! Sys_Clk_RstN )
158449     1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
158450     1/1          		else if ( CeVld &amp; RxRdy )
158451     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
158452                  	assign RxInt_2 = Rx_2;
158453                  	assign Tx_2 = u_79a6;
158454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158455     1/1          		if ( ! Sys_Clk_RstN )
158456     1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
158457     1/1          		else if ( CeVld &amp; RxRdy )
158458     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
158459                  	assign RxInt_4 = Rx_4;
158460                  	assign Tx_4 = u_9e8e;
158461                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158462     1/1          		if ( ! Sys_Clk_RstN )
158463     1/1          			u_9e8e &lt;= #1.0 ( 8'b0 );
158464     1/1          		else if ( CeVld &amp; RxRdy )
158465     1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
158466                  	// synopsys translate_off
158467                  	// synthesis translate_off
158468                  	always @( posedge Sys_Clk )
158469     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
158470     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
158471     <font color = "grey">unreachable  </font>				dontStop = 0;
158472     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
158473     <font color = "grey">unreachable  </font>				if (!dontStop) begin
158474     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
158475     <font color = "grey">unreachable  </font>					$stop;
158476                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
158477                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2470.html" >rsnoc_z_H_R_U_P_F_0f5d69ac_A640180</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2470.html" >rsnoc_z_H_R_U_P_F_0f5d69ac_A640180</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158439</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158448</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158455</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158439     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158440     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158441     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158448     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158449     			u_7c15 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158450     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158451     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158456     			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158457     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158458     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158462     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158463     			u_9e8e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158464     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158465     			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247655'>
<a name="inst_tag_247655_Line"></a>
<b>Line Coverage for Instance : <a href="mod2470.html#inst_tag_247655" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158439</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158448</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158455</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>158469</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
158438                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158439     1/1          		if ( ! Sys_Clk_RstN )
158440     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
158441     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
158442                  	assign Sys_Pwr_Idle = ~ TxVld;
158443                  	assign Sys_Pwr_WakeUp = 1'b0;
158444                  	assign RxInt_0 = Rx_0;
158445                  	assign CeVld = RxVld;
158446                  	assign Tx_0 = u_7c15;
158447                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158448     1/1          		if ( ! Sys_Clk_RstN )
158449     1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
158450     1/1          		else if ( CeVld &amp; RxRdy )
158451     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
158452                  	assign RxInt_2 = Rx_2;
158453                  	assign Tx_2 = u_79a6;
158454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158455     1/1          		if ( ! Sys_Clk_RstN )
158456     1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
158457     1/1          		else if ( CeVld &amp; RxRdy )
158458     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
158459                  	assign RxInt_4 = Rx_4;
158460                  	assign Tx_4 = u_9e8e;
158461                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158462     1/1          		if ( ! Sys_Clk_RstN )
158463     1/1          			u_9e8e &lt;= #1.0 ( 8'b0 );
158464     1/1          		else if ( CeVld &amp; RxRdy )
158465     1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
158466                  	// synopsys translate_off
158467                  	// synthesis translate_off
158468                  	always @( posedge Sys_Clk )
158469     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
158470     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
158471     <font color = "grey">unreachable  </font>				dontStop = 0;
158472     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
158473     <font color = "grey">unreachable  </font>				if (!dontStop) begin
158474     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
158475     <font color = "grey">unreachable  </font>					$stop;
158476                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
158477                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_247655_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2470.html#inst_tag_247655" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">318</td>
<td class="rt">271</td>
<td class="rt">85.22 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">147</td>
<td class="rt">92.45 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">124</td>
<td class="rt">77.99 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">14</td>
<td class="rt">73.68 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">271</td>
<td class="rt">85.22 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">147</td>
<td class="rt">92.45 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">124</td>
<td class="rt">77.99 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[15:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[25:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[47:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[63:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[14:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[22:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[30:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[32:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[46:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[50:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[58:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[62:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247655_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2470.html#inst_tag_247655" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158439</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158448</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158455</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158439     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158440     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158441     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158448     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158449     			u_7c15 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158450     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158451     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158456     			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158457     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158458     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158462     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158463     			u_9e8e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158464     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158465     			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247654'>
<a name="inst_tag_247654_Line"></a>
<b>Line Coverage for Instance : <a href="mod2470.html#inst_tag_247654" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158439</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158448</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158455</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>158469</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
158438                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158439     1/1          		if ( ! Sys_Clk_RstN )
158440     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
158441     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
158442                  	assign Sys_Pwr_Idle = ~ TxVld;
158443                  	assign Sys_Pwr_WakeUp = 1'b0;
158444                  	assign RxInt_0 = Rx_0;
158445                  	assign CeVld = RxVld;
158446                  	assign Tx_0 = u_7c15;
158447                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158448     1/1          		if ( ! Sys_Clk_RstN )
158449     1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
158450     1/1          		else if ( CeVld &amp; RxRdy )
158451     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
158452                  	assign RxInt_2 = Rx_2;
158453                  	assign Tx_2 = u_79a6;
158454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158455     1/1          		if ( ! Sys_Clk_RstN )
158456     1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
158457     1/1          		else if ( CeVld &amp; RxRdy )
158458     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
158459                  	assign RxInt_4 = Rx_4;
158460                  	assign Tx_4 = u_9e8e;
158461                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158462     1/1          		if ( ! Sys_Clk_RstN )
158463     1/1          			u_9e8e &lt;= #1.0 ( 8'b0 );
158464     1/1          		else if ( CeVld &amp; RxRdy )
158465     1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
158466                  	// synopsys translate_off
158467                  	// synthesis translate_off
158468                  	always @( posedge Sys_Clk )
158469     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
158470     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
158471     <font color = "grey">unreachable  </font>				dontStop = 0;
158472     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
158473     <font color = "grey">unreachable  </font>				if (!dontStop) begin
158474     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
158475     <font color = "grey">unreachable  </font>					$stop;
158476                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
158477                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_247654_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2470.html#inst_tag_247654" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247654_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2470.html#inst_tag_247654" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158439</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158448</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158455</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158439     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158440     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158441     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158448     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158449     			u_7c15 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158450     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158451     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158456     			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158457     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158458     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158462     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158463     			u_9e8e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158464     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158465     			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247656'>
<a name="inst_tag_247656_Line"></a>
<b>Line Coverage for Instance : <a href="mod2470.html#inst_tag_247656" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158439</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158448</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158455</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>158469</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
158438                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158439     1/1          		if ( ! Sys_Clk_RstN )
158440     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
158441     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
158442                  	assign Sys_Pwr_Idle = ~ TxVld;
158443                  	assign Sys_Pwr_WakeUp = 1'b0;
158444                  	assign RxInt_0 = Rx_0;
158445                  	assign CeVld = RxVld;
158446                  	assign Tx_0 = u_7c15;
158447                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158448     1/1          		if ( ! Sys_Clk_RstN )
158449     1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
158450     1/1          		else if ( CeVld &amp; RxRdy )
158451     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
158452                  	assign RxInt_2 = Rx_2;
158453                  	assign Tx_2 = u_79a6;
158454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158455     1/1          		if ( ! Sys_Clk_RstN )
158456     1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
158457     1/1          		else if ( CeVld &amp; RxRdy )
158458     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
158459                  	assign RxInt_4 = Rx_4;
158460                  	assign Tx_4 = u_9e8e;
158461                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158462     1/1          		if ( ! Sys_Clk_RstN )
158463     1/1          			u_9e8e &lt;= #1.0 ( 8'b0 );
158464     1/1          		else if ( CeVld &amp; RxRdy )
158465     1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
158466                  	// synopsys translate_off
158467                  	// synthesis translate_off
158468                  	always @( posedge Sys_Clk )
158469     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
158470     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
158471     <font color = "grey">unreachable  </font>				dontStop = 0;
158472     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
158473     <font color = "grey">unreachable  </font>				if (!dontStop) begin
158474     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
158475     <font color = "grey">unreachable  </font>					$stop;
158476                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
158477                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_247656_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2470.html#inst_tag_247656" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247656_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2470.html#inst_tag_247656" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158439</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158448</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158455</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158439     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158440     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158441     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158448     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158449     			u_7c15 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158450     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158451     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158456     			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158457     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158458     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158462     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158463     			u_9e8e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158464     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158465     			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_247657'>
<a name="inst_tag_247657_Line"></a>
<b>Line Coverage for Instance : <a href="mod2470.html#inst_tag_247657" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158439</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158448</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158455</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>158469</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
158438                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158439     1/1          		if ( ! Sys_Clk_RstN )
158440     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
158441     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
158442                  	assign Sys_Pwr_Idle = ~ TxVld;
158443                  	assign Sys_Pwr_WakeUp = 1'b0;
158444                  	assign RxInt_0 = Rx_0;
158445                  	assign CeVld = RxVld;
158446                  	assign Tx_0 = u_7c15;
158447                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158448     1/1          		if ( ! Sys_Clk_RstN )
158449     1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
158450     1/1          		else if ( CeVld &amp; RxRdy )
158451     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
158452                  	assign RxInt_2 = Rx_2;
158453                  	assign Tx_2 = u_79a6;
158454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158455     1/1          		if ( ! Sys_Clk_RstN )
158456     1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
158457     1/1          		else if ( CeVld &amp; RxRdy )
158458     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
158459                  	assign RxInt_4 = Rx_4;
158460                  	assign Tx_4 = u_9e8e;
158461                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
158462     1/1          		if ( ! Sys_Clk_RstN )
158463     1/1          			u_9e8e &lt;= #1.0 ( 8'b0 );
158464     1/1          		else if ( CeVld &amp; RxRdy )
158465     1/1          			u_9e8e &lt;= #1.0 ( RxInt_4 );
                        MISSING_ELSE
158466                  	// synopsys translate_off
158467                  	// synthesis translate_off
158468                  	always @( posedge Sys_Clk )
158469     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
158470     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
158471     <font color = "grey">unreachable  </font>				dontStop = 0;
158472     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
158473     <font color = "grey">unreachable  </font>				if (!dontStop) begin
158474     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
158475     <font color = "grey">unreachable  </font>					$stop;
158476                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
158477                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_247657_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2470.html#inst_tag_247657" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">17</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">314</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">157</td>
<td class="rt">98.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_247657_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2470.html#inst_tag_247657" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb.Awp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158439</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158448</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158455</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">158462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158439     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158440     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158441     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158448     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158449     			u_7c15 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
158450     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158451     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158456     			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
158457     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158458     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158462     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
158463     			u_9e8e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
158464     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
158465     			u_9e8e <= #1.0 ( RxInt_4 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_247654">
    <li>
      <a href="#inst_tag_247654_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247654_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247654_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247655">
    <li>
      <a href="#inst_tag_247655_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247655_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247655_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247656">
    <li>
      <a href="#inst_tag_247656_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247656_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247656_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_247657">
    <li>
      <a href="#inst_tag_247657_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_247657_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_247657_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_0f5d69ac_A640180">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
