
---------- Begin Simulation Statistics ----------
final_tick                               2466785105500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251331                       # Simulator instruction rate (inst/s)
host_mem_usage                                8542212                       # Number of bytes of host memory used
host_op_rate                                   251331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   397.88                       # Real time elapsed on the host
host_tick_rate                               78847012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000020                       # Number of instructions simulated
sim_ops                                     100000020                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031372                       # Number of seconds simulated
sim_ticks                                 31371744000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 5                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        91466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        91466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 13138.930163                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13138.930163                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 12138.930163                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12138.930163                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        90793                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90793                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8842500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8842500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.007358                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007358                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          673                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          673                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.007358                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007358                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          673                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          673                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     24799268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24799272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12835.335905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12835.324952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20342.896095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20342.896095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     22455615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22455617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30081573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30081573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.094505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2343653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2343655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1865043                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1865043                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9736313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9736313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       478610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       478610                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        89900                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89900                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        89900                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89900                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2073728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2073728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39266.868494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39266.868494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46645.192937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46645.192937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2022658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2022658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2005358974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2005358974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.024627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        51070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        51070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        31193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    927166500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927166500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19877                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.160962                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          455                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              5989                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        48876                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1365                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     26872996                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26873000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13399.016285                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13399.005094                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21391.691258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21391.691258                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     24478273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24478275                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  32086932474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32086932474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.089113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.089113                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2394723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2394725                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1896236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1896236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10663480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10663480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       498487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       498487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     26872996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26873000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13399.016285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13399.005094                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21391.691258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21391.691258                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     24478273                       # number of overall hits
system.cpu.dcache.overall_hits::total        24478275                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  32086932474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32086932474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.089113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.089113                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2394723                       # number of overall misses
system.cpu.dcache.overall_misses::total       2394725                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1896236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1896236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10663480000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10663480000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       498487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       498487                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 498650                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             50.400732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        216934090                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.225235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.525125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            499162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         216934090                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.750359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25158130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2435413364000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        77564                       # number of writebacks
system.cpu.dcache.writebacks::total             77564                       # number of writebacks
system.cpu.dtb.data_accesses                        4                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            4                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        4                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            4                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     24488009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24488029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 92906.649616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92433.842239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98070.422535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98070.422535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     24487618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24487636                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     36326500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36326500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     24488009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24488029                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 92906.649616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92433.842239                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98070.422535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98070.422535                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     24487618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24487636                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     36326500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36326500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     24488009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24488029                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 92906.649616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92433.842239                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98070.422535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98070.422535                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     24487618                       # number of overall hits
system.cpu.icache.overall_hits::total        24487636                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     36326500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36326500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           393                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27852000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27852000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          85622.104895                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        195904518                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   254.684521                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.497431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.501337                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               286                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         195904518                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           256.684521                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24487922                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2435413362000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     80.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31371734000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data          425                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           425                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_hits::.switch_cpus.data          425                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               425                       # number of InvalidateReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 96561.619718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95886.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86561.619718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86561.619718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24583500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24583500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          284                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.switch_cpus.data        19452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 128016.778523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128016.778523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 118016.778523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118016.778523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        13641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13641                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data    743905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     743905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.298735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.298735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.switch_cpus.data         5811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5811                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    685795500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    685795500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.298735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.298735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5811                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       479283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        479285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100267.221546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100262.698484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90267.221546                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90267.221546                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       434949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            434949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4445247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4445247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.092501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        44334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           44336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4001907000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4001907000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.092501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        44334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        44334                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        77564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        77564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        77564                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            77564                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       498735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               499023                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 96561.619718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103482.949447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103435.766264                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86561.619718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93482.949447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93443.970731                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data       448590                       # number of demand (read+write) hits
system.l2.demand_hits::total                   448590                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst     27423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5189152500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5216576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.100544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101063                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          284                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        50145                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50433                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24583500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4687702500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4712286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.100544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst          284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        50145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50429                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       498735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              499023                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 96561.619718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103482.949447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103435.766264                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86561.619718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93482.949447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93443.970731                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data       448590                       # number of overall hits
system.l2.overall_hits::total                  448590                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst     27423500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5189152500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5216576000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.100544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101063                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          284                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        50145                       # number of overall misses
system.l2.overall_misses::total                 50433                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24583500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4687702500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4712286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.100544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        50145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50429                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          17702                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17181                       # Occupied blocks per task id
system.l2.tags.avg_refs                     19.625211                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 16020442                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      17.124844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.513285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   172.292680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 21867.865172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.667354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.673242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998871                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     50858                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  16020442                       # Number of tag accesses
system.l2.tags.tagsinuse                 22060.795982                       # Cycle average of tags in use
system.l2.tags.total_refs                      998099                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              2435413362000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                8116                       # number of writebacks
system.l2.writebacks::total                      8116                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     535565.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                52210.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      8116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     50145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     33460.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       102.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        16.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      15.27                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         4080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       579375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           583455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              4080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       579375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    102298425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102885960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16557065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             4080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       579375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    102298425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119443025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16557065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16557065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        25325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    147.908865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.498920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.660774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14891     58.80%     58.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6487     25.62%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1772      7.00%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          814      3.21%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          523      2.07%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          249      0.98%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      0.53%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          104      0.41%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          352      1.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25325                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3227456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3227456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  518336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               519424                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        18176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3209280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       519424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          519424                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        50145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     45408.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     52249.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        18176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3209280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 579374.866759081022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 102298424.977584928274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12896000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2620045000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         8116                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  56472034.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       518336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 16522383.964372524992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 458327028250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              112810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7625                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        50145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               50433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8116                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    56.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              469                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007920630500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.973196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.782963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1068.707517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          484     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   46804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     50429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50429                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       50429                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 58.27                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    29387                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  252145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   31354698500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2632941000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1687397250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              306     63.09%     63.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      4.74%     67.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              152     31.34%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     8116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8116                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       8116                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                47.02                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    3816                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            779684190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 88671660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5261956710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            428.714495                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    193017500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     634400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12183055750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5681755000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1140113500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11539392250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             98782080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 47130105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2181798240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               180292140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1499721600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3289591680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            13449521385                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          29399220250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               21751740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            804445560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 92148840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5284905480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            430.938261                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    196865250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     641940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11953390500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5800728250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1189117000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11589693000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            101150880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 48978270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2227479360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               179770920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1517546160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3242201040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13519284810                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          29337482000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               20525040                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       118299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 118299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3747136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3747136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           117328000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          271086500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50433                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50433                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         67866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              44622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8116                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9317                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44622                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.006090                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        12377281                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     12501535                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          117                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       136059                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     24130508                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            3                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        88688                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        88685                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        25047549                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          355900                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        71989                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       134777                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           23939420                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3332343                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls       179802                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      3345592                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100462628                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100462628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62202193                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.615098                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.090937                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     23016755     37.00%     37.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     18487978     29.72%     66.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8051006     12.94%     79.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262393      0.42%     80.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      7896974     12.70%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       562803      0.90%     93.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       118783      0.19%     93.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       473158      0.76%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3332343      5.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62202193                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             121830                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       270885                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          99698068                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              24904856                       # Number of loads committed
system.switch_cpus.commit.membars               89900                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       478872      0.48%      0.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     72743138     72.41%     72.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         9136      0.01%     72.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        40610      0.04%     72.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        24366      0.02%     72.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         8122      0.01%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     24970390     24.86%     97.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2139262      2.13%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        24366      0.02%     99.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        24366      0.02%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100462628                       # Class of committed instruction
system.switch_cpus.commit.refs               27068484                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.627435                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.627435                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14271083                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          2260                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     12282484                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      105254367                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         23563317                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          24450791                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         146466                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         17453                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles        285457                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         27910631                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             27857310                       # DTB hits
system.switch_cpus.dtb.data_misses              53321                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         25527955                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             25479973                       # DTB read hits
system.switch_cpus.dtb.read_misses              47982                       # DTB read misses
system.switch_cpus.dtb.write_accesses         2382676                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             2377337                       # DTB write hits
system.switch_cpus.dtb.write_misses              5339                       # DTB write misses
system.switch_cpus.fetch.Branches            25047549                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          24488009                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37978871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         60319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              106404723                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          978                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         8173                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          297438                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.399206                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     24580374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     12733184                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.695869                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     62717115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.696582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.162374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37201725     59.32%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           313009      0.50%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           681741      1.09%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           361143      0.58%     61.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         21950233     35.00%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           284472      0.45%     96.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           320437      0.51%     97.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           335951      0.54%     97.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1268404      2.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     62717115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             81541                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            81252                       # number of floating regfile writes
system.switch_cpus.idleCycles                   26353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       160074                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         24273252                       # Number of branches executed
system.switch_cpus.iew.exec_nop                531655                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.627040                       # Inst execution rate
system.switch_cpus.iew.exec_refs             27923154                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2382676                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1225223                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      25835676                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        93031                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       137697                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2496297                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    103963688                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      25540478                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       223379                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     102086105                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          13510                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        706161                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         146466                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        718672                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         4206                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       589012                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        25748                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       930818                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       332669                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       109532                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        50542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          65088887                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             101874271                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.955226                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          62174580                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.623663                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              101970245                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        127972759                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        75477290                       # number of integer regfile writes
system.switch_cpus.ipc                       1.593791                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.593791                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        17278      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      74092137     72.42%     72.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9167      0.01%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        40610      0.04%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        24366      0.02%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         8122      0.01%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     25685648     25.11%     97.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2383098      2.33%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24366      0.02%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        24693      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      102309485                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          122157                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       244314                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       122147                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       122486                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1262857                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012343                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          727793     57.63%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         344856     27.31%     84.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        190208     15.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      103432907                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    268365470                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    101752124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    106741961                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          103247927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         102309485                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       184106                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3432023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10843                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1780054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     62717115                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.631285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.604487                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     16691513     26.61%     26.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21677009     34.56%     61.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      9911156     15.80%     76.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1080104      1.72%     78.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     11436026     18.23%     96.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       513241      0.82%     97.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       731032      1.17%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       542921      0.87%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       134113      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     62717115                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.630600                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        24489133                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            24488009                       # ITB hits
system.switch_cpus.itb.fetch_misses              1124                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       348306                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       442634                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     25835676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2496297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          222628                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         187922                       # number of misc regfile writes
system.switch_cpus.numCycles                 62743468                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  31371744000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles         2045418                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      74151590                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         109277                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         23672667                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1001796                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7582                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     130859815                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      104871249                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     77334870                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          24640659                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3866                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         146466                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1170628                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3183268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        81551                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    130743558                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles     11041276                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts       160058                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            769578                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        93201                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            162529896                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           208134596                       # The number of ROB writes
system.switch_cpus.timesIdled                     185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1496974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1497547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     36883264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36901632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2466785105500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          576612500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            426000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         748315000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    519424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           517150                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 516881     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    269      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             517150                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       498651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          269                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       998099                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            269                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           17702                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            479571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        85680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          430672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19452                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           286                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       479285                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          425                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          425                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
