
remote_ip_cache=/group/dphi_cloud/workspace/common/u50/ip_cache.xilinx_u50lv_gen3x4_xdma_2_202010_1

kernel_frequency=0:275|1:100

user_ip_repo_paths=../DPUCAHX8H_SRC/DPU


[advanced]
param=compiler.worstNegativeSlack=-1
param=compiler.errorOnHoldViolation=false
param=compiler.userPostSysLinkTcl=./script/sys_link_post_u50lv.tcl
misc=solution_name=link

[vivado]
param=project.writeIntermediateCheckpoints=1
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.INIT_DESIGN.TCL.POST=./constraint/init_design.post.tcl
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./constraint/opt_design.pre.u50lv.tcl
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.POST=./constraint/opt_design.post.tcl
prop=run.impl_1.STEPS.PLACE_DESIGN.TCL.POST=./constraint/place_design.post.tcl
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-verbose -debug_log}
prop=run.impl_1.STEPS.ROUTE_DESIGN.TCL.POST=./constraint/route_design.post.tcl
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.TCL.POST=./constraint/phys_place_design.post.tcl
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST=./constraint/phys_route_design.post.tcl

[connectivity]
nk=DPUCAHX8H_5ENGINE:1:dpu_0
nk=DPUCAHX8H_5ENGINE:1:dpu_1
sp=dpu_0.DPU_AXI_0:HBM[00:31]
sp=dpu_0.DPU_AXI_1:HBM[00:31]
sp=dpu_0.DPU_AXI_4:HBM[00:31]
sp=dpu_1.DPU_AXI_0:HBM[00:31]
sp=dpu_1.DPU_AXI_1:HBM[00:31]
sp=dpu_1.DPU_AXI_4:HBM[00:31]
sp=dpu_0.DPU_AXI_I0:HBM[00:31]
sp=dpu_1.DPU_AXI_I0:HBM[00:31]
sp=dpu_0.DPU_AXI_2:HBM[00:31]
sp=dpu_0.DPU_AXI_3:HBM[00:31]
sp=dpu_1.DPU_AXI_2:HBM[00:31]
sp=dpu_1.DPU_AXI_3:HBM[00:31]
sp=dpu_0.DPU_AXI_W0:HBM[00:31]
sp=dpu_0.DPU_AXI_W1:HBM[00:31]
sp=dpu_1.DPU_AXI_W0:HBM[00:31]
sp=dpu_1.DPU_AXI_W1:HBM[00:31]
