CTC:
  CTL0:
    SWREFPUL:
      "Generate": [1, "Generates a software reference source sync pulse."]
    AUTOTRIM:
      Disabled: [0, "Hardware automatic trim disabled"]
      Enabled: [1, "Hardware automatic trim enabled"]
    CNTEN:
      Disabled: [0, "CTC trim counter disabled"]
      Enabled: [1, "CTC trim counter enabled"]
    EREFIE:
      Disabled: [0, "EREFIF interrupt disabled"]
      Enabled: [1, "EREFIF interrupt enabled"]
    ERRIE:
      Disabled: [0, "ERRIF interrupt disabled"]
      Enabled: [1, "ERRIF interrupt enabled"]
    CKWARNIE:
      Disabled: [0, "CKWARNIF interrupt disabled"]
      Enabled: [1, "CKWARNIF interrupt enabled"]
    CKOKIE:
      Disabled: [0, "CKOKIF interrupt disabled"]
      Enabled: [1, "CKOKIF interrupt enabled"]
  CTL1:
    REFPOL:
      RisingEdge: [0, "Rising edge selected"]
      FallingEdge: [1, "Falling edge selected"]
    REFSEL:
      GPIO: [0, "GPIO (CTC_SYNC) selected"]
      LXTAL: [1, "LXTAL clock selected"]
      Reserved1: [2, "Reserved"]
      Reserved2: [3, "Reserved"]
    REFPSC:
      DIV1: [0, "Reference signal not divided"]
      DIV2: [1, "Reference signal divided by 2"]
      DIV4: [2, "Reference signal divided by 4"]
      DIV8: [3, "Reference signal divided by 8"]
      DIV16: [4, "Reference signal divided by 16"]
      DIV32: [5, "Reference signal divided by 32"]
      DIV64: [6, "Reference signal divided by 64"]
      DIV128: [7, "Reference signal divided by 128"]
