
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120400                       # Number of seconds simulated
sim_ticks                                120400228137                       # Number of ticks simulated
final_tick                               1178259049450                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120780                       # Simulator instruction rate (inst/s)
host_op_rate                                   152529                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4395612                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907412                       # Number of bytes of host memory used
host_seconds                                 27391.00                       # Real time elapsed on the host
sim_insts                                  3308276459                       # Number of instructions simulated
sim_ops                                    4177909972                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2206080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2473344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       998912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5683072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1686784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1686784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19323                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7804                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44399                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13178                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13178                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18322889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20542685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8296596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47201505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13821                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14009807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14009807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14009807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18322889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20542685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8296596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61211313                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144538090                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178880                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088429                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932834                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9419887                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668596                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438125                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87738                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104501102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128065775                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178880                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106721                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264259                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5562906                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106581                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141556126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.102050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.544103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114363428     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782019      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365854      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380556      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2262962      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126193      0.80%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778606      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980034      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516474      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141556126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160365                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.886035                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103325754                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6983308                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844462                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109646                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292947                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731157                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6474                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154472951                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51251                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292947                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103841761                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4334921                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1480842                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428320                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1177327                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153018222                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2794                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402411                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24144                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214090649                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713228538                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713228538                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45831424                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33779                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17757                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3815293                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901716                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310227                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692855                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149151202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139208358                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108617                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25190785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57176068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141556126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983415                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582154                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84168494     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23732072     16.77%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953069      8.44%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7813152      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906479      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702053      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067014      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117917      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95876      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141556126                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976335     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156481     11.99%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171991     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114972654     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012776      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362190     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844716      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139208358                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963126                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304807                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009373                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421386266                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174376439                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135096347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140513165                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201106                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977977                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160046                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          597                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292947                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3639343                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255519                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149184980                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190106                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901716                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17756                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13123                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235049                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136837048                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112932                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371310                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956000                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295118                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843068                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946720                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135102395                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135096347                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81528656                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221180182                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368607                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26771624                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957830                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137263179                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88159734     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509236     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810506      7.88%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816545      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765251      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537217      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563830      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094916      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005944      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137263179                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005944                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283450775                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302680289                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2981964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445381                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445381                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691859                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691859                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618352913                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186419902                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145840029                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144538090                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23820639                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19303626                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066438                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9589277                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9139127                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2546809                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91485                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103883531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131139907                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23820639                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11685936                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28651826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6719568                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3284001                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12125181                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1668403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140426588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111774762     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2693189      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2050649      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5044053      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1139235      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1629240      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229203      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          775274      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14090983     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140426588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164805                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907303                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102668849                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4871101                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28208930                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113214                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4564485                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4111291                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42749                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158234963                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80758                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4564485                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103539247                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1342463                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2048760                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27442070                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1489555                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156602753                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21682                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        274863                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       612074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       165181                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219990727                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729398950                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729398950                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173494452                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46496271                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38123                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21318                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5060789                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15133767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7371522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122352                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1641110                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153812532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142803727                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194397                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28173478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     61160037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4492                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140426588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016928                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564582                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80626957     57.42%     57.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25119916     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11738932      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8616967      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7657971      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3040153      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3008463      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       466213      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151016      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140426588                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573538     68.61%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118176     14.14%     82.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144211     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119861229     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145802      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16805      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13480542      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7299349      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142803727                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.988001                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             835925                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    427064364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182024536                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139210141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143639652                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       348970                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3715703                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1027                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230614                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4564485                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         821764                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93201                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153850636                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15133767                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7371522                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21298                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1121984                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303452                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140230558                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12954078                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2573169                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20251628                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19915163                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7297550                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970198                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139392342                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139210141                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83496979                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231377799                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963138                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360869                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101639187                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124822471                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29029839                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069325                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135862102                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.918744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692276                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84665603     62.32%     62.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23953629     17.63%     79.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10554313      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5531930      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4409105      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1584087      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1347121      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005667      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2810647      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135862102                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101639187                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124822471                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18558972                       # Number of memory references committed
system.switch_cpus1.commit.loads             11418064                       # Number of loads committed
system.switch_cpus1.commit.membars              16806                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17934588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112469519                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2541146                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2810647                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286903765                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312269386                       # The number of ROB writes
system.switch_cpus1.timesIdled                  71812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4111502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101639187                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124822471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101639187                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.422071                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.422071                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703200                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703200                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632306042                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193898619                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147986894                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33612                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144538090                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22372865                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18441660                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1995502                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9252849                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8591655                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2349040                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88393                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109017653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122868352                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22372865                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10940695                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25690118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5895971                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3323569                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12646621                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1651919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141898534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.063276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.483196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116208416     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1337798      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1894555      1.34%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2482515      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2782004      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2073030      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1199519      0.85%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1753047      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12167650      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141898534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154789                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.850076                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107816274                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4925560                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25231102                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58637                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3866960                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3575037                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     148274808                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3866960                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108562185                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1073198                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2514381                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24546597                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1335207                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147288340                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1057                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        269503                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          865                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205385387                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    688093114                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    688093114                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167930848                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37454513                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38826                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22433                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4019134                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14000322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7275238                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120518                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1587222                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143175606                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134022652                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26490                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20550013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48439630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5993                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141898534                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944496                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.504844                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85177913     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22846546     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12656515      8.92%     85.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8162538      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7488689      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2993050      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1806121      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       518566      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       248596      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141898534                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          64477     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94296     33.33%     56.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       124180     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112519607     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2044586      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16393      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12222225      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7219841      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134022652                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927248                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             282953                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002111                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410253278                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    163764732                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131473913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134305605                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       327945                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2918797                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       172424                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          174                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3866960                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         808578                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109921                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143214383                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1338253                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14000322                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7275238                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22385                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1173155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1125656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2298811                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132220048                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12057030                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1802601                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19275484                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18530277                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7218454                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914776                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131474159                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131473913                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77016680                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        209186398                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909614                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368173                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98348327                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120874344                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22350063                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2028106                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138031574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.682976                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89034490     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23559054     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9250932      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4762534      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4153851      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1995674      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1727007      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       814248      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2733784      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138031574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98348327                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120874344                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18184339                       # Number of memory references committed
system.switch_cpus2.commit.loads             11081525                       # Number of loads committed
system.switch_cpus2.commit.membars              16392                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17336219                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108951812                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2466351                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2733784                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278522197                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290315834                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2639556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98348327                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120874344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98348327                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469655                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469655                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680432                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680432                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       595788701                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182413336                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138893938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32784                       # number of misc regfile writes
system.l20.replacements                         17245                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679224                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27485                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.712534                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.743178                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.764376                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5864.999962                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4357.492483                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001342                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000368                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.572754                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425536                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80451                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80451                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18620                       # number of Writeback hits
system.l20.Writeback_hits::total                18620                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80451                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80451                       # number of overall hits
system.l20.overall_hits::total                  80451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17235                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17245                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17235                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17245                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17235                       # number of overall misses
system.l20.overall_misses::total                17245                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2436050                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4901745707                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4904181757                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2436050                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4901745707                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4904181757                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2436050                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4901745707                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4904181757                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97686                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97696                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18620                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18620                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97686                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97696                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97686                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97696                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176433                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176517                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176433                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176517                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176433                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176517                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       243605                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284406.481404                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284382.821513                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       243605                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284406.481404                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284382.821513                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       243605                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284406.481404                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284382.821513                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4271                       # number of writebacks
system.l20.writebacks::total                     4271                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17235                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17245                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17235                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17245                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17235                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17245                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1815526                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3834545218                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3836360744                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1815526                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3834545218                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3836360744                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1815526                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3834545218                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3836360744                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176433                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176517                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176433                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176517                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176433                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176517                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181552.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222485.942443                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222462.206089                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181552.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222485.942443                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222462.206089                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181552.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222485.942443                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222462.206089                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19337                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          730982                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29577                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.714542                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          243.802316                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.914739                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3672.042593                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6316.240351                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023809                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000773                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.358598                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.616820                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        55005                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  55005                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20222                       # number of Writeback hits
system.l21.Writeback_hits::total                20222                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        55005                       # number of demand (read+write) hits
system.l21.demand_hits::total                   55005                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        55005                       # number of overall hits
system.l21.overall_hits::total                  55005                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19323                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19336                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19323                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19336                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19323                       # number of overall misses
system.l21.overall_misses::total                19336                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3145863                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5358784298                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5361930161                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3145863                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5358784298                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5361930161                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3145863                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5358784298                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5361930161                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        74328                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              74341                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20222                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20222                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        74328                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               74341                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        74328                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              74341                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259969                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260099                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259969                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260099                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259969                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260099                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 241989.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 277326.724525                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 277302.966539                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 241989.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 277326.724525                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 277302.966539                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 241989.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 277326.724525                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 277302.966539                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3588                       # number of writebacks
system.l21.writebacks::total                     3588                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19323                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19336                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19323                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19336                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19323                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19336                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2337916                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4162096548                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4164434464                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2337916                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4162096548                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4164434464                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2337916                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4162096548                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4164434464                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259969                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260099                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259969                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260099                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259969                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260099                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179839.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215395.981369                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215372.076127                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 179839.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215395.981369                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215372.076127                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 179839.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215395.981369                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215372.076127                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7818                       # number of replacements
system.l22.tagsinuse                     12287.981263                       # Cycle average of tags in use
system.l22.total_refs                          594253                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20106                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.556003                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          945.030711                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.708641                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3608.508252                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7723.733659                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076907                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000871                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293661                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628559                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        43655                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  43655                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25499                       # number of Writeback hits
system.l22.Writeback_hits::total                25499                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        43655                       # number of demand (read+write) hits
system.l22.demand_hits::total                   43655                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        43655                       # number of overall hits
system.l22.overall_hits::total                  43655                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7800                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7814                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7804                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7818                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7804                       # number of overall misses
system.l22.overall_misses::total                 7818                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3888537                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2149429871                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2153318408                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1152573                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1152573                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3888537                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2150582444                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2154470981                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3888537                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2150582444                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2154470981                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        51455                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              51469                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25499                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25499                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        51459                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               51473                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        51459                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              51473                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151589                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151820                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151655                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151885                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151655                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151885                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275567.932179                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275571.846429                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 288143.250000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 288143.250000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275574.377755                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275578.278460                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275574.377755                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275578.278460                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5319                       # number of writebacks
system.l22.writebacks::total                     5319                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7800                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7814                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7804                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7818                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7804                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7818                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1666303876                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1669325584                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       904747                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       904747                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1667208623                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1670230331                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1667208623                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1670230331                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151589                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151820                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151655                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151885                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151655                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151885                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213628.702051                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213632.657282                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 226186.750000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 226186.750000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213635.138775                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213639.080455                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213635.138775                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213639.080455                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921878                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114232                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.694545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921878                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106571                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106571                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106571                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106571                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106571                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2624050                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2624050                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2624050                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2624050                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2624050                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2624050                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106581                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106581                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106581                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106581                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106581                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106581                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       262405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       262405                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       262405                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       262405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       262405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       262405                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2519050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2519050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2519050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2519050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2519050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2519050                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       251905                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       251905                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       251905                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       251905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       251905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       251905                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97686                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225362                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97942                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1952.434727                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520075                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479925                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960768                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17320                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17320                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670198                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670198                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670198                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670198                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406456                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406456                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406551                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406551                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45057032935                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45057032935                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11694871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11694871                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45068727806                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45068727806                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45068727806                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45068727806                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076749                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076749                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035757                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021311                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021311                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021311                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021311                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110853.408327                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110853.408327                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 123103.905263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 123103.905263                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110856.270938                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110856.270938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110856.270938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110856.270938                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18620                       # number of writebacks
system.cpu0.dcache.writebacks::total            18620                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308770                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308770                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       308865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       308865                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       308865                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       308865                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97686                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97686                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97686                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10382761125                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10382761125                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10382761125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10382761125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10382761125                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10382761125                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106287.094619                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106287.094619                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106287.094619                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106287.094619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106287.094619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106287.094619                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996214                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017205919                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050818.385081                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996214                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12125164                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12125164                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12125164                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12125164                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12125164                       # number of overall hits
system.cpu1.icache.overall_hits::total       12125164                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4051272                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4051272                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4051272                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4051272                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4051272                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4051272                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12125181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12125181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12125181                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12125181                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12125181                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12125181                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 238310.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 238310.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 238310.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 238310.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 238310.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 238310.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3261963                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3261963                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3261963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3261963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3261963                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3261963                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 250920.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 250920.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 250920.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 250920.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 250920.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 250920.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74328                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180632602                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74584                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2421.867988                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.735621                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.264379                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901311                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098689                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9753911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9753911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7107297                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7107297                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21028                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21028                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16806                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16806                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16861208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16861208                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16861208                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16861208                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180232                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180232                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180232                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180232                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180232                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180232                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24140663491                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24140663491                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24140663491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24140663491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24140663491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24140663491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9934143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9934143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7107297                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7107297                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17041440                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17041440                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17041440                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17041440                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018143                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010576                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010576                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133942.160610                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133942.160610                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133942.160610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133942.160610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133942.160610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133942.160610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20222                       # number of writebacks
system.cpu1.dcache.writebacks::total            20222                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105904                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105904                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105904                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74328                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74328                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74328                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74328                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9115880055                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9115880055                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9115880055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9115880055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9115880055                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9115880055                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122643.957257                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122643.957257                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 122643.957257                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122643.957257                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 122643.957257                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122643.957257                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.995918                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015870026                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044004.076459                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995918                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12646605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12646605                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12646605                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12646605                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12646605                       # number of overall hits
system.cpu2.icache.overall_hits::total       12646605                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4734613                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4734613                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12646621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12646621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12646621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12646621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12646621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12646621                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51459                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172545793                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51715                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3336.474775                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.220369                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.779631                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8977069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8977069                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7065867                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7065867                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17304                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17304                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16392                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16392                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16042936                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16042936                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16042936                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16042936                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149095                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149095                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3174                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3174                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152269                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152269                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152269                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152269                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17769093962                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17769093962                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    670257314                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    670257314                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18439351276                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18439351276                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18439351276                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18439351276                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9126164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9126164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7069041                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7069041                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16195205                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16195205                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16195205                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16195205                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016337                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000449                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009402                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009402                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009402                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009402                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119179.677132                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119179.677132                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 211171.176434                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 211171.176434                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121097.211356                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121097.211356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121097.211356                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121097.211356                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2538593                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 195276.384615                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25499                       # number of writebacks
system.cpu2.dcache.writebacks::total            25499                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97640                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97640                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3170                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3170                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100810                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100810                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51459                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51459                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51459                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51459                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5071571665                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5071571665                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1185773                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1185773                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5072757438                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5072757438                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5072757438                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5072757438                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98563.242931                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98563.242931                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 296443.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 296443.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98578.624497                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98578.624497                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98578.624497                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98578.624497                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
