{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "redirect_paths": [
            {
                "app_path": "/proc", 
                "name": "redirect_paths0", 
                "host_paths": [
                    "./results/gem5/X86/pim-test-multivault/pr/internet/9/fs/proc"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths0", 
                "type": "RedirectPath"
            }, 
            {
                "app_path": "/sys", 
                "name": "redirect_paths1", 
                "host_paths": [
                    "./results/gem5/X86/pim-test-multivault/pr/internet/9/fs/sys"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths1", 
                "type": "RedirectPath"
            }, 
            {
                "app_path": "/tmp", 
                "name": "redirect_paths2", 
                "host_paths": [
                    "./results/gem5/X86/pim-test-multivault/pr/internet/9/fs/tmp"
                ], 
                "eventq_index": 0, 
                "cxx_class": "RedirectPath", 
                "path": "system.redirect_paths2", 
                "type": "RedirectPath"
            }
        ], 
        "symbolfile": "", 
        "kvm_vm": null, 
        "readfile": "", 
        "thermal_model": null, 
        "cxx_class": "System", 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.hmc_dev.mem_ctrls000", 
            "system.hmc_dev.mem_ctrls001", 
            "system.hmc_dev.mem_ctrls002", 
            "system.hmc_dev.mem_ctrls003", 
            "system.hmc_dev.mem_ctrls004", 
            "system.hmc_dev.mem_ctrls005", 
            "system.hmc_dev.mem_ctrls006", 
            "system.hmc_dev.mem_ctrls007", 
            "system.hmc_dev.mem_ctrls008", 
            "system.hmc_dev.mem_ctrls009", 
            "system.hmc_dev.mem_ctrls010", 
            "system.hmc_dev.mem_ctrls011", 
            "system.hmc_dev.mem_ctrls012", 
            "system.hmc_dev.mem_ctrls013", 
            "system.hmc_dev.mem_ctrls014", 
            "system.hmc_dev.mem_ctrls015", 
            "system.hmc_dev.mem_ctrls016", 
            "system.hmc_dev.mem_ctrls017", 
            "system.hmc_dev.mem_ctrls018", 
            "system.hmc_dev.mem_ctrls019", 
            "system.hmc_dev.mem_ctrls020", 
            "system.hmc_dev.mem_ctrls021", 
            "system.hmc_dev.mem_ctrls022", 
            "system.hmc_dev.mem_ctrls023", 
            "system.hmc_dev.mem_ctrls024", 
            "system.hmc_dev.mem_ctrls025", 
            "system.hmc_dev.mem_ctrls026", 
            "system.hmc_dev.mem_ctrls027", 
            "system.hmc_dev.mem_ctrls028", 
            "system.hmc_dev.mem_ctrls029", 
            "system.hmc_dev.mem_ctrls030", 
            "system.hmc_dev.mem_ctrls031", 
            "system.hmc_dev.mem_ctrls032", 
            "system.hmc_dev.mem_ctrls033", 
            "system.hmc_dev.mem_ctrls034", 
            "system.hmc_dev.mem_ctrls035", 
            "system.hmc_dev.mem_ctrls036", 
            "system.hmc_dev.mem_ctrls037", 
            "system.hmc_dev.mem_ctrls038", 
            "system.hmc_dev.mem_ctrls039", 
            "system.hmc_dev.mem_ctrls040", 
            "system.hmc_dev.mem_ctrls041", 
            "system.hmc_dev.mem_ctrls042", 
            "system.hmc_dev.mem_ctrls043", 
            "system.hmc_dev.mem_ctrls044", 
            "system.hmc_dev.mem_ctrls045", 
            "system.hmc_dev.mem_ctrls046", 
            "system.hmc_dev.mem_ctrls047", 
            "system.hmc_dev.mem_ctrls048", 
            "system.hmc_dev.mem_ctrls049", 
            "system.hmc_dev.mem_ctrls050", 
            "system.hmc_dev.mem_ctrls051", 
            "system.hmc_dev.mem_ctrls052", 
            "system.hmc_dev.mem_ctrls053", 
            "system.hmc_dev.mem_ctrls054", 
            "system.hmc_dev.mem_ctrls055", 
            "system.hmc_dev.mem_ctrls056", 
            "system.hmc_dev.mem_ctrls057", 
            "system.hmc_dev.mem_ctrls058", 
            "system.hmc_dev.mem_ctrls059", 
            "system.hmc_dev.mem_ctrls060", 
            "system.hmc_dev.mem_ctrls061", 
            "system.hmc_dev.mem_ctrls062", 
            "system.hmc_dev.mem_ctrls063", 
            "system.hmc_dev.mem_ctrls064", 
            "system.hmc_dev.mem_ctrls065", 
            "system.hmc_dev.mem_ctrls066", 
            "system.hmc_dev.mem_ctrls067", 
            "system.hmc_dev.mem_ctrls068", 
            "system.hmc_dev.mem_ctrls069", 
            "system.hmc_dev.mem_ctrls070", 
            "system.hmc_dev.mem_ctrls071", 
            "system.hmc_dev.mem_ctrls072", 
            "system.hmc_dev.mem_ctrls073", 
            "system.hmc_dev.mem_ctrls074", 
            "system.hmc_dev.mem_ctrls075", 
            "system.hmc_dev.mem_ctrls076", 
            "system.hmc_dev.mem_ctrls077", 
            "system.hmc_dev.mem_ctrls078", 
            "system.hmc_dev.mem_ctrls079", 
            "system.hmc_dev.mem_ctrls080", 
            "system.hmc_dev.mem_ctrls081", 
            "system.hmc_dev.mem_ctrls082", 
            "system.hmc_dev.mem_ctrls083", 
            "system.hmc_dev.mem_ctrls084", 
            "system.hmc_dev.mem_ctrls085", 
            "system.hmc_dev.mem_ctrls086", 
            "system.hmc_dev.mem_ctrls087", 
            "system.hmc_dev.mem_ctrls088", 
            "system.hmc_dev.mem_ctrls089", 
            "system.hmc_dev.mem_ctrls090", 
            "system.hmc_dev.mem_ctrls091", 
            "system.hmc_dev.mem_ctrls092", 
            "system.hmc_dev.mem_ctrls093", 
            "system.hmc_dev.mem_ctrls094", 
            "system.hmc_dev.mem_ctrls095", 
            "system.hmc_dev.mem_ctrls096", 
            "system.hmc_dev.mem_ctrls097", 
            "system.hmc_dev.mem_ctrls098", 
            "system.hmc_dev.mem_ctrls099", 
            "system.hmc_dev.mem_ctrls100", 
            "system.hmc_dev.mem_ctrls101", 
            "system.hmc_dev.mem_ctrls102", 
            "system.hmc_dev.mem_ctrls103", 
            "system.hmc_dev.mem_ctrls104", 
            "system.hmc_dev.mem_ctrls105", 
            "system.hmc_dev.mem_ctrls106", 
            "system.hmc_dev.mem_ctrls107", 
            "system.hmc_dev.mem_ctrls108", 
            "system.hmc_dev.mem_ctrls109", 
            "system.hmc_dev.mem_ctrls110", 
            "system.hmc_dev.mem_ctrls111", 
            "system.hmc_dev.mem_ctrls112", 
            "system.hmc_dev.mem_ctrls113", 
            "system.hmc_dev.mem_ctrls114", 
            "system.hmc_dev.mem_ctrls115", 
            "system.hmc_dev.mem_ctrls116", 
            "system.hmc_dev.mem_ctrls117", 
            "system.hmc_dev.mem_ctrls118", 
            "system.hmc_dev.mem_ctrls119", 
            "system.hmc_dev.mem_ctrls120", 
            "system.hmc_dev.mem_ctrls121", 
            "system.hmc_dev.mem_ctrls122", 
            "system.hmc_dev.mem_ctrls123", 
            "system.hmc_dev.mem_ctrls124", 
            "system.hmc_dev.mem_ctrls125", 
            "system.hmc_dev.mem_ctrls126", 
            "system.hmc_dev.mem_ctrls127", 
            "system.hmc_dev.mem_ctrls128", 
            "system.hmc_dev.mem_ctrls129", 
            "system.hmc_dev.mem_ctrls130", 
            "system.hmc_dev.mem_ctrls131", 
            "system.hmc_dev.mem_ctrls132", 
            "system.hmc_dev.mem_ctrls133", 
            "system.hmc_dev.mem_ctrls134", 
            "system.hmc_dev.mem_ctrls135", 
            "system.hmc_dev.mem_ctrls136", 
            "system.hmc_dev.mem_ctrls137", 
            "system.hmc_dev.mem_ctrls138", 
            "system.hmc_dev.mem_ctrls139", 
            "system.hmc_dev.mem_ctrls140", 
            "system.hmc_dev.mem_ctrls141", 
            "system.hmc_dev.mem_ctrls142", 
            "system.hmc_dev.mem_ctrls143", 
            "system.hmc_dev.mem_ctrls144", 
            "system.hmc_dev.mem_ctrls145", 
            "system.hmc_dev.mem_ctrls146", 
            "system.hmc_dev.mem_ctrls147", 
            "system.hmc_dev.mem_ctrls148", 
            "system.hmc_dev.mem_ctrls149", 
            "system.hmc_dev.mem_ctrls150", 
            "system.hmc_dev.mem_ctrls151", 
            "system.hmc_dev.mem_ctrls152", 
            "system.hmc_dev.mem_ctrls153", 
            "system.hmc_dev.mem_ctrls154", 
            "system.hmc_dev.mem_ctrls155", 
            "system.hmc_dev.mem_ctrls156", 
            "system.hmc_dev.mem_ctrls157", 
            "system.hmc_dev.mem_ctrls158", 
            "system.hmc_dev.mem_ctrls159", 
            "system.hmc_dev.mem_ctrls160", 
            "system.hmc_dev.mem_ctrls161", 
            "system.hmc_dev.mem_ctrls162", 
            "system.hmc_dev.mem_ctrls163", 
            "system.hmc_dev.mem_ctrls164", 
            "system.hmc_dev.mem_ctrls165", 
            "system.hmc_dev.mem_ctrls166", 
            "system.hmc_dev.mem_ctrls167", 
            "system.hmc_dev.mem_ctrls168", 
            "system.hmc_dev.mem_ctrls169", 
            "system.hmc_dev.mem_ctrls170", 
            "system.hmc_dev.mem_ctrls171", 
            "system.hmc_dev.mem_ctrls172", 
            "system.hmc_dev.mem_ctrls173", 
            "system.hmc_dev.mem_ctrls174", 
            "system.hmc_dev.mem_ctrls175", 
            "system.hmc_dev.mem_ctrls176", 
            "system.hmc_dev.mem_ctrls177", 
            "system.hmc_dev.mem_ctrls178", 
            "system.hmc_dev.mem_ctrls179", 
            "system.hmc_dev.mem_ctrls180", 
            "system.hmc_dev.mem_ctrls181", 
            "system.hmc_dev.mem_ctrls182", 
            "system.hmc_dev.mem_ctrls183", 
            "system.hmc_dev.mem_ctrls184", 
            "system.hmc_dev.mem_ctrls185", 
            "system.hmc_dev.mem_ctrls186", 
            "system.hmc_dev.mem_ctrls187", 
            "system.hmc_dev.mem_ctrls188", 
            "system.hmc_dev.mem_ctrls189", 
            "system.hmc_dev.mem_ctrls190", 
            "system.hmc_dev.mem_ctrls191", 
            "system.hmc_dev.mem_ctrls192", 
            "system.hmc_dev.mem_ctrls193", 
            "system.hmc_dev.mem_ctrls194", 
            "system.hmc_dev.mem_ctrls195", 
            "system.hmc_dev.mem_ctrls196", 
            "system.hmc_dev.mem_ctrls197", 
            "system.hmc_dev.mem_ctrls198", 
            "system.hmc_dev.mem_ctrls199", 
            "system.hmc_dev.mem_ctrls200", 
            "system.hmc_dev.mem_ctrls201", 
            "system.hmc_dev.mem_ctrls202", 
            "system.hmc_dev.mem_ctrls203", 
            "system.hmc_dev.mem_ctrls204", 
            "system.hmc_dev.mem_ctrls205", 
            "system.hmc_dev.mem_ctrls206", 
            "system.hmc_dev.mem_ctrls207", 
            "system.hmc_dev.mem_ctrls208", 
            "system.hmc_dev.mem_ctrls209", 
            "system.hmc_dev.mem_ctrls210", 
            "system.hmc_dev.mem_ctrls211", 
            "system.hmc_dev.mem_ctrls212", 
            "system.hmc_dev.mem_ctrls213", 
            "system.hmc_dev.mem_ctrls214", 
            "system.hmc_dev.mem_ctrls215", 
            "system.hmc_dev.mem_ctrls216", 
            "system.hmc_dev.mem_ctrls217", 
            "system.hmc_dev.mem_ctrls218", 
            "system.hmc_dev.mem_ctrls219", 
            "system.hmc_dev.mem_ctrls220", 
            "system.hmc_dev.mem_ctrls221", 
            "system.hmc_dev.mem_ctrls222", 
            "system.hmc_dev.mem_ctrls223", 
            "system.hmc_dev.mem_ctrls224", 
            "system.hmc_dev.mem_ctrls225", 
            "system.hmc_dev.mem_ctrls226", 
            "system.hmc_dev.mem_ctrls227", 
            "system.hmc_dev.mem_ctrls228", 
            "system.hmc_dev.mem_ctrls229", 
            "system.hmc_dev.mem_ctrls230", 
            "system.hmc_dev.mem_ctrls231", 
            "system.hmc_dev.mem_ctrls232", 
            "system.hmc_dev.mem_ctrls233", 
            "system.hmc_dev.mem_ctrls234", 
            "system.hmc_dev.mem_ctrls235", 
            "system.hmc_dev.mem_ctrls236", 
            "system.hmc_dev.mem_ctrls237", 
            "system.hmc_dev.mem_ctrls238", 
            "system.hmc_dev.mem_ctrls239", 
            "system.hmc_dev.mem_ctrls240", 
            "system.hmc_dev.mem_ctrls241", 
            "system.hmc_dev.mem_ctrls242", 
            "system.hmc_dev.mem_ctrls243", 
            "system.hmc_dev.mem_ctrls244", 
            "system.hmc_dev.mem_ctrls245", 
            "system.hmc_dev.mem_ctrls246", 
            "system.hmc_dev.mem_ctrls247", 
            "system.hmc_dev.mem_ctrls248", 
            "system.hmc_dev.mem_ctrls249", 
            "system.hmc_dev.mem_ctrls250", 
            "system.hmc_dev.mem_ctrls251", 
            "system.hmc_dev.mem_ctrls252", 
            "system.hmc_dev.mem_ctrls253", 
            "system.hmc_dev.mem_ctrls254", 
            "system.hmc_dev.mem_ctrls255"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:16777216", 
            "16777216:33554432", 
            "33554432:50331648", 
            "50331648:67108864", 
            "67108864:83886080", 
            "83886080:100663296", 
            "100663296:117440512", 
            "117440512:134217728", 
            "134217728:150994944", 
            "150994944:167772160", 
            "167772160:184549376", 
            "184549376:201326592", 
            "201326592:218103808", 
            "218103808:234881024", 
            "234881024:251658240", 
            "251658240:268435456", 
            "268435456:285212672", 
            "285212672:301989888", 
            "301989888:318767104", 
            "318767104:335544320", 
            "335544320:352321536", 
            "352321536:369098752", 
            "369098752:385875968", 
            "385875968:402653184", 
            "402653184:419430400", 
            "419430400:436207616", 
            "436207616:452984832", 
            "452984832:469762048", 
            "469762048:486539264", 
            "486539264:503316480", 
            "503316480:520093696", 
            "520093696:536870912", 
            "536870912:553648128", 
            "553648128:570425344", 
            "570425344:587202560", 
            "587202560:603979776", 
            "603979776:620756992", 
            "620756992:637534208", 
            "637534208:654311424", 
            "654311424:671088640", 
            "671088640:687865856", 
            "687865856:704643072", 
            "704643072:721420288", 
            "721420288:738197504", 
            "738197504:754974720", 
            "754974720:771751936", 
            "771751936:788529152", 
            "788529152:805306368", 
            "805306368:822083584", 
            "822083584:838860800", 
            "838860800:855638016", 
            "855638016:872415232", 
            "872415232:889192448", 
            "889192448:905969664", 
            "905969664:922746880", 
            "922746880:939524096", 
            "939524096:956301312", 
            "956301312:973078528", 
            "973078528:989855744", 
            "989855744:1006632960", 
            "1006632960:1023410176", 
            "1023410176:1040187392", 
            "1040187392:1056964608", 
            "1056964608:1073741824", 
            "1073741824:1090519040", 
            "1090519040:1107296256", 
            "1107296256:1124073472", 
            "1124073472:1140850688", 
            "1140850688:1157627904", 
            "1157627904:1174405120", 
            "1174405120:1191182336", 
            "1191182336:1207959552", 
            "1207959552:1224736768", 
            "1224736768:1241513984", 
            "1241513984:1258291200", 
            "1258291200:1275068416", 
            "1275068416:1291845632", 
            "1291845632:1308622848", 
            "1308622848:1325400064", 
            "1325400064:1342177280", 
            "1342177280:1358954496", 
            "1358954496:1375731712", 
            "1375731712:1392508928", 
            "1392508928:1409286144", 
            "1409286144:1426063360", 
            "1426063360:1442840576", 
            "1442840576:1459617792", 
            "1459617792:1476395008", 
            "1476395008:1493172224", 
            "1493172224:1509949440", 
            "1509949440:1526726656", 
            "1526726656:1543503872", 
            "1543503872:1560281088", 
            "1560281088:1577058304", 
            "1577058304:1593835520", 
            "1593835520:1610612736", 
            "1610612736:1627389952", 
            "1627389952:1644167168", 
            "1644167168:1660944384", 
            "1660944384:1677721600", 
            "1677721600:1694498816", 
            "1694498816:1711276032", 
            "1711276032:1728053248", 
            "1728053248:1744830464", 
            "1744830464:1761607680", 
            "1761607680:1778384896", 
            "1778384896:1795162112", 
            "1795162112:1811939328", 
            "1811939328:1828716544", 
            "1828716544:1845493760", 
            "1845493760:1862270976", 
            "1862270976:1879048192", 
            "1879048192:1895825408", 
            "1895825408:1912602624", 
            "1912602624:1929379840", 
            "1929379840:1946157056", 
            "1946157056:1962934272", 
            "1962934272:1979711488", 
            "1979711488:1996488704", 
            "1996488704:2013265920", 
            "2013265920:2030043136", 
            "2030043136:2046820352", 
            "2046820352:2063597568", 
            "2063597568:2080374784", 
            "2080374784:2097152000", 
            "2097152000:2113929216", 
            "2113929216:2130706432", 
            "2130706432:2147483648", 
            "2147483648:2164260864", 
            "2164260864:2181038080", 
            "2181038080:2197815296", 
            "2197815296:2214592512", 
            "2214592512:2231369728", 
            "2231369728:2248146944", 
            "2248146944:2264924160", 
            "2264924160:2281701376", 
            "2281701376:2298478592", 
            "2298478592:2315255808", 
            "2315255808:2332033024", 
            "2332033024:2348810240", 
            "2348810240:2365587456", 
            "2365587456:2382364672", 
            "2382364672:2399141888", 
            "2399141888:2415919104", 
            "2415919104:2432696320", 
            "2432696320:2449473536", 
            "2449473536:2466250752", 
            "2466250752:2483027968", 
            "2483027968:2499805184", 
            "2499805184:2516582400", 
            "2516582400:2533359616", 
            "2533359616:2550136832", 
            "2550136832:2566914048", 
            "2566914048:2583691264", 
            "2583691264:2600468480", 
            "2600468480:2617245696", 
            "2617245696:2634022912", 
            "2634022912:2650800128", 
            "2650800128:2667577344", 
            "2667577344:2684354560", 
            "2684354560:2701131776", 
            "2701131776:2717908992", 
            "2717908992:2734686208", 
            "2734686208:2751463424", 
            "2751463424:2768240640", 
            "2768240640:2785017856", 
            "2785017856:2801795072", 
            "2801795072:2818572288", 
            "2818572288:2835349504", 
            "2835349504:2852126720", 
            "2852126720:2868903936", 
            "2868903936:2885681152", 
            "2885681152:2902458368", 
            "2902458368:2919235584", 
            "2919235584:2936012800", 
            "2936012800:2952790016", 
            "2952790016:2969567232", 
            "2969567232:2986344448", 
            "2986344448:3003121664", 
            "3003121664:3019898880", 
            "3019898880:3036676096", 
            "3036676096:3053453312", 
            "3053453312:3070230528", 
            "3070230528:3087007744", 
            "3087007744:3103784960", 
            "3103784960:3120562176", 
            "3120562176:3137339392", 
            "3137339392:3154116608", 
            "3154116608:3170893824", 
            "3170893824:3187671040", 
            "3187671040:3204448256", 
            "3204448256:3221225472", 
            "3221225472:3238002688", 
            "3238002688:3254779904", 
            "3254779904:3271557120", 
            "3271557120:3288334336", 
            "3288334336:3305111552", 
            "3305111552:3321888768", 
            "3321888768:3338665984", 
            "3338665984:3355443200", 
            "3355443200:3372220416", 
            "3372220416:3388997632", 
            "3388997632:3405774848", 
            "3405774848:3422552064", 
            "3422552064:3439329280", 
            "3439329280:3456106496", 
            "3456106496:3472883712", 
            "3472883712:3489660928", 
            "3489660928:3506438144", 
            "3506438144:3523215360", 
            "3523215360:3539992576", 
            "3539992576:3556769792", 
            "3556769792:3573547008", 
            "3573547008:3590324224", 
            "3590324224:3607101440", 
            "3607101440:3623878656", 
            "3623878656:3640655872", 
            "3640655872:3657433088", 
            "3657433088:3674210304", 
            "3674210304:3690987520", 
            "3690987520:3707764736", 
            "3707764736:3724541952", 
            "3724541952:3741319168", 
            "3741319168:3758096384", 
            "3758096384:3774873600", 
            "3774873600:3791650816", 
            "3791650816:3808428032", 
            "3808428032:3825205248", 
            "3825205248:3841982464", 
            "3841982464:3858759680", 
            "3858759680:3875536896", 
            "3875536896:3892314112", 
            "3892314112:3909091328", 
            "3909091328:3925868544", 
            "3925868544:3942645760", 
            "3942645760:3959422976", 
            "3959422976:3976200192", 
            "3976200192:3992977408", 
            "3992977408:4009754624", 
            "4009754624:4026531840", 
            "4026531840:4043309056", 
            "4043309056:4060086272", 
            "4060086272:4076863488", 
            "4076863488:4093640704", 
            "4093640704:4110417920", 
            "4110417920:4127195136", 
            "4127195136:4143972352", 
            "4143972352:4160749568", 
            "4160749568:4177526784", 
            "4177526784:4194304000", 
            "4194304000:4211081216", 
            "4211081216:4227858432", 
            "4227858432:4244635648", 
            "4244635648:4261412864", 
            "4261412864:4278190080", 
            "4278190080:4294967296"
        ], 
        "eventq_index": 0, 
        "work_begin_cpu_id_exit": -1, 
        "m5ops_base": 4294901760, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "kernel_extras_addrs": [], 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "hmc_dev": {
            "name": "hmc_dev", 
            "thermal_domain": null, 
            "xbar": [
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers015.master", 
                            "system.hmc_dev.buffers030.master", 
                            "system.hmc_dev.buffers045.master", 
                            "system.hmc_dev.buffers060.master", 
                            "system.hmc_dev.buffers075.master", 
                            "system.hmc_dev.buffers090.master", 
                            "system.hmc_dev.buffers105.master", 
                            "system.hmc_dev.buffers120.master", 
                            "system.hmc_dev.buffers135.master", 
                            "system.hmc_dev.buffers150.master", 
                            "system.hmc_dev.buffers165.master", 
                            "system.hmc_dev.buffers180.master", 
                            "system.hmc_dev.buffers195.master", 
                            "system.hmc_dev.buffers210.master", 
                            "system.hmc_dev.buffers225.master", 
                            "system.system_port", 
                            "system.cpu00.icache_port", 
                            "system.cpu00.dcache_port", 
                            "system.cpu00.itb.walker.port", 
                            "system.cpu00.dtb.walker.port", 
                            "system.cpu00.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar00", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar00.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar00.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers000.slave", 
                            "system.hmc_dev.buffers001.slave", 
                            "system.hmc_dev.buffers002.slave", 
                            "system.hmc_dev.buffers003.slave", 
                            "system.hmc_dev.buffers004.slave", 
                            "system.hmc_dev.buffers005.slave", 
                            "system.hmc_dev.buffers006.slave", 
                            "system.hmc_dev.buffers007.slave", 
                            "system.hmc_dev.buffers008.slave", 
                            "system.hmc_dev.buffers009.slave", 
                            "system.hmc_dev.buffers010.slave", 
                            "system.hmc_dev.buffers011.slave", 
                            "system.hmc_dev.buffers012.slave", 
                            "system.hmc_dev.buffers013.slave", 
                            "system.hmc_dev.buffers014.slave", 
                            "system.hmc_dev.mem_ctrls000.port", 
                            "system.hmc_dev.mem_ctrls016.port", 
                            "system.hmc_dev.mem_ctrls032.port", 
                            "system.hmc_dev.mem_ctrls048.port", 
                            "system.hmc_dev.mem_ctrls064.port", 
                            "system.hmc_dev.mem_ctrls080.port", 
                            "system.hmc_dev.mem_ctrls096.port", 
                            "system.hmc_dev.mem_ctrls112.port", 
                            "system.hmc_dev.mem_ctrls128.port", 
                            "system.hmc_dev.mem_ctrls144.port", 
                            "system.hmc_dev.mem_ctrls160.port", 
                            "system.hmc_dev.mem_ctrls176.port", 
                            "system.hmc_dev.mem_ctrls192.port", 
                            "system.hmc_dev.mem_ctrls208.port", 
                            "system.hmc_dev.mem_ctrls224.port", 
                            "system.hmc_dev.mem_ctrls240.port", 
                            "system.cpu00.interrupts.pio", 
                            "system.cpu00.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar00", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers000.master", 
                            "system.hmc_dev.buffers031.master", 
                            "system.hmc_dev.buffers046.master", 
                            "system.hmc_dev.buffers061.master", 
                            "system.hmc_dev.buffers076.master", 
                            "system.hmc_dev.buffers091.master", 
                            "system.hmc_dev.buffers106.master", 
                            "system.hmc_dev.buffers121.master", 
                            "system.hmc_dev.buffers136.master", 
                            "system.hmc_dev.buffers151.master", 
                            "system.hmc_dev.buffers166.master", 
                            "system.hmc_dev.buffers181.master", 
                            "system.hmc_dev.buffers196.master", 
                            "system.hmc_dev.buffers211.master", 
                            "system.hmc_dev.buffers226.master", 
                            "system.cpu01.icache_port", 
                            "system.cpu01.dcache_port", 
                            "system.cpu01.itb.walker.port", 
                            "system.cpu01.dtb.walker.port", 
                            "system.cpu01.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar01", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar01.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar01.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers015.slave", 
                            "system.hmc_dev.buffers016.slave", 
                            "system.hmc_dev.buffers017.slave", 
                            "system.hmc_dev.buffers018.slave", 
                            "system.hmc_dev.buffers019.slave", 
                            "system.hmc_dev.buffers020.slave", 
                            "system.hmc_dev.buffers021.slave", 
                            "system.hmc_dev.buffers022.slave", 
                            "system.hmc_dev.buffers023.slave", 
                            "system.hmc_dev.buffers024.slave", 
                            "system.hmc_dev.buffers025.slave", 
                            "system.hmc_dev.buffers026.slave", 
                            "system.hmc_dev.buffers027.slave", 
                            "system.hmc_dev.buffers028.slave", 
                            "system.hmc_dev.buffers029.slave", 
                            "system.hmc_dev.mem_ctrls001.port", 
                            "system.hmc_dev.mem_ctrls017.port", 
                            "system.hmc_dev.mem_ctrls033.port", 
                            "system.hmc_dev.mem_ctrls049.port", 
                            "system.hmc_dev.mem_ctrls065.port", 
                            "system.hmc_dev.mem_ctrls081.port", 
                            "system.hmc_dev.mem_ctrls097.port", 
                            "system.hmc_dev.mem_ctrls113.port", 
                            "system.hmc_dev.mem_ctrls129.port", 
                            "system.hmc_dev.mem_ctrls145.port", 
                            "system.hmc_dev.mem_ctrls161.port", 
                            "system.hmc_dev.mem_ctrls177.port", 
                            "system.hmc_dev.mem_ctrls193.port", 
                            "system.hmc_dev.mem_ctrls209.port", 
                            "system.hmc_dev.mem_ctrls225.port", 
                            "system.hmc_dev.mem_ctrls241.port", 
                            "system.cpu01.interrupts.pio", 
                            "system.cpu01.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar01", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers001.master", 
                            "system.hmc_dev.buffers016.master", 
                            "system.hmc_dev.buffers047.master", 
                            "system.hmc_dev.buffers062.master", 
                            "system.hmc_dev.buffers077.master", 
                            "system.hmc_dev.buffers092.master", 
                            "system.hmc_dev.buffers107.master", 
                            "system.hmc_dev.buffers122.master", 
                            "system.hmc_dev.buffers137.master", 
                            "system.hmc_dev.buffers152.master", 
                            "system.hmc_dev.buffers167.master", 
                            "system.hmc_dev.buffers182.master", 
                            "system.hmc_dev.buffers197.master", 
                            "system.hmc_dev.buffers212.master", 
                            "system.hmc_dev.buffers227.master", 
                            "system.cpu02.icache_port", 
                            "system.cpu02.dcache_port", 
                            "system.cpu02.itb.walker.port", 
                            "system.cpu02.dtb.walker.port", 
                            "system.cpu02.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar02", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar02.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar02.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers030.slave", 
                            "system.hmc_dev.buffers031.slave", 
                            "system.hmc_dev.buffers032.slave", 
                            "system.hmc_dev.buffers033.slave", 
                            "system.hmc_dev.buffers034.slave", 
                            "system.hmc_dev.buffers035.slave", 
                            "system.hmc_dev.buffers036.slave", 
                            "system.hmc_dev.buffers037.slave", 
                            "system.hmc_dev.buffers038.slave", 
                            "system.hmc_dev.buffers039.slave", 
                            "system.hmc_dev.buffers040.slave", 
                            "system.hmc_dev.buffers041.slave", 
                            "system.hmc_dev.buffers042.slave", 
                            "system.hmc_dev.buffers043.slave", 
                            "system.hmc_dev.buffers044.slave", 
                            "system.hmc_dev.mem_ctrls002.port", 
                            "system.hmc_dev.mem_ctrls018.port", 
                            "system.hmc_dev.mem_ctrls034.port", 
                            "system.hmc_dev.mem_ctrls050.port", 
                            "system.hmc_dev.mem_ctrls066.port", 
                            "system.hmc_dev.mem_ctrls082.port", 
                            "system.hmc_dev.mem_ctrls098.port", 
                            "system.hmc_dev.mem_ctrls114.port", 
                            "system.hmc_dev.mem_ctrls130.port", 
                            "system.hmc_dev.mem_ctrls146.port", 
                            "system.hmc_dev.mem_ctrls162.port", 
                            "system.hmc_dev.mem_ctrls178.port", 
                            "system.hmc_dev.mem_ctrls194.port", 
                            "system.hmc_dev.mem_ctrls210.port", 
                            "system.hmc_dev.mem_ctrls226.port", 
                            "system.hmc_dev.mem_ctrls242.port", 
                            "system.cpu02.interrupts.pio", 
                            "system.cpu02.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar02", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers002.master", 
                            "system.hmc_dev.buffers017.master", 
                            "system.hmc_dev.buffers032.master", 
                            "system.hmc_dev.buffers063.master", 
                            "system.hmc_dev.buffers078.master", 
                            "system.hmc_dev.buffers093.master", 
                            "system.hmc_dev.buffers108.master", 
                            "system.hmc_dev.buffers123.master", 
                            "system.hmc_dev.buffers138.master", 
                            "system.hmc_dev.buffers153.master", 
                            "system.hmc_dev.buffers168.master", 
                            "system.hmc_dev.buffers183.master", 
                            "system.hmc_dev.buffers198.master", 
                            "system.hmc_dev.buffers213.master", 
                            "system.hmc_dev.buffers228.master", 
                            "system.cpu03.icache_port", 
                            "system.cpu03.dcache_port", 
                            "system.cpu03.itb.walker.port", 
                            "system.cpu03.dtb.walker.port", 
                            "system.cpu03.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar03", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar03.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar03.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers045.slave", 
                            "system.hmc_dev.buffers046.slave", 
                            "system.hmc_dev.buffers047.slave", 
                            "system.hmc_dev.buffers048.slave", 
                            "system.hmc_dev.buffers049.slave", 
                            "system.hmc_dev.buffers050.slave", 
                            "system.hmc_dev.buffers051.slave", 
                            "system.hmc_dev.buffers052.slave", 
                            "system.hmc_dev.buffers053.slave", 
                            "system.hmc_dev.buffers054.slave", 
                            "system.hmc_dev.buffers055.slave", 
                            "system.hmc_dev.buffers056.slave", 
                            "system.hmc_dev.buffers057.slave", 
                            "system.hmc_dev.buffers058.slave", 
                            "system.hmc_dev.buffers059.slave", 
                            "system.hmc_dev.mem_ctrls003.port", 
                            "system.hmc_dev.mem_ctrls019.port", 
                            "system.hmc_dev.mem_ctrls035.port", 
                            "system.hmc_dev.mem_ctrls051.port", 
                            "system.hmc_dev.mem_ctrls067.port", 
                            "system.hmc_dev.mem_ctrls083.port", 
                            "system.hmc_dev.mem_ctrls099.port", 
                            "system.hmc_dev.mem_ctrls115.port", 
                            "system.hmc_dev.mem_ctrls131.port", 
                            "system.hmc_dev.mem_ctrls147.port", 
                            "system.hmc_dev.mem_ctrls163.port", 
                            "system.hmc_dev.mem_ctrls179.port", 
                            "system.hmc_dev.mem_ctrls195.port", 
                            "system.hmc_dev.mem_ctrls211.port", 
                            "system.hmc_dev.mem_ctrls227.port", 
                            "system.hmc_dev.mem_ctrls243.port", 
                            "system.cpu03.interrupts.pio", 
                            "system.cpu03.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar03", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers003.master", 
                            "system.hmc_dev.buffers018.master", 
                            "system.hmc_dev.buffers033.master", 
                            "system.hmc_dev.buffers048.master", 
                            "system.hmc_dev.buffers079.master", 
                            "system.hmc_dev.buffers094.master", 
                            "system.hmc_dev.buffers109.master", 
                            "system.hmc_dev.buffers124.master", 
                            "system.hmc_dev.buffers139.master", 
                            "system.hmc_dev.buffers154.master", 
                            "system.hmc_dev.buffers169.master", 
                            "system.hmc_dev.buffers184.master", 
                            "system.hmc_dev.buffers199.master", 
                            "system.hmc_dev.buffers214.master", 
                            "system.hmc_dev.buffers229.master", 
                            "system.cpu04.icache_port", 
                            "system.cpu04.dcache_port", 
                            "system.cpu04.itb.walker.port", 
                            "system.cpu04.dtb.walker.port", 
                            "system.cpu04.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar04", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar04.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar04.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers060.slave", 
                            "system.hmc_dev.buffers061.slave", 
                            "system.hmc_dev.buffers062.slave", 
                            "system.hmc_dev.buffers063.slave", 
                            "system.hmc_dev.buffers064.slave", 
                            "system.hmc_dev.buffers065.slave", 
                            "system.hmc_dev.buffers066.slave", 
                            "system.hmc_dev.buffers067.slave", 
                            "system.hmc_dev.buffers068.slave", 
                            "system.hmc_dev.buffers069.slave", 
                            "system.hmc_dev.buffers070.slave", 
                            "system.hmc_dev.buffers071.slave", 
                            "system.hmc_dev.buffers072.slave", 
                            "system.hmc_dev.buffers073.slave", 
                            "system.hmc_dev.buffers074.slave", 
                            "system.hmc_dev.mem_ctrls004.port", 
                            "system.hmc_dev.mem_ctrls020.port", 
                            "system.hmc_dev.mem_ctrls036.port", 
                            "system.hmc_dev.mem_ctrls052.port", 
                            "system.hmc_dev.mem_ctrls068.port", 
                            "system.hmc_dev.mem_ctrls084.port", 
                            "system.hmc_dev.mem_ctrls100.port", 
                            "system.hmc_dev.mem_ctrls116.port", 
                            "system.hmc_dev.mem_ctrls132.port", 
                            "system.hmc_dev.mem_ctrls148.port", 
                            "system.hmc_dev.mem_ctrls164.port", 
                            "system.hmc_dev.mem_ctrls180.port", 
                            "system.hmc_dev.mem_ctrls196.port", 
                            "system.hmc_dev.mem_ctrls212.port", 
                            "system.hmc_dev.mem_ctrls228.port", 
                            "system.hmc_dev.mem_ctrls244.port", 
                            "system.cpu04.interrupts.pio", 
                            "system.cpu04.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar04", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers004.master", 
                            "system.hmc_dev.buffers019.master", 
                            "system.hmc_dev.buffers034.master", 
                            "system.hmc_dev.buffers049.master", 
                            "system.hmc_dev.buffers064.master", 
                            "system.hmc_dev.buffers095.master", 
                            "system.hmc_dev.buffers110.master", 
                            "system.hmc_dev.buffers125.master", 
                            "system.hmc_dev.buffers140.master", 
                            "system.hmc_dev.buffers155.master", 
                            "system.hmc_dev.buffers170.master", 
                            "system.hmc_dev.buffers185.master", 
                            "system.hmc_dev.buffers200.master", 
                            "system.hmc_dev.buffers215.master", 
                            "system.hmc_dev.buffers230.master", 
                            "system.cpu05.icache_port", 
                            "system.cpu05.dcache_port", 
                            "system.cpu05.itb.walker.port", 
                            "system.cpu05.dtb.walker.port", 
                            "system.cpu05.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar05", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar05.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar05.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers075.slave", 
                            "system.hmc_dev.buffers076.slave", 
                            "system.hmc_dev.buffers077.slave", 
                            "system.hmc_dev.buffers078.slave", 
                            "system.hmc_dev.buffers079.slave", 
                            "system.hmc_dev.buffers080.slave", 
                            "system.hmc_dev.buffers081.slave", 
                            "system.hmc_dev.buffers082.slave", 
                            "system.hmc_dev.buffers083.slave", 
                            "system.hmc_dev.buffers084.slave", 
                            "system.hmc_dev.buffers085.slave", 
                            "system.hmc_dev.buffers086.slave", 
                            "system.hmc_dev.buffers087.slave", 
                            "system.hmc_dev.buffers088.slave", 
                            "system.hmc_dev.buffers089.slave", 
                            "system.hmc_dev.mem_ctrls005.port", 
                            "system.hmc_dev.mem_ctrls021.port", 
                            "system.hmc_dev.mem_ctrls037.port", 
                            "system.hmc_dev.mem_ctrls053.port", 
                            "system.hmc_dev.mem_ctrls069.port", 
                            "system.hmc_dev.mem_ctrls085.port", 
                            "system.hmc_dev.mem_ctrls101.port", 
                            "system.hmc_dev.mem_ctrls117.port", 
                            "system.hmc_dev.mem_ctrls133.port", 
                            "system.hmc_dev.mem_ctrls149.port", 
                            "system.hmc_dev.mem_ctrls165.port", 
                            "system.hmc_dev.mem_ctrls181.port", 
                            "system.hmc_dev.mem_ctrls197.port", 
                            "system.hmc_dev.mem_ctrls213.port", 
                            "system.hmc_dev.mem_ctrls229.port", 
                            "system.hmc_dev.mem_ctrls245.port", 
                            "system.cpu05.interrupts.pio", 
                            "system.cpu05.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar05", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers005.master", 
                            "system.hmc_dev.buffers020.master", 
                            "system.hmc_dev.buffers035.master", 
                            "system.hmc_dev.buffers050.master", 
                            "system.hmc_dev.buffers065.master", 
                            "system.hmc_dev.buffers080.master", 
                            "system.hmc_dev.buffers111.master", 
                            "system.hmc_dev.buffers126.master", 
                            "system.hmc_dev.buffers141.master", 
                            "system.hmc_dev.buffers156.master", 
                            "system.hmc_dev.buffers171.master", 
                            "system.hmc_dev.buffers186.master", 
                            "system.hmc_dev.buffers201.master", 
                            "system.hmc_dev.buffers216.master", 
                            "system.hmc_dev.buffers231.master", 
                            "system.cpu06.icache_port", 
                            "system.cpu06.dcache_port", 
                            "system.cpu06.itb.walker.port", 
                            "system.cpu06.dtb.walker.port", 
                            "system.cpu06.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar06", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar06.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar06.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers090.slave", 
                            "system.hmc_dev.buffers091.slave", 
                            "system.hmc_dev.buffers092.slave", 
                            "system.hmc_dev.buffers093.slave", 
                            "system.hmc_dev.buffers094.slave", 
                            "system.hmc_dev.buffers095.slave", 
                            "system.hmc_dev.buffers096.slave", 
                            "system.hmc_dev.buffers097.slave", 
                            "system.hmc_dev.buffers098.slave", 
                            "system.hmc_dev.buffers099.slave", 
                            "system.hmc_dev.buffers100.slave", 
                            "system.hmc_dev.buffers101.slave", 
                            "system.hmc_dev.buffers102.slave", 
                            "system.hmc_dev.buffers103.slave", 
                            "system.hmc_dev.buffers104.slave", 
                            "system.hmc_dev.mem_ctrls006.port", 
                            "system.hmc_dev.mem_ctrls022.port", 
                            "system.hmc_dev.mem_ctrls038.port", 
                            "system.hmc_dev.mem_ctrls054.port", 
                            "system.hmc_dev.mem_ctrls070.port", 
                            "system.hmc_dev.mem_ctrls086.port", 
                            "system.hmc_dev.mem_ctrls102.port", 
                            "system.hmc_dev.mem_ctrls118.port", 
                            "system.hmc_dev.mem_ctrls134.port", 
                            "system.hmc_dev.mem_ctrls150.port", 
                            "system.hmc_dev.mem_ctrls166.port", 
                            "system.hmc_dev.mem_ctrls182.port", 
                            "system.hmc_dev.mem_ctrls198.port", 
                            "system.hmc_dev.mem_ctrls214.port", 
                            "system.hmc_dev.mem_ctrls230.port", 
                            "system.hmc_dev.mem_ctrls246.port", 
                            "system.cpu06.interrupts.pio", 
                            "system.cpu06.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar06", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers006.master", 
                            "system.hmc_dev.buffers021.master", 
                            "system.hmc_dev.buffers036.master", 
                            "system.hmc_dev.buffers051.master", 
                            "system.hmc_dev.buffers066.master", 
                            "system.hmc_dev.buffers081.master", 
                            "system.hmc_dev.buffers096.master", 
                            "system.hmc_dev.buffers127.master", 
                            "system.hmc_dev.buffers142.master", 
                            "system.hmc_dev.buffers157.master", 
                            "system.hmc_dev.buffers172.master", 
                            "system.hmc_dev.buffers187.master", 
                            "system.hmc_dev.buffers202.master", 
                            "system.hmc_dev.buffers217.master", 
                            "system.hmc_dev.buffers232.master", 
                            "system.cpu07.icache_port", 
                            "system.cpu07.dcache_port", 
                            "system.cpu07.itb.walker.port", 
                            "system.cpu07.dtb.walker.port", 
                            "system.cpu07.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar07", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar07.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar07.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers105.slave", 
                            "system.hmc_dev.buffers106.slave", 
                            "system.hmc_dev.buffers107.slave", 
                            "system.hmc_dev.buffers108.slave", 
                            "system.hmc_dev.buffers109.slave", 
                            "system.hmc_dev.buffers110.slave", 
                            "system.hmc_dev.buffers111.slave", 
                            "system.hmc_dev.buffers112.slave", 
                            "system.hmc_dev.buffers113.slave", 
                            "system.hmc_dev.buffers114.slave", 
                            "system.hmc_dev.buffers115.slave", 
                            "system.hmc_dev.buffers116.slave", 
                            "system.hmc_dev.buffers117.slave", 
                            "system.hmc_dev.buffers118.slave", 
                            "system.hmc_dev.buffers119.slave", 
                            "system.hmc_dev.mem_ctrls007.port", 
                            "system.hmc_dev.mem_ctrls023.port", 
                            "system.hmc_dev.mem_ctrls039.port", 
                            "system.hmc_dev.mem_ctrls055.port", 
                            "system.hmc_dev.mem_ctrls071.port", 
                            "system.hmc_dev.mem_ctrls087.port", 
                            "system.hmc_dev.mem_ctrls103.port", 
                            "system.hmc_dev.mem_ctrls119.port", 
                            "system.hmc_dev.mem_ctrls135.port", 
                            "system.hmc_dev.mem_ctrls151.port", 
                            "system.hmc_dev.mem_ctrls167.port", 
                            "system.hmc_dev.mem_ctrls183.port", 
                            "system.hmc_dev.mem_ctrls199.port", 
                            "system.hmc_dev.mem_ctrls215.port", 
                            "system.hmc_dev.mem_ctrls231.port", 
                            "system.hmc_dev.mem_ctrls247.port", 
                            "system.cpu07.interrupts.pio", 
                            "system.cpu07.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar07", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers007.master", 
                            "system.hmc_dev.buffers022.master", 
                            "system.hmc_dev.buffers037.master", 
                            "system.hmc_dev.buffers052.master", 
                            "system.hmc_dev.buffers067.master", 
                            "system.hmc_dev.buffers082.master", 
                            "system.hmc_dev.buffers097.master", 
                            "system.hmc_dev.buffers112.master", 
                            "system.hmc_dev.buffers143.master", 
                            "system.hmc_dev.buffers158.master", 
                            "system.hmc_dev.buffers173.master", 
                            "system.hmc_dev.buffers188.master", 
                            "system.hmc_dev.buffers203.master", 
                            "system.hmc_dev.buffers218.master", 
                            "system.hmc_dev.buffers233.master", 
                            "system.cpu08.icache_port", 
                            "system.cpu08.dcache_port", 
                            "system.cpu08.itb.walker.port", 
                            "system.cpu08.dtb.walker.port", 
                            "system.cpu08.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar08", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar08.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar08.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers120.slave", 
                            "system.hmc_dev.buffers121.slave", 
                            "system.hmc_dev.buffers122.slave", 
                            "system.hmc_dev.buffers123.slave", 
                            "system.hmc_dev.buffers124.slave", 
                            "system.hmc_dev.buffers125.slave", 
                            "system.hmc_dev.buffers126.slave", 
                            "system.hmc_dev.buffers127.slave", 
                            "system.hmc_dev.buffers128.slave", 
                            "system.hmc_dev.buffers129.slave", 
                            "system.hmc_dev.buffers130.slave", 
                            "system.hmc_dev.buffers131.slave", 
                            "system.hmc_dev.buffers132.slave", 
                            "system.hmc_dev.buffers133.slave", 
                            "system.hmc_dev.buffers134.slave", 
                            "system.hmc_dev.mem_ctrls008.port", 
                            "system.hmc_dev.mem_ctrls024.port", 
                            "system.hmc_dev.mem_ctrls040.port", 
                            "system.hmc_dev.mem_ctrls056.port", 
                            "system.hmc_dev.mem_ctrls072.port", 
                            "system.hmc_dev.mem_ctrls088.port", 
                            "system.hmc_dev.mem_ctrls104.port", 
                            "system.hmc_dev.mem_ctrls120.port", 
                            "system.hmc_dev.mem_ctrls136.port", 
                            "system.hmc_dev.mem_ctrls152.port", 
                            "system.hmc_dev.mem_ctrls168.port", 
                            "system.hmc_dev.mem_ctrls184.port", 
                            "system.hmc_dev.mem_ctrls200.port", 
                            "system.hmc_dev.mem_ctrls216.port", 
                            "system.hmc_dev.mem_ctrls232.port", 
                            "system.hmc_dev.mem_ctrls248.port", 
                            "system.cpu08.interrupts.pio", 
                            "system.cpu08.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar08", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers008.master", 
                            "system.hmc_dev.buffers023.master", 
                            "system.hmc_dev.buffers038.master", 
                            "system.hmc_dev.buffers053.master", 
                            "system.hmc_dev.buffers068.master", 
                            "system.hmc_dev.buffers083.master", 
                            "system.hmc_dev.buffers098.master", 
                            "system.hmc_dev.buffers113.master", 
                            "system.hmc_dev.buffers128.master", 
                            "system.hmc_dev.buffers159.master", 
                            "system.hmc_dev.buffers174.master", 
                            "system.hmc_dev.buffers189.master", 
                            "system.hmc_dev.buffers204.master", 
                            "system.hmc_dev.buffers219.master", 
                            "system.hmc_dev.buffers234.master", 
                            "system.cpu09.icache_port", 
                            "system.cpu09.dcache_port", 
                            "system.cpu09.itb.walker.port", 
                            "system.cpu09.dtb.walker.port", 
                            "system.cpu09.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar09", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar09.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar09.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers135.slave", 
                            "system.hmc_dev.buffers136.slave", 
                            "system.hmc_dev.buffers137.slave", 
                            "system.hmc_dev.buffers138.slave", 
                            "system.hmc_dev.buffers139.slave", 
                            "system.hmc_dev.buffers140.slave", 
                            "system.hmc_dev.buffers141.slave", 
                            "system.hmc_dev.buffers142.slave", 
                            "system.hmc_dev.buffers143.slave", 
                            "system.hmc_dev.buffers144.slave", 
                            "system.hmc_dev.buffers145.slave", 
                            "system.hmc_dev.buffers146.slave", 
                            "system.hmc_dev.buffers147.slave", 
                            "system.hmc_dev.buffers148.slave", 
                            "system.hmc_dev.buffers149.slave", 
                            "system.hmc_dev.mem_ctrls009.port", 
                            "system.hmc_dev.mem_ctrls025.port", 
                            "system.hmc_dev.mem_ctrls041.port", 
                            "system.hmc_dev.mem_ctrls057.port", 
                            "system.hmc_dev.mem_ctrls073.port", 
                            "system.hmc_dev.mem_ctrls089.port", 
                            "system.hmc_dev.mem_ctrls105.port", 
                            "system.hmc_dev.mem_ctrls121.port", 
                            "system.hmc_dev.mem_ctrls137.port", 
                            "system.hmc_dev.mem_ctrls153.port", 
                            "system.hmc_dev.mem_ctrls169.port", 
                            "system.hmc_dev.mem_ctrls185.port", 
                            "system.hmc_dev.mem_ctrls201.port", 
                            "system.hmc_dev.mem_ctrls217.port", 
                            "system.hmc_dev.mem_ctrls233.port", 
                            "system.hmc_dev.mem_ctrls249.port", 
                            "system.cpu09.interrupts.pio", 
                            "system.cpu09.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar09", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers009.master", 
                            "system.hmc_dev.buffers024.master", 
                            "system.hmc_dev.buffers039.master", 
                            "system.hmc_dev.buffers054.master", 
                            "system.hmc_dev.buffers069.master", 
                            "system.hmc_dev.buffers084.master", 
                            "system.hmc_dev.buffers099.master", 
                            "system.hmc_dev.buffers114.master", 
                            "system.hmc_dev.buffers129.master", 
                            "system.hmc_dev.buffers144.master", 
                            "system.hmc_dev.buffers175.master", 
                            "system.hmc_dev.buffers190.master", 
                            "system.hmc_dev.buffers205.master", 
                            "system.hmc_dev.buffers220.master", 
                            "system.hmc_dev.buffers235.master", 
                            "system.cpu10.icache_port", 
                            "system.cpu10.dcache_port", 
                            "system.cpu10.itb.walker.port", 
                            "system.cpu10.dtb.walker.port", 
                            "system.cpu10.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar10", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar10.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar10.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers150.slave", 
                            "system.hmc_dev.buffers151.slave", 
                            "system.hmc_dev.buffers152.slave", 
                            "system.hmc_dev.buffers153.slave", 
                            "system.hmc_dev.buffers154.slave", 
                            "system.hmc_dev.buffers155.slave", 
                            "system.hmc_dev.buffers156.slave", 
                            "system.hmc_dev.buffers157.slave", 
                            "system.hmc_dev.buffers158.slave", 
                            "system.hmc_dev.buffers159.slave", 
                            "system.hmc_dev.buffers160.slave", 
                            "system.hmc_dev.buffers161.slave", 
                            "system.hmc_dev.buffers162.slave", 
                            "system.hmc_dev.buffers163.slave", 
                            "system.hmc_dev.buffers164.slave", 
                            "system.hmc_dev.mem_ctrls010.port", 
                            "system.hmc_dev.mem_ctrls026.port", 
                            "system.hmc_dev.mem_ctrls042.port", 
                            "system.hmc_dev.mem_ctrls058.port", 
                            "system.hmc_dev.mem_ctrls074.port", 
                            "system.hmc_dev.mem_ctrls090.port", 
                            "system.hmc_dev.mem_ctrls106.port", 
                            "system.hmc_dev.mem_ctrls122.port", 
                            "system.hmc_dev.mem_ctrls138.port", 
                            "system.hmc_dev.mem_ctrls154.port", 
                            "system.hmc_dev.mem_ctrls170.port", 
                            "system.hmc_dev.mem_ctrls186.port", 
                            "system.hmc_dev.mem_ctrls202.port", 
                            "system.hmc_dev.mem_ctrls218.port", 
                            "system.hmc_dev.mem_ctrls234.port", 
                            "system.hmc_dev.mem_ctrls250.port", 
                            "system.cpu10.interrupts.pio", 
                            "system.cpu10.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar10", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers010.master", 
                            "system.hmc_dev.buffers025.master", 
                            "system.hmc_dev.buffers040.master", 
                            "system.hmc_dev.buffers055.master", 
                            "system.hmc_dev.buffers070.master", 
                            "system.hmc_dev.buffers085.master", 
                            "system.hmc_dev.buffers100.master", 
                            "system.hmc_dev.buffers115.master", 
                            "system.hmc_dev.buffers130.master", 
                            "system.hmc_dev.buffers145.master", 
                            "system.hmc_dev.buffers160.master", 
                            "system.hmc_dev.buffers191.master", 
                            "system.hmc_dev.buffers206.master", 
                            "system.hmc_dev.buffers221.master", 
                            "system.hmc_dev.buffers236.master", 
                            "system.cpu11.icache_port", 
                            "system.cpu11.dcache_port", 
                            "system.cpu11.itb.walker.port", 
                            "system.cpu11.dtb.walker.port", 
                            "system.cpu11.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar11", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar11.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar11.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers165.slave", 
                            "system.hmc_dev.buffers166.slave", 
                            "system.hmc_dev.buffers167.slave", 
                            "system.hmc_dev.buffers168.slave", 
                            "system.hmc_dev.buffers169.slave", 
                            "system.hmc_dev.buffers170.slave", 
                            "system.hmc_dev.buffers171.slave", 
                            "system.hmc_dev.buffers172.slave", 
                            "system.hmc_dev.buffers173.slave", 
                            "system.hmc_dev.buffers174.slave", 
                            "system.hmc_dev.buffers175.slave", 
                            "system.hmc_dev.buffers176.slave", 
                            "system.hmc_dev.buffers177.slave", 
                            "system.hmc_dev.buffers178.slave", 
                            "system.hmc_dev.buffers179.slave", 
                            "system.hmc_dev.mem_ctrls011.port", 
                            "system.hmc_dev.mem_ctrls027.port", 
                            "system.hmc_dev.mem_ctrls043.port", 
                            "system.hmc_dev.mem_ctrls059.port", 
                            "system.hmc_dev.mem_ctrls075.port", 
                            "system.hmc_dev.mem_ctrls091.port", 
                            "system.hmc_dev.mem_ctrls107.port", 
                            "system.hmc_dev.mem_ctrls123.port", 
                            "system.hmc_dev.mem_ctrls139.port", 
                            "system.hmc_dev.mem_ctrls155.port", 
                            "system.hmc_dev.mem_ctrls171.port", 
                            "system.hmc_dev.mem_ctrls187.port", 
                            "system.hmc_dev.mem_ctrls203.port", 
                            "system.hmc_dev.mem_ctrls219.port", 
                            "system.hmc_dev.mem_ctrls235.port", 
                            "system.hmc_dev.mem_ctrls251.port", 
                            "system.cpu11.interrupts.pio", 
                            "system.cpu11.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar11", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers011.master", 
                            "system.hmc_dev.buffers026.master", 
                            "system.hmc_dev.buffers041.master", 
                            "system.hmc_dev.buffers056.master", 
                            "system.hmc_dev.buffers071.master", 
                            "system.hmc_dev.buffers086.master", 
                            "system.hmc_dev.buffers101.master", 
                            "system.hmc_dev.buffers116.master", 
                            "system.hmc_dev.buffers131.master", 
                            "system.hmc_dev.buffers146.master", 
                            "system.hmc_dev.buffers161.master", 
                            "system.hmc_dev.buffers176.master", 
                            "system.hmc_dev.buffers207.master", 
                            "system.hmc_dev.buffers222.master", 
                            "system.hmc_dev.buffers237.master", 
                            "system.cpu12.icache_port", 
                            "system.cpu12.dcache_port", 
                            "system.cpu12.itb.walker.port", 
                            "system.cpu12.dtb.walker.port", 
                            "system.cpu12.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar12", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar12.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar12.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers180.slave", 
                            "system.hmc_dev.buffers181.slave", 
                            "system.hmc_dev.buffers182.slave", 
                            "system.hmc_dev.buffers183.slave", 
                            "system.hmc_dev.buffers184.slave", 
                            "system.hmc_dev.buffers185.slave", 
                            "system.hmc_dev.buffers186.slave", 
                            "system.hmc_dev.buffers187.slave", 
                            "system.hmc_dev.buffers188.slave", 
                            "system.hmc_dev.buffers189.slave", 
                            "system.hmc_dev.buffers190.slave", 
                            "system.hmc_dev.buffers191.slave", 
                            "system.hmc_dev.buffers192.slave", 
                            "system.hmc_dev.buffers193.slave", 
                            "system.hmc_dev.buffers194.slave", 
                            "system.hmc_dev.mem_ctrls012.port", 
                            "system.hmc_dev.mem_ctrls028.port", 
                            "system.hmc_dev.mem_ctrls044.port", 
                            "system.hmc_dev.mem_ctrls060.port", 
                            "system.hmc_dev.mem_ctrls076.port", 
                            "system.hmc_dev.mem_ctrls092.port", 
                            "system.hmc_dev.mem_ctrls108.port", 
                            "system.hmc_dev.mem_ctrls124.port", 
                            "system.hmc_dev.mem_ctrls140.port", 
                            "system.hmc_dev.mem_ctrls156.port", 
                            "system.hmc_dev.mem_ctrls172.port", 
                            "system.hmc_dev.mem_ctrls188.port", 
                            "system.hmc_dev.mem_ctrls204.port", 
                            "system.hmc_dev.mem_ctrls220.port", 
                            "system.hmc_dev.mem_ctrls236.port", 
                            "system.hmc_dev.mem_ctrls252.port", 
                            "system.cpu12.interrupts.pio", 
                            "system.cpu12.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar12", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers012.master", 
                            "system.hmc_dev.buffers027.master", 
                            "system.hmc_dev.buffers042.master", 
                            "system.hmc_dev.buffers057.master", 
                            "system.hmc_dev.buffers072.master", 
                            "system.hmc_dev.buffers087.master", 
                            "system.hmc_dev.buffers102.master", 
                            "system.hmc_dev.buffers117.master", 
                            "system.hmc_dev.buffers132.master", 
                            "system.hmc_dev.buffers147.master", 
                            "system.hmc_dev.buffers162.master", 
                            "system.hmc_dev.buffers177.master", 
                            "system.hmc_dev.buffers192.master", 
                            "system.hmc_dev.buffers223.master", 
                            "system.hmc_dev.buffers238.master", 
                            "system.cpu13.icache_port", 
                            "system.cpu13.dcache_port", 
                            "system.cpu13.itb.walker.port", 
                            "system.cpu13.dtb.walker.port", 
                            "system.cpu13.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar13", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar13.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar13.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers195.slave", 
                            "system.hmc_dev.buffers196.slave", 
                            "system.hmc_dev.buffers197.slave", 
                            "system.hmc_dev.buffers198.slave", 
                            "system.hmc_dev.buffers199.slave", 
                            "system.hmc_dev.buffers200.slave", 
                            "system.hmc_dev.buffers201.slave", 
                            "system.hmc_dev.buffers202.slave", 
                            "system.hmc_dev.buffers203.slave", 
                            "system.hmc_dev.buffers204.slave", 
                            "system.hmc_dev.buffers205.slave", 
                            "system.hmc_dev.buffers206.slave", 
                            "system.hmc_dev.buffers207.slave", 
                            "system.hmc_dev.buffers208.slave", 
                            "system.hmc_dev.buffers209.slave", 
                            "system.hmc_dev.mem_ctrls013.port", 
                            "system.hmc_dev.mem_ctrls029.port", 
                            "system.hmc_dev.mem_ctrls045.port", 
                            "system.hmc_dev.mem_ctrls061.port", 
                            "system.hmc_dev.mem_ctrls077.port", 
                            "system.hmc_dev.mem_ctrls093.port", 
                            "system.hmc_dev.mem_ctrls109.port", 
                            "system.hmc_dev.mem_ctrls125.port", 
                            "system.hmc_dev.mem_ctrls141.port", 
                            "system.hmc_dev.mem_ctrls157.port", 
                            "system.hmc_dev.mem_ctrls173.port", 
                            "system.hmc_dev.mem_ctrls189.port", 
                            "system.hmc_dev.mem_ctrls205.port", 
                            "system.hmc_dev.mem_ctrls221.port", 
                            "system.hmc_dev.mem_ctrls237.port", 
                            "system.hmc_dev.mem_ctrls253.port", 
                            "system.cpu13.interrupts.pio", 
                            "system.cpu13.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar13", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers013.master", 
                            "system.hmc_dev.buffers028.master", 
                            "system.hmc_dev.buffers043.master", 
                            "system.hmc_dev.buffers058.master", 
                            "system.hmc_dev.buffers073.master", 
                            "system.hmc_dev.buffers088.master", 
                            "system.hmc_dev.buffers103.master", 
                            "system.hmc_dev.buffers118.master", 
                            "system.hmc_dev.buffers133.master", 
                            "system.hmc_dev.buffers148.master", 
                            "system.hmc_dev.buffers163.master", 
                            "system.hmc_dev.buffers178.master", 
                            "system.hmc_dev.buffers193.master", 
                            "system.hmc_dev.buffers208.master", 
                            "system.hmc_dev.buffers239.master", 
                            "system.cpu14.icache_port", 
                            "system.cpu14.dcache_port", 
                            "system.cpu14.itb.walker.port", 
                            "system.cpu14.dtb.walker.port", 
                            "system.cpu14.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar14", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar14.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar14.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers210.slave", 
                            "system.hmc_dev.buffers211.slave", 
                            "system.hmc_dev.buffers212.slave", 
                            "system.hmc_dev.buffers213.slave", 
                            "system.hmc_dev.buffers214.slave", 
                            "system.hmc_dev.buffers215.slave", 
                            "system.hmc_dev.buffers216.slave", 
                            "system.hmc_dev.buffers217.slave", 
                            "system.hmc_dev.buffers218.slave", 
                            "system.hmc_dev.buffers219.slave", 
                            "system.hmc_dev.buffers220.slave", 
                            "system.hmc_dev.buffers221.slave", 
                            "system.hmc_dev.buffers222.slave", 
                            "system.hmc_dev.buffers223.slave", 
                            "system.hmc_dev.buffers224.slave", 
                            "system.hmc_dev.mem_ctrls014.port", 
                            "system.hmc_dev.mem_ctrls030.port", 
                            "system.hmc_dev.mem_ctrls046.port", 
                            "system.hmc_dev.mem_ctrls062.port", 
                            "system.hmc_dev.mem_ctrls078.port", 
                            "system.hmc_dev.mem_ctrls094.port", 
                            "system.hmc_dev.mem_ctrls110.port", 
                            "system.hmc_dev.mem_ctrls126.port", 
                            "system.hmc_dev.mem_ctrls142.port", 
                            "system.hmc_dev.mem_ctrls158.port", 
                            "system.hmc_dev.mem_ctrls174.port", 
                            "system.hmc_dev.mem_ctrls190.port", 
                            "system.hmc_dev.mem_ctrls206.port", 
                            "system.hmc_dev.mem_ctrls222.port", 
                            "system.hmc_dev.mem_ctrls238.port", 
                            "system.hmc_dev.mem_ctrls254.port", 
                            "system.cpu14.interrupts.pio", 
                            "system.cpu14.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar14", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }, 
                {
                    "forward_latency": 2, 
                    "slave": {
                        "peer": [
                            "system.hmc_dev.buffers014.master", 
                            "system.hmc_dev.buffers029.master", 
                            "system.hmc_dev.buffers044.master", 
                            "system.hmc_dev.buffers059.master", 
                            "system.hmc_dev.buffers074.master", 
                            "system.hmc_dev.buffers089.master", 
                            "system.hmc_dev.buffers104.master", 
                            "system.hmc_dev.buffers119.master", 
                            "system.hmc_dev.buffers134.master", 
                            "system.hmc_dev.buffers149.master", 
                            "system.hmc_dev.buffers164.master", 
                            "system.hmc_dev.buffers179.master", 
                            "system.hmc_dev.buffers194.master", 
                            "system.hmc_dev.buffers209.master", 
                            "system.hmc_dev.buffers224.master", 
                            "system.cpu15.icache_port", 
                            "system.cpu15.dcache_port", 
                            "system.cpu15.itb.walker.port", 
                            "system.cpu15.dtb.walker.port", 
                            "system.cpu15.interrupts.int_master"
                        ], 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "xbar15", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "NoncoherentXBar", 
                    "clk_domain": {
                        "name": "clk_domain", 
                        "clock": [
                            1000
                        ], 
                        "init_perf_level": 0, 
                        "voltage_domain": {
                            "name": "voltage_domain", 
                            "eventq_index": 0, 
                            "voltage": [
                                1.0
                            ], 
                            "cxx_class": "VoltageDomain", 
                            "path": "system.hmc_dev.xbar15.clk_domain.voltage_domain", 
                            "type": "VoltageDomain"
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "SrcClockDomain", 
                        "path": "system.hmc_dev.xbar15.clk_domain", 
                        "type": "SrcClockDomain", 
                        "domain_id": -1
                    }, 
                    "power_model": [], 
                    "width": 32, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.hmc_dev.buffers225.slave", 
                            "system.hmc_dev.buffers226.slave", 
                            "system.hmc_dev.buffers227.slave", 
                            "system.hmc_dev.buffers228.slave", 
                            "system.hmc_dev.buffers229.slave", 
                            "system.hmc_dev.buffers230.slave", 
                            "system.hmc_dev.buffers231.slave", 
                            "system.hmc_dev.buffers232.slave", 
                            "system.hmc_dev.buffers233.slave", 
                            "system.hmc_dev.buffers234.slave", 
                            "system.hmc_dev.buffers235.slave", 
                            "system.hmc_dev.buffers236.slave", 
                            "system.hmc_dev.buffers237.slave", 
                            "system.hmc_dev.buffers238.slave", 
                            "system.hmc_dev.buffers239.slave", 
                            "system.hmc_dev.mem_ctrls015.port", 
                            "system.hmc_dev.mem_ctrls031.port", 
                            "system.hmc_dev.mem_ctrls047.port", 
                            "system.hmc_dev.mem_ctrls063.port", 
                            "system.hmc_dev.mem_ctrls079.port", 
                            "system.hmc_dev.mem_ctrls095.port", 
                            "system.hmc_dev.mem_ctrls111.port", 
                            "system.hmc_dev.mem_ctrls127.port", 
                            "system.hmc_dev.mem_ctrls143.port", 
                            "system.hmc_dev.mem_ctrls159.port", 
                            "system.hmc_dev.mem_ctrls175.port", 
                            "system.hmc_dev.mem_ctrls191.port", 
                            "system.hmc_dev.mem_ctrls207.port", 
                            "system.hmc_dev.mem_ctrls223.port", 
                            "system.hmc_dev.mem_ctrls239.port", 
                            "system.hmc_dev.mem_ctrls255.port", 
                            "system.cpu15.interrupts.pio", 
                            "system.cpu15.interrupts.int_slave"
                        ], 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "response_latency": 2, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.xbar15", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": false, 
                    "frontend_latency": 1
                }
            ], 
            "eventq_index": 0, 
            "cxx_class": "SubSystem", 
            "path": "system.hmc_dev", 
            "mem_ctrls": [
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls000", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "0:16777216", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls000", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls001", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "16777216:33554432", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls001", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls002", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "33554432:50331648", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls002", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls003", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "50331648:67108864", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls003", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls004", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "67108864:83886080", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls004", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls005", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "83886080:100663296", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls005", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls006", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "100663296:117440512", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls006", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls007", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "117440512:134217728", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls007", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls008", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "134217728:150994944", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls008", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls009", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "150994944:167772160", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls009", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls010", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "167772160:184549376", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls010", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls011", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "184549376:201326592", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls011", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls012", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "201326592:218103808", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls012", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls013", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "218103808:234881024", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls013", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls014", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "234881024:251658240", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls014", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls015", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[15]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "251658240:268435456", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls015", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls016", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "268435456:285212672", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls016", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls017", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "285212672:301989888", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls017", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls018", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "301989888:318767104", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls018", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls019", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "318767104:335544320", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls019", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls020", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "335544320:352321536", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls020", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls021", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "352321536:369098752", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls021", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls022", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "369098752:385875968", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls022", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls023", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "385875968:402653184", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls023", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls024", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "402653184:419430400", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls024", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls025", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "419430400:436207616", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls025", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls026", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "436207616:452984832", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls026", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls027", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "452984832:469762048", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls027", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls028", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "469762048:486539264", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls028", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls029", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "486539264:503316480", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls029", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls030", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "503316480:520093696", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls030", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls031", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[16]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "520093696:536870912", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls031", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls032", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "536870912:553648128", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls032", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls033", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "553648128:570425344", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls033", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls034", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "570425344:587202560", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls034", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls035", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "587202560:603979776", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls035", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls036", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "603979776:620756992", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls036", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls037", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "620756992:637534208", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls037", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls038", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "637534208:654311424", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls038", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls039", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "654311424:671088640", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls039", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls040", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "671088640:687865856", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls040", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls041", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "687865856:704643072", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls041", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls042", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "704643072:721420288", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls042", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls043", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "721420288:738197504", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls043", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls044", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "738197504:754974720", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls044", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls045", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "754974720:771751936", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls045", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls046", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "771751936:788529152", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls046", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls047", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[17]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "788529152:805306368", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls047", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls048", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "805306368:822083584", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls048", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls049", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "822083584:838860800", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls049", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls050", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "838860800:855638016", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls050", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls051", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "855638016:872415232", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls051", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls052", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "872415232:889192448", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls052", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls053", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "889192448:905969664", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls053", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls054", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "905969664:922746880", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls054", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls055", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "922746880:939524096", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls055", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls056", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "939524096:956301312", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls056", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls057", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "956301312:973078528", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls057", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls058", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "973078528:989855744", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls058", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls059", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "989855744:1006632960", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls059", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls060", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1006632960:1023410176", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls060", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls061", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1023410176:1040187392", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls061", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls062", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1040187392:1056964608", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls062", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls063", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[18]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1056964608:1073741824", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls063", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls064", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1073741824:1090519040", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls064", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls065", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1090519040:1107296256", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls065", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls066", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1107296256:1124073472", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls066", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls067", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1124073472:1140850688", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls067", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls068", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1140850688:1157627904", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls068", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls069", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1157627904:1174405120", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls069", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls070", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1174405120:1191182336", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls070", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls071", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1191182336:1207959552", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls071", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls072", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1207959552:1224736768", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls072", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls073", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1224736768:1241513984", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls073", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls074", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1241513984:1258291200", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls074", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls075", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1258291200:1275068416", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls075", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls076", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1275068416:1291845632", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls076", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls077", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1291845632:1308622848", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls077", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls078", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1308622848:1325400064", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls078", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls079", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[19]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1325400064:1342177280", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls079", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls080", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1342177280:1358954496", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls080", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls081", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1358954496:1375731712", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls081", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls082", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1375731712:1392508928", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls082", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls083", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1392508928:1409286144", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls083", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls084", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1409286144:1426063360", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls084", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls085", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1426063360:1442840576", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls085", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls086", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1442840576:1459617792", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls086", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls087", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1459617792:1476395008", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls087", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls088", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1476395008:1493172224", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls088", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls089", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1493172224:1509949440", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls089", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls090", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1509949440:1526726656", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls090", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls091", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1526726656:1543503872", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls091", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls092", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1543503872:1560281088", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls092", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls093", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1560281088:1577058304", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls093", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls094", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1577058304:1593835520", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls094", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls095", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[20]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1593835520:1610612736", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls095", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls096", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1610612736:1627389952", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls096", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls097", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1627389952:1644167168", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls097", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls098", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1644167168:1660944384", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls098", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls099", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1660944384:1677721600", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls099", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls100", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1677721600:1694498816", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls100", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls101", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1694498816:1711276032", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls101", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls102", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1711276032:1728053248", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls102", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls103", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1728053248:1744830464", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls103", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls104", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1744830464:1761607680", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls104", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls105", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1761607680:1778384896", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls105", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls106", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1778384896:1795162112", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls106", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls107", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1795162112:1811939328", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls107", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls108", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1811939328:1828716544", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls108", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls109", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1828716544:1845493760", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls109", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls110", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1845493760:1862270976", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls110", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls111", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[21]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1862270976:1879048192", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls111", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls112", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1879048192:1895825408", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls112", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls113", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1895825408:1912602624", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls113", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls114", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1912602624:1929379840", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls114", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls115", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1929379840:1946157056", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls115", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls116", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1946157056:1962934272", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls116", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls117", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1962934272:1979711488", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls117", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls118", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1979711488:1996488704", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls118", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls119", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "1996488704:2013265920", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls119", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls120", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2013265920:2030043136", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls120", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls121", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2030043136:2046820352", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls121", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls122", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2046820352:2063597568", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls122", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls123", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2063597568:2080374784", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls123", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls124", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2080374784:2097152000", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls124", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls125", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2097152000:2113929216", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls125", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls126", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2113929216:2130706432", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls126", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls127", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[22]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2130706432:2147483648", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls127", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls128", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2147483648:2164260864", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls128", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls129", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2164260864:2181038080", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls129", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls130", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2181038080:2197815296", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls130", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls131", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2197815296:2214592512", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls131", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls132", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2214592512:2231369728", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls132", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls133", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2231369728:2248146944", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls133", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls134", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2248146944:2264924160", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls134", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls135", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2264924160:2281701376", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls135", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls136", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2281701376:2298478592", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls136", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls137", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2298478592:2315255808", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls137", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls138", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2315255808:2332033024", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls138", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls139", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2332033024:2348810240", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls139", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls140", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2348810240:2365587456", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls140", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls141", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2365587456:2382364672", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls141", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls142", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2382364672:2399141888", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls142", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls143", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[23]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2399141888:2415919104", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls143", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls144", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2415919104:2432696320", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls144", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls145", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2432696320:2449473536", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls145", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls146", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2449473536:2466250752", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls146", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls147", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2466250752:2483027968", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls147", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls148", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2483027968:2499805184", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls148", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls149", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2499805184:2516582400", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls149", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls150", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2516582400:2533359616", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls150", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls151", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2533359616:2550136832", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls151", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls152", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2550136832:2566914048", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls152", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls153", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2566914048:2583691264", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls153", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls154", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2583691264:2600468480", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls154", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls155", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2600468480:2617245696", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls155", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls156", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2617245696:2634022912", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls156", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls157", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2634022912:2650800128", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls157", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls158", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2650800128:2667577344", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls158", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls159", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[24]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2667577344:2684354560", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls159", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls160", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2684354560:2701131776", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls160", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls161", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2701131776:2717908992", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls161", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls162", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2717908992:2734686208", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls162", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls163", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2734686208:2751463424", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls163", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls164", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2751463424:2768240640", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls164", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls165", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2768240640:2785017856", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls165", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls166", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2785017856:2801795072", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls166", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls167", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2801795072:2818572288", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls167", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls168", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2818572288:2835349504", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls168", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls169", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2835349504:2852126720", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls169", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls170", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2852126720:2868903936", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls170", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls171", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2868903936:2885681152", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls171", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls172", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2885681152:2902458368", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls172", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls173", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2902458368:2919235584", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls173", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls174", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2919235584:2936012800", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls174", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls175", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[25]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2936012800:2952790016", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls175", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls176", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2952790016:2969567232", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls176", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls177", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2969567232:2986344448", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls177", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls178", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "2986344448:3003121664", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls178", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls179", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3003121664:3019898880", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls179", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls180", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3019898880:3036676096", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls180", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls181", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3036676096:3053453312", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls181", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls182", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3053453312:3070230528", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls182", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls183", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3070230528:3087007744", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls183", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls184", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3087007744:3103784960", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls184", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls185", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3103784960:3120562176", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls185", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls186", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3120562176:3137339392", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls186", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls187", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3137339392:3154116608", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls187", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls188", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3154116608:3170893824", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls188", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls189", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3170893824:3187671040", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls189", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls190", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3187671040:3204448256", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls190", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls191", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[26]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3204448256:3221225472", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls191", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls192", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3221225472:3238002688", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls192", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls193", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3238002688:3254779904", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls193", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls194", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3254779904:3271557120", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls194", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls195", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3271557120:3288334336", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls195", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls196", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3288334336:3305111552", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls196", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls197", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3305111552:3321888768", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls197", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls198", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3321888768:3338665984", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls198", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls199", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3338665984:3355443200", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls199", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls200", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3355443200:3372220416", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls200", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls201", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3372220416:3388997632", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls201", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls202", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3388997632:3405774848", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls202", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls203", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3405774848:3422552064", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls203", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls204", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3422552064:3439329280", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls204", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls205", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3439329280:3456106496", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls205", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls206", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3456106496:3472883712", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls206", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls207", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[27]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3472883712:3489660928", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls207", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls208", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3489660928:3506438144", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls208", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls209", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3506438144:3523215360", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls209", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls210", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3523215360:3539992576", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls210", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls211", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3539992576:3556769792", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls211", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls212", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3556769792:3573547008", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls212", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls213", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3573547008:3590324224", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls213", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls214", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3590324224:3607101440", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls214", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls215", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3607101440:3623878656", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls215", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls216", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3623878656:3640655872", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls216", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls217", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3640655872:3657433088", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls217", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls218", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3657433088:3674210304", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls218", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls219", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3674210304:3690987520", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls219", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls220", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3690987520:3707764736", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls220", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls221", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3707764736:3724541952", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls221", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls222", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3724541952:3741319168", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls222", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls223", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[28]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3741319168:3758096384", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls223", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls224", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3758096384:3774873600", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls224", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls225", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3774873600:3791650816", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls225", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls226", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3791650816:3808428032", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls226", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls227", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3808428032:3825205248", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls227", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls228", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3825205248:3841982464", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls228", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls229", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3841982464:3858759680", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls229", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls230", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3858759680:3875536896", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls230", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls231", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3875536896:3892314112", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls231", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls232", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3892314112:3909091328", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls232", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls233", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3909091328:3925868544", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls233", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls234", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3925868544:3942645760", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls234", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls235", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3942645760:3959422976", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls235", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls236", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3959422976:3976200192", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls236", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls237", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3976200192:3992977408", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls237", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls238", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "3992977408:4009754624", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls238", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls239", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[29]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4009754624:4026531840", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls239", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls240", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar00.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4026531840:4043309056", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls240", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls241", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar01.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4043309056:4060086272", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls241", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls242", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar02.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4060086272:4076863488", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls242", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls243", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar03.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4076863488:4093640704", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls243", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls244", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar04.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4093640704:4110417920", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls244", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls245", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar05.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4110417920:4127195136", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls245", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls246", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar06.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4127195136:4143972352", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls246", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls247", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar07.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4143972352:4160749568", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls247", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls248", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar08.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4160749568:4177526784", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls248", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls249", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar09.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4177526784:4194304000", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls249", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls250", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar10.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4194304000:4211081216", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls250", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls251", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar11.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4211081216:4227858432", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls251", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls252", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar12.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4227858432:4244635648", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls252", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls253", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar13.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4244635648:4261412864", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls253", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls254", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar14.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4261412864:4278190080", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls254", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }, 
                {
                    "dll": true, 
                    "max_accesses_per_row": 16, 
                    "static_backend_latency": 4000, 
                    "IDD62": 0.0, 
                    "tCCD_L": 0, 
                    "IDD2P1": 0.032, 
                    "IDD2P0": 0.0, 
                    "IDD4W2": 0.0, 
                    "tCS": 800, 
                    "power_model": [], 
                    "qos_priority_escalation": false, 
                    "tCL": 9900, 
                    "tCK": 800, 
                    "tBURST": 3200, 
                    "IDD3P0": 0.0, 
                    "IDD3P1": 0.038, 
                    "name": "mem_ctrls255", 
                    "device_size": 16777216, 
                    "tREFI": 3900000, 
                    "qos_policy": null, 
                    "tXPDLL": 0, 
                    "tRFC": 59000, 
                    "qos_priorities": 1, 
                    "IDD52": 0.0, 
                    "write_low_thresh_perc": 50, 
                    "write_buffer_size": 32, 
                    "VDD": 1.5, 
                    "write_high_thresh_perc": 85, 
                    "IDD2N2": 0.0, 
                    "port": {
                        "peer": "system.hmc_dev.xbar15.master[30]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "IDD4R": 0.157, 
                    "IDD4W": 0.125, 
                    "tWR": 8000, 
                    "banks_per_rank": 2, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "VDD2": 0.0, 
                    "qos_masters": [
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        "", 
                        ""
                    ], 
                    "p_state_clk_gate_min": 1000, 
                    "ranks_per_channel": 1, 
                    "qos_q_policy": "fifo", 
                    "tRAS": 21600, 
                    "static_frontend_latency": 4000, 
                    "devices_per_rank": 1, 
                    "range": "4278190080:4294967296", 
                    "mem_sched_policy": "frfcfs", 
                    "IDD2P12": 0.0, 
                    "device_rowbuffer_size": 256, 
                    "activation_limit": 0, 
                    "tWTR": 7500, 
                    "enable_dram_powerdown": false, 
                    "qos_syncro_scheduler": false, 
                    "path": "system.hmc_dev.mem_ctrls255", 
                    "bank_groups_per_rank": 0, 
                    "IDD2N": 0.032, 
                    "qos_turnaround_policy": null, 
                    "in_addr_map": true, 
                    "tRTW": 2500, 
                    "burst_length": 8, 
                    "tRTP": 4900, 
                    "eventq_index": 0, 
                    "IDD2P02": 0.0, 
                    "default_p_state": "UNDEFINED", 
                    "addr_mapping": "RoCoRaBaCh", 
                    "type": "DRAMCtrl", 
                    "IDD3P02": 0.0, 
                    "conf_table_reported": true, 
                    "tXS": 270000, 
                    "tXP": 6000, 
                    "IDD3N": 0.038, 
                    "tCCD_L_WR": 0, 
                    "kvm_map": true, 
                    "tXAW": 30000, 
                    "IDD3P12": 0.0, 
                    "IDD3N2": 0.0, 
                    "device_bus_width": 32, 
                    "cxx_class": "DRAMCtrl", 
                    "null": false, 
                    "tRRD_L": 0, 
                    "tRRD": 3200, 
                    "clk_domain": "system.clk_domain", 
                    "IDD6": 0.02, 
                    "IDD5": 0.23500000000000001, 
                    "tRCD": 10200, 
                    "IDD0": 0.055, 
                    "min_writes_per_switch": 8, 
                    "IDD02": 0.0, 
                    "page_policy": "close_adaptive", 
                    "read_buffer_size": 32, 
                    "IDD4R2": 0.0, 
                    "tXSDLL": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "tRP": 7700
                }
            ], 
            "type": "SubSystem", 
            "buffers": [
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers000", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers000", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers001", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers001", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers002", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers002", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers003", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers003", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers004", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers004", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers005", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers005", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers006", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers006", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers007", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers007", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers008", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers008", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers009", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers009", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers010", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers010", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers011", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers011", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers012", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers012", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers013", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers013", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar00.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers014", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers014", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers015", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers015", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers016", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers016", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers017", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers017", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers018", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers018", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers019", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers019", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers020", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers020", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers021", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers021", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers022", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers022", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers023", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers023", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers024", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers024", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers025", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers025", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers026", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers026", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers027", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers027", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers028", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers028", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar01.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers029", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers029", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers030", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers030", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers031", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers031", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers032", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers032", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers033", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers033", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers034", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers034", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers035", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers035", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers036", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers036", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers037", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers037", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers038", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers038", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers039", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers039", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers040", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers040", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers041", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers041", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers042", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers042", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers043", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers043", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar02.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers044", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers044", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers045", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers045", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers046", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers046", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers047", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers047", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers048", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers048", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers049", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers049", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers050", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers050", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers051", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers051", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers052", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers052", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers053", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers053", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers054", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers054", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers055", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers055", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers056", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers056", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers057", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers057", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers058", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers058", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar03.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers059", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers059", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers060", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers060", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers061", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers061", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers062", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers062", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers063", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers063", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers064", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers064", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers065", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers065", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers066", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers066", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers067", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers067", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers068", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers068", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers069", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers069", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers070", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers070", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers071", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers071", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers072", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers072", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers073", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers073", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar04.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers074", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers074", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers075", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers075", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers076", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers076", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers077", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers077", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers078", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers078", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers079", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers079", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers080", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers080", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers081", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers081", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers082", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers082", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers083", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers083", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers084", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers084", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers085", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers085", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers086", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers086", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers087", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers087", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers088", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers088", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar05.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers089", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers089", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers090", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers090", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers091", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers091", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers092", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers092", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers093", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers093", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers094", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers094", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers095", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[5]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers095", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers096", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers096", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers097", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers097", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers098", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers098", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers099", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers099", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers100", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers100", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers101", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers101", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers102", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers102", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers103", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers103", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar06.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers104", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers104", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers105", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers105", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers106", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers106", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers107", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers107", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers108", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers108", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers109", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers109", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers110", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers110", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers111", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[6]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers111", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers112", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers112", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers113", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers113", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers114", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers114", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers115", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers115", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers116", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers116", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers117", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers117", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers118", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers118", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar07.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers119", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers119", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers120", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers120", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers121", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers121", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers122", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers122", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers123", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers123", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers124", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers124", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers125", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers125", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers126", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers126", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers127", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[7]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers127", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers128", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers128", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers129", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers129", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers130", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers130", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers131", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers131", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers132", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers132", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers133", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers133", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar08.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers134", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers134", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers135", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers135", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers136", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers136", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers137", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers137", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers138", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers138", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers139", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers139", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers140", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers140", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers141", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers141", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers142", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers142", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers143", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[8]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers143", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers144", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers144", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers145", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers145", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers146", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers146", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers147", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers147", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers148", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers148", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar09.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers149", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers149", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers150", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers150", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers151", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers151", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers152", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers152", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers153", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers153", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers154", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers154", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers155", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers155", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers156", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers156", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers157", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers157", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers158", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers158", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers159", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[9]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers159", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers160", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers160", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers161", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers161", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers162", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers162", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers163", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers163", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar10.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers164", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers164", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers165", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers165", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers166", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers166", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers167", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers167", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers168", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers168", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers169", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers169", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers170", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers170", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers171", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers171", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers172", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers172", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers173", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers173", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers174", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers174", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers175", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[10]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers175", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers176", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers176", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers177", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers177", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers178", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers178", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar11.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers179", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers179", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers180", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers180", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers181", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers181", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers182", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers182", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers183", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers183", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers184", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers184", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers185", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers185", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers186", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers186", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers187", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers187", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers188", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers188", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers189", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers189", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers190", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers190", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers191", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[11]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers191", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers192", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers192", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers193", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers193", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar12.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers194", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers194", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers195", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers195", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers196", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers196", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers197", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers197", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers198", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers198", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers199", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers199", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers200", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers200", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers201", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers201", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers202", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers202", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers203", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers203", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers204", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers204", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers205", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers205", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers206", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers206", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers207", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[12]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers207", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers208", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers208", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar13.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers209", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers209", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers210", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers210", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers211", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers211", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers212", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers212", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers213", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers213", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers214", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers214", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers215", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers215", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers216", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers216", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers217", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers217", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers218", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers218", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers219", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers219", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers220", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers220", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers221", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers221", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers222", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers222", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers223", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[13]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers223", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "251658240:268435456"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar14.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers224", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar15.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers224", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "0:16777216"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[0]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers225", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar00.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers225", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "16777216:33554432"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers226", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar01.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers226", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "33554432:50331648"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers227", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar02.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers227", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "50331648:67108864"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers228", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar03.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers228", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "67108864:83886080"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers229", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar04.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers229", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "83886080:100663296"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers230", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar05.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers230", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "100663296:117440512"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers231", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar06.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers231", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "117440512:134217728"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers232", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar07.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers232", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "134217728:150994944"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers233", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar08.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers233", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "150994944:167772160"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers234", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar09.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers234", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "167772160:184549376"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[10]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers235", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar10.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers235", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "184549376:201326592"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[11]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers236", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar11.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers236", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "201326592:218103808"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[12]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers237", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar12.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers237", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "218103808:234881024"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[13]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers238", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar13.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers238", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }, 
                {
                    "ranges": [
                        "234881024:251658240"
                    ], 
                    "slave": {
                        "peer": "system.hmc_dev.xbar15.master[14]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "buffers239", 
                    "p_state_clk_gate_min": 1000, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Bridge", 
                    "req_size": 10, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "delay": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.hmc_dev.xbar14.slave[14]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.hmc_dev.buffers239", 
                    "resp_size": 10, 
                    "type": "Bridge"
                }
            ]
        }, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.hmc_dev.xbar00.slave[15]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTER"
        }, 
        "kernel_extras": [], 
        "load_addr_mask": 18446744073709551615, 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu00.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar00.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu00.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar00.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar00.slave[20]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar00.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar00.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu00.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu00.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar00.slave[17]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu00", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu00.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu00", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu00.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar00.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu00.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu00.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu00.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu01.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar01.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu01.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar01.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar01.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar01.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar01.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu01.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu01.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar01.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu01", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 101, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu01.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu01", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu01.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar01.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu01.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu01.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu01.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu02.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar02.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu02.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 2, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar02.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar02.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar02.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar02.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu02.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu02.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar02.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu02", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 102, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu02.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu02", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu02.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar02.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu02.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu02.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu02.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu03.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar03.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu03.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 3, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar03.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar03.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar03.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar03.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu03.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu03.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar03.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu03", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 103, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu03.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu03", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu03.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar03.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu03.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu03.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu03.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu04.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar04.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu04.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 4, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar04.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar04.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar04.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar04.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu04.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu04.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar04.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu04", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 104, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu04.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu04", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu04.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar04.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu04.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu04.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu04.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu05.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar05.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu05.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 5, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar05.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar05.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar05.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar05.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu05.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu05.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar05.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu05", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 105, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu05.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu05", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu05.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar05.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu05.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu05.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu05.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu06.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar06.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu06.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 6, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar06.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar06.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar06.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar06.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu06.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu06.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar06.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu06", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 106, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu06.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu06", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu06.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar06.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu06.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu06.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu06.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu07.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar07.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu07.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 7, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar07.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar07.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar07.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar07.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu07.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu07.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar07.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu07", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 107, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu07.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu07", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu07.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar07.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu07.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu07.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu07.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu08.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar08.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu08.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 8, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar08.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar08.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar08.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar08.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu08.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu08.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar08.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu08", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 108, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu08.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu08", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu08.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar08.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu08.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu08.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu08.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu09.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar09.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu09.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 9, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar09.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar09.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar09.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar09.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu09.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu09.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar09.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu09", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 109, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./gapbs/pr_9", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu09.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./gapbs/pr_9", 
                            "-n", 
                            "1", 
                            "-f", 
                            "./edgelist_data/internet.mtx"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu09", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu09.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar09.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu09.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu09.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu09.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu10.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar10.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu10.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 10, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar10.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar10.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar10.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar10.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu10.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu10.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar10.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu10", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 110, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu10.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu10", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu10.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar10.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu10.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu10.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu10.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu11.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar11.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu11.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 11, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar11.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar11.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar11.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar11.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu11.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu11.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar11.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu11", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 111, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu11.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu11", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu11.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar11.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu11.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu11.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu11.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu12.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar12.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu12.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 12, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar12.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar12.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar12.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar12.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu12.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu12.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar12.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu12", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 112, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu12.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu12", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu12.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar12.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu12.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu12.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu12.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu13.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar13.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu13.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 13, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar13.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar13.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar13.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar13.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu13.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu13.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar13.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu13", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 113, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu13.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu13", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu13.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar13.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu13.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu13.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu13.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu14.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar14.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu14.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 14, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar14.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar14.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar14.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar14.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu14.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu14.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar14.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu14", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 114, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu14.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu14", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu14.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar14.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu14.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu14.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu14.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu15.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar15.slave[17]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu15.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "TimingSimpleCPU", 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 15, 
                "checker": null, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "do_quiesce": true, 
                "type": "TimingSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.hmc_dev.xbar15.slave[15]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "p_state_clk_gate_min": 1000, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.hmc_dev.xbar15.slave[19]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.hmc_dev.xbar15.master[31]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.hmc_dev.xbar15.master[32]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu15.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu15.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.hmc_dev.xbar15.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "path": "system.cpu15", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 115, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "./hello", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/afs/ece.cmu.edu/usr/mckenziv/Private/742", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu15.workload", 
                        "name": "workload", 
                        "cmd": [
                            "./hello"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "release": "5.1.0", 
                        "output": "cout"
                    }
                ], 
                "name": "cpu15", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu15.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.hmc_dev.xbar15.slave[18]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu15.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "progress_interval": 0, 
                "branchPred": null, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu15.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu15.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "multi_thread": false, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}