// Seed: 3935696686
module module_0;
  generate
    assign id_1[1] = id_1;
  endgenerate
endmodule
module module_1;
  tri  id_2 = 1'h0 == 1;
  wire id_3;
  wire id_4;
  module_0();
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $display(id_1, module_2);
  wire id_2;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_7 (
      .id_0(id_4 == 1),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(1'h0),
      .id_5(id_6),
      .id_6(id_2++));
  module_0();
endmodule
