

================================================================
== Vitis HLS Report for 'cnn_Pipeline_1'
================================================================
* Date:           Tue Jan 28 18:27:01 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       42|       42|        11|          1|          1|    33|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arrayinit_curidx = alloca i32 1"   --->   Operation 14 'alloca' 'arrayinit_curidx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %arrayinit_curidx"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arrayinit_curidx_load = load i6 %arrayinit_curidx" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 17 'load' 'arrayinit_curidx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i6 %arrayinit_curidx_load" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 18 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.17ns)   --->   "%mul_ln69 = mul i13 %zext_ln69_2, i13 74" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 19 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln69, i32 9, i32 12" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [10/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 21 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln69 = add i6 %arrayinit_curidx_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 22 'add' 'add_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln69 = icmp_eq  i6 %arrayinit_curidx_load, i6 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 23 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69, i6 %arrayinit_curidx" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 24 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %arrayinit.body, void %arrayinit.body2.preheader.exitStub" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 25 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.04>
ST_2 : Operation 26 [9/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 26 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 27 [8/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 27 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 28 [7/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 28 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.04>
ST_5 : Operation 29 [6/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 29 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.04>
ST_6 : Operation 30 [5/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 30 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 31 [4/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 31 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.04>
ST_8 : Operation 32 [3/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 32 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 33 [2/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 33 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.91>
ST_10 : Operation 34 [1/10] (4.04ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 34 'urem' 'urem_ln69' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i3 %urem_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 35 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur2_0.case.6, i3 0, void %arrayinit.cur2_0.case.0, i3 1, void %arrayinit.cur2_0.case.1, i3 2, void %arrayinit.cur2_0.case.2, i3 3, void %arrayinit.cur2_0.case.3, i3 4, void %arrayinit.cur2_0.case.4, i3 5, void %arrayinit.cur2_0.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 36 'switch' 'switch_ln69' <Predicate = true> <Delay = 1.87>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 37 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %tmp" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 39 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 40 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 41 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 42 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 43 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 44 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 45 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 46 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_5_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 47 'store' 'store_ln69' <Predicate = (trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (trunc_ln69 == 5)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_4_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 49 'store' 'store_ln69' <Predicate = (trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (trunc_ln69 == 4)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_3_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 51 'store' 'store_ln69' <Predicate = (trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (trunc_ln69 == 3)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_2_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 53 'store' 'store_ln69' <Predicate = (trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (trunc_ln69 == 2)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_1_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 55 'store' 'store_ln69' <Predicate = (trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (trunc_ln69 == 1)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (trunc_ln69 == 0)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_6_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (trunc_ln69 == 7) | (trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur2_0.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln69 == 7) | (trunc_ln69 == 6)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.758ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 1 on local variable 'arrayinit_curidx' [9]  (1.588 ns)
	'load' operation 6 bit ('arrayinit_curidx_load', CNN_Optimal/src/cnn.cpp:69) on local variable 'arrayinit_curidx' [12]  (0.000 ns)
	'mul' operation 13 bit ('mul_ln69', CNN_Optimal/src/cnn.cpp:69) [16]  (4.170 ns)

 <State 2>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 3>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 4>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 5>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 6>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 7>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 8>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 9>: 4.042ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)

 <State 10>: 5.915ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln69', CNN_Optimal/src/cnn.cpp:69) [26]  (4.042 ns)
	blocking operation 1.87264 ns on control path)

 <State 11>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('pad_img0_5_addr', CNN_Optimal/src/cnn.cpp:69) [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln69', CNN_Optimal/src/cnn.cpp:69) of constant 0 on array 'pad_img0_5' [31]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
