ARM GAS  /tmp/ccl4O3Sz.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB141:
  27              		.file 1 "../Core/Src/gpio.c"
   1:../Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/gpio.c **** /**
   3:../Core/Src/gpio.c ****   ******************************************************************************
   4:../Core/Src/gpio.c ****   * @file    gpio.c
   5:../Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:../Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:../Core/Src/gpio.c ****   ******************************************************************************
   8:../Core/Src/gpio.c ****   * @attention
   9:../Core/Src/gpio.c ****   *
  10:../Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:../Core/Src/gpio.c ****   * All rights reserved.
  12:../Core/Src/gpio.c ****   *
  13:../Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../Core/Src/gpio.c ****   * in the root directory of this software component.
  15:../Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../Core/Src/gpio.c ****   *
  17:../Core/Src/gpio.c ****   ******************************************************************************
  18:../Core/Src/gpio.c ****   */
  19:../Core/Src/gpio.c **** /* USER CODE END Header */
  20:../Core/Src/gpio.c **** 
  21:../Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:../Core/Src/gpio.c **** #include "gpio.h"
  23:../Core/Src/gpio.c **** 
  24:../Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:../Core/Src/gpio.c **** //array of const (read-only) pointers to GPIO_TypeDef
  26:../Core/Src/gpio.c **** GPIO_TypeDef* const GPIO_Ports[] = {GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH, GPIOI, 
  27:../Core/Src/gpio.c **** 
  28:../Core/Src/gpio.c **** const uint16_t GPIO_Pins[] = 
  29:../Core/Src/gpio.c **** {
  30:../Core/Src/gpio.c **** 	GPIO_PIN_0, GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3, 
  31:../Core/Src/gpio.c **** 	GPIO_PIN_4,	GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7,
ARM GAS  /tmp/ccl4O3Sz.s 			page 2


  32:../Core/Src/gpio.c **** 	GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11,
  33:../Core/Src/gpio.c **** 	GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15
  34:../Core/Src/gpio.c **** };
  35:../Core/Src/gpio.c **** 
  36:../Core/Src/gpio.c **** /* USER CODE END 0 */
  37:../Core/Src/gpio.c **** 
  38:../Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  39:../Core/Src/gpio.c **** /* Configure GPIO                                                             */
  40:../Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  41:../Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  42:../Core/Src/gpio.c **** 
  43:../Core/Src/gpio.c **** /* USER CODE END 1 */
  44:../Core/Src/gpio.c **** 
  45:../Core/Src/gpio.c **** /** Configure pins as
  46:../Core/Src/gpio.c ****         * Analog
  47:../Core/Src/gpio.c ****         * Input
  48:../Core/Src/gpio.c ****         * Output
  49:../Core/Src/gpio.c ****         * EVENT_OUT
  50:../Core/Src/gpio.c ****         * EXTI
  51:../Core/Src/gpio.c **** */
  52:../Core/Src/gpio.c **** void MX_GPIO_Init(void)
  53:../Core/Src/gpio.c **** {
  28              		.loc 1 53 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
  54:../Core/Src/gpio.c **** 
  55:../Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 55 3 view .LVU1
  42              		.loc 1 55 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
  56:../Core/Src/gpio.c **** 
  57:../Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  58:../Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49              		.loc 1 58 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 58 3 view .LVU4
  52              		.loc 1 58 3 view .LVU5
  53 0010 174B     		ldr	r3, .L3
  54 0012 1A6B     		ldr	r2, [r3, #48]
  55 0014 42F00102 		orr	r2, r2, #1
  56 0018 1A63     		str	r2, [r3, #48]
  57              		.loc 1 58 3 view .LVU6
ARM GAS  /tmp/ccl4O3Sz.s 			page 3


  58 001a 1A6B     		ldr	r2, [r3, #48]
  59 001c 02F00102 		and	r2, r2, #1
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 58 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE2:
  64              		.loc 1 58 3 view .LVU8
  59:../Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  65              		.loc 1 59 3 view .LVU9
  66              	.LBB3:
  67              		.loc 1 59 3 view .LVU10
  68              		.loc 1 59 3 view .LVU11
  69 0024 1A6B     		ldr	r2, [r3, #48]
  70 0026 42F00802 		orr	r2, r2, #8
  71 002a 1A63     		str	r2, [r3, #48]
  72              		.loc 1 59 3 view .LVU12
  73 002c 1A6B     		ldr	r2, [r3, #48]
  74 002e 02F00802 		and	r2, r2, #8
  75 0032 0192     		str	r2, [sp, #4]
  76              		.loc 1 59 3 view .LVU13
  77 0034 019A     		ldr	r2, [sp, #4]
  78              	.LBE3:
  79              		.loc 1 59 3 view .LVU14
  60:../Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  80              		.loc 1 60 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 60 3 view .LVU16
  83              		.loc 1 60 3 view .LVU17
  84 0036 1A6B     		ldr	r2, [r3, #48]
  85 0038 42F04002 		orr	r2, r2, #64
  86 003c 1A63     		str	r2, [r3, #48]
  87              		.loc 1 60 3 view .LVU18
  88 003e 1B6B     		ldr	r3, [r3, #48]
  89 0040 03F04003 		and	r3, r3, #64
  90 0044 0293     		str	r3, [sp, #8]
  91              		.loc 1 60 3 view .LVU19
  92 0046 029B     		ldr	r3, [sp, #8]
  93              	.LBE4:
  94              		.loc 1 60 3 view .LVU20
  61:../Core/Src/gpio.c **** 
  62:../Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  63:../Core/Src/gpio.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
  95              		.loc 1 63 3 view .LVU21
  96 0048 0A4D     		ldr	r5, .L3+4
  97 004a 2246     		mov	r2, r4
  98 004c 4FF40041 		mov	r1, #32768
  99 0050 2846     		mov	r0, r5
 100 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL0:
  64:../Core/Src/gpio.c **** 
  65:../Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  66:../Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SPI1_CS_Pin;
 102              		.loc 1 66 3 view .LVU22
 103              		.loc 1 66 23 is_stmt 0 view .LVU23
 104 0056 4FF40043 		mov	r3, #32768
 105 005a 0393     		str	r3, [sp, #12]
  67:../Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/ccl4O3Sz.s 			page 4


 106              		.loc 1 67 3 is_stmt 1 view .LVU24
 107              		.loc 1 67 24 is_stmt 0 view .LVU25
 108 005c 0123     		movs	r3, #1
 109 005e 0493     		str	r3, [sp, #16]
  68:../Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 110              		.loc 1 68 3 is_stmt 1 view .LVU26
 111              		.loc 1 68 24 is_stmt 0 view .LVU27
 112 0060 0594     		str	r4, [sp, #20]
  69:../Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 113              		.loc 1 69 3 is_stmt 1 view .LVU28
 114              		.loc 1 69 25 is_stmt 0 view .LVU29
 115 0062 0694     		str	r4, [sp, #24]
  70:../Core/Src/gpio.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 116              		.loc 1 70 3 is_stmt 1 view .LVU30
 117 0064 03A9     		add	r1, sp, #12
 118 0066 2846     		mov	r0, r5
 119 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL1:
  71:../Core/Src/gpio.c **** 
  72:../Core/Src/gpio.c **** }
 121              		.loc 1 72 1 is_stmt 0 view .LVU31
 122 006c 09B0     		add	sp, sp, #36
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 006e 30BD     		pop	{r4, r5, pc}
 127              	.L4:
 128              		.align	2
 129              	.L3:
 130 0070 00380240 		.word	1073887232
 131 0074 00000240 		.word	1073872896
 132              		.cfi_endproc
 133              	.LFE141:
 135              		.section	.text.GPIO_config_pins,"ax",%progbits
 136              		.align	1
 137              		.global	GPIO_config_pins
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu fpv5-d16
 143              	GPIO_config_pins:
 144              	.LVL2:
 145              	.LFB142:
  73:../Core/Src/gpio.c **** 
  74:../Core/Src/gpio.c **** /* USER CODE BEGIN 2 */
  75:../Core/Src/gpio.c **** 
  76:../Core/Src/gpio.c **** void GPIO_config_pins(uint8_t port, uint32_t pin_setting, uint32_t GPIO_Mode)
  77:../Core/Src/gpio.c **** {
 146              		.loc 1 77 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 24
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		.loc 1 77 1 is_stmt 0 view .LVU33
 151 0000 00B5     		push	{lr}
 152              	.LCFI3:
 153              		.cfi_def_cfa_offset 4
 154              		.cfi_offset 14, -4
ARM GAS  /tmp/ccl4O3Sz.s 			page 5


 155 0002 87B0     		sub	sp, sp, #28
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 32
  78:../Core/Src/gpio.c **** 	GPIO_InitTypeDef GPIO_Struct = {0};
 158              		.loc 1 78 2 is_stmt 1 view .LVU34
 159              		.loc 1 78 19 is_stmt 0 view .LVU35
 160 0004 0023     		movs	r3, #0
 161 0006 0193     		str	r3, [sp, #4]
 162 0008 0293     		str	r3, [sp, #8]
 163 000a 0393     		str	r3, [sp, #12]
 164 000c 0493     		str	r3, [sp, #16]
 165 000e 0593     		str	r3, [sp, #20]
  79:../Core/Src/gpio.c **** 	GPIO_Struct.Pin = pin_setting;
 166              		.loc 1 79 2 is_stmt 1 view .LVU36
 167              		.loc 1 79 18 is_stmt 0 view .LVU37
 168 0010 0191     		str	r1, [sp, #4]
  80:../Core/Src/gpio.c **** 	GPIO_Struct.Mode = GPIO_Mode;
 169              		.loc 1 80 2 is_stmt 1 view .LVU38
 170              		.loc 1 80 19 is_stmt 0 view .LVU39
 171 0012 0292     		str	r2, [sp, #8]
  81:../Core/Src/gpio.c **** 	GPIO_Struct.Pull = GPIO_NOPULL;
 172              		.loc 1 81 2 is_stmt 1 view .LVU40
  82:../Core/Src/gpio.c **** 	HAL_GPIO_Init(GPIO_Ports[port], &GPIO_Struct);
 173              		.loc 1 82 2 view .LVU41
 174 0014 01A9     		add	r1, sp, #4
 175              	.LVL3:
 176              		.loc 1 82 2 is_stmt 0 view .LVU42
 177 0016 044B     		ldr	r3, .L7
 178 0018 53F82000 		ldr	r0, [r3, r0, lsl #2]
 179              	.LVL4:
 180              		.loc 1 82 2 view .LVU43
 181 001c FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL5:
  83:../Core/Src/gpio.c **** }
 183              		.loc 1 83 1 view .LVU44
 184 0020 07B0     		add	sp, sp, #28
 185              	.LCFI5:
 186              		.cfi_def_cfa_offset 4
 187              		@ sp needed
 188 0022 5DF804FB 		ldr	pc, [sp], #4
 189              	.L8:
 190 0026 00BF     		.align	2
 191              	.L7:
 192 0028 00000000 		.word	.LANCHOR0
 193              		.cfi_endproc
 194              	.LFE142:
 196              		.section	.text.GPIO_check_res_pins,"ax",%progbits
 197              		.align	1
 198              		.global	GPIO_check_res_pins
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 202              		.fpu fpv5-d16
 204              	GPIO_check_res_pins:
 205              	.LVL6:
 206              	.LFB143:
  84:../Core/Src/gpio.c **** 
ARM GAS  /tmp/ccl4O3Sz.s 			page 6


  85:../Core/Src/gpio.c **** char GPIO_check_res_pins(uint16_t port_addr, uint32_t *pin_setting)
  86:../Core/Src/gpio.c **** {
 207              		.loc 1 86 1 is_stmt 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		@ link register save eliminated.
  87:../Core/Src/gpio.c **** 	if(port_addr == 0)	//Port A
 212              		.loc 1 87 2 view .LVU46
 213              		.loc 1 87 4 is_stmt 0 view .LVU47
 214 0000 0246     		mov	r2, r0
 215 0002 48B9     		cbnz	r0, .L10
  88:../Core/Src/gpio.c **** 	{
  89:../Core/Src/gpio.c **** 		if(IS_BIT_SET(*pin_setting, 13) || IS_BIT_SET(*pin_setting, 14))		//PA13, PA14 - DEBUG
 216              		.loc 1 89 3 is_stmt 1 view .LVU48
 217              		.loc 1 89 6 is_stmt 0 view .LVU49
 218 0004 0B68     		ldr	r3, [r1]
 219              		.loc 1 89 5 view .LVU50
 220 0006 13F4005F 		tst	r3, #8192
 221 000a 09D1     		bne	.L11
 222              		.loc 1 89 35 discriminator 1 view .LVU51
 223 000c 13F4804F 		tst	r3, #16384
 224 0010 06D1     		bne	.L11
  90:../Core/Src/gpio.c **** 		{
  91:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 13);
  92:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 14);
  93:../Core/Src/gpio.c **** 			return (char)(-1);
  94:../Core/Src/gpio.c **** 		}
  95:../Core/Src/gpio.c **** 		if(IS_BIT_SET(*pin_setting, 0)) // PA0 - ADC1 IN0
 225              		.loc 1 95 3 is_stmt 1 view .LVU52
 226              		.loc 1 95 5 is_stmt 0 view .LVU53
 227 0012 13F0010F 		tst	r3, #1
 228 0016 0BD1     		bne	.L17
 229              	.L10:
  96:../Core/Src/gpio.c **** 		{
  97:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 0);
  98:../Core/Src/gpio.c **** 			return (char)(-1);
  99:../Core/Src/gpio.c **** 		}			
 100:../Core/Src/gpio.c **** 	}
 101:../Core/Src/gpio.c **** 	if(port_addr == 3) 	//Port D
 230              		.loc 1 101 2 is_stmt 1 view .LVU54
 231              		.loc 1 101 4 is_stmt 0 view .LVU55
 232 0018 032A     		cmp	r2, #3
 233 001a 0ED0     		beq	.L18
 102:../Core/Src/gpio.c **** 	{
 103:../Core/Src/gpio.c **** 		if(IS_BIT_SET(*pin_setting, 8) || IS_BIT_SET(*pin_setting, 9))	//PD8, PD9 - UART
 104:../Core/Src/gpio.c **** 		{
 105:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 8);
 106:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 9);
 107:../Core/Src/gpio.c **** 			return (char)(-1);
 108:../Core/Src/gpio.c **** 		}
 109:../Core/Src/gpio.c **** 	}
 110:../Core/Src/gpio.c **** 	return 0;
 234              		.loc 1 110 9 view .LVU56
 235 001c 0020     		movs	r0, #0
 236              	.LVL7:
 237              		.loc 1 110 9 view .LVU57
ARM GAS  /tmp/ccl4O3Sz.s 			page 7


 238 001e 7047     		bx	lr
 239              	.LVL8:
 240              	.L11:
  91:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 14);
 241              		.loc 1 91 4 is_stmt 1 view .LVU58
 242 0020 23F40052 		bic	r2, r3, #8192
 243 0024 0A60     		str	r2, [r1]
  92:../Core/Src/gpio.c **** 			return (char)(-1);
 244              		.loc 1 92 4 view .LVU59
 245 0026 23F4C043 		bic	r3, r3, #24576
 246 002a 0B60     		str	r3, [r1]
  93:../Core/Src/gpio.c **** 		}
 247              		.loc 1 93 4 view .LVU60
  93:../Core/Src/gpio.c **** 		}
 248              		.loc 1 93 11 is_stmt 0 view .LVU61
 249 002c FF20     		movs	r0, #255
 250              	.LVL9:
  93:../Core/Src/gpio.c **** 		}
 251              		.loc 1 93 11 view .LVU62
 252 002e 7047     		bx	lr
 253              	.LVL10:
 254              	.L17:
  97:../Core/Src/gpio.c **** 			return (char)(-1);
 255              		.loc 1 97 4 is_stmt 1 view .LVU63
 256 0030 23F00103 		bic	r3, r3, #1
 257 0034 0B60     		str	r3, [r1]
  98:../Core/Src/gpio.c **** 		}			
 258              		.loc 1 98 4 view .LVU64
  98:../Core/Src/gpio.c **** 		}			
 259              		.loc 1 98 11 is_stmt 0 view .LVU65
 260 0036 FF20     		movs	r0, #255
 261              	.LVL11:
  98:../Core/Src/gpio.c **** 		}			
 262              		.loc 1 98 11 view .LVU66
 263 0038 7047     		bx	lr
 264              	.LVL12:
 265              	.L18:
 103:../Core/Src/gpio.c **** 		{
 266              		.loc 1 103 3 is_stmt 1 view .LVU67
 103:../Core/Src/gpio.c **** 		{
 267              		.loc 1 103 6 is_stmt 0 view .LVU68
 268 003a 0B68     		ldr	r3, [r1]
 103:../Core/Src/gpio.c **** 		{
 269              		.loc 1 103 5 view .LVU69
 270 003c 13F4807F 		tst	r3, #256
 271 0040 04D1     		bne	.L14
 103:../Core/Src/gpio.c **** 		{
 272              		.loc 1 103 34 discriminator 1 view .LVU70
 273 0042 13F4007F 		tst	r3, #512
 274 0046 01D1     		bne	.L14
 275              		.loc 1 110 9 view .LVU71
 276 0048 0020     		movs	r0, #0
 277              	.LVL13:
 111:../Core/Src/gpio.c **** }
 278              		.loc 1 111 1 view .LVU72
 279 004a 7047     		bx	lr
 280              	.LVL14:
ARM GAS  /tmp/ccl4O3Sz.s 			page 8


 281              	.L14:
 105:../Core/Src/gpio.c **** 			CLEARBIT(*pin_setting, 9);
 282              		.loc 1 105 4 is_stmt 1 view .LVU73
 283 004c 23F48072 		bic	r2, r3, #256
 284 0050 0A60     		str	r2, [r1]
 106:../Core/Src/gpio.c **** 			return (char)(-1);
 285              		.loc 1 106 4 view .LVU74
 286 0052 23F44073 		bic	r3, r3, #768
 287 0056 0B60     		str	r3, [r1]
 107:../Core/Src/gpio.c **** 		}
 288              		.loc 1 107 4 view .LVU75
 107:../Core/Src/gpio.c **** 		}
 289              		.loc 1 107 11 is_stmt 0 view .LVU76
 290 0058 FF20     		movs	r0, #255
 291              	.LVL15:
 107:../Core/Src/gpio.c **** 		}
 292              		.loc 1 107 11 view .LVU77
 293 005a 7047     		bx	lr
 294              		.cfi_endproc
 295              	.LFE143:
 297              		.global	GPIO_Pins
 298              		.global	GPIO_Ports
 299              		.section	.rodata.GPIO_Pins,"a"
 300              		.align	2
 303              	GPIO_Pins:
 304 0000 0100     		.short	1
 305 0002 0200     		.short	2
 306 0004 0400     		.short	4
 307 0006 0800     		.short	8
 308 0008 1000     		.short	16
 309 000a 2000     		.short	32
 310 000c 4000     		.short	64
 311 000e 8000     		.short	128
 312 0010 0001     		.short	256
 313 0012 0002     		.short	512
 314 0014 0004     		.short	1024
 315 0016 0008     		.short	2048
 316 0018 0010     		.short	4096
 317 001a 0020     		.short	8192
 318 001c 0040     		.short	16384
 319 001e 0080     		.short	-32768
 320              		.section	.rodata.GPIO_Ports,"a"
 321              		.align	2
 322              		.set	.LANCHOR0,. + 0
 325              	GPIO_Ports:
 326 0000 00000240 		.word	1073872896
 327 0004 00040240 		.word	1073873920
 328 0008 00080240 		.word	1073874944
 329 000c 000C0240 		.word	1073875968
 330 0010 00100240 		.word	1073876992
 331 0014 00140240 		.word	1073878016
 332 0018 00180240 		.word	1073879040
 333 001c 001C0240 		.word	1073880064
 334 0020 00200240 		.word	1073881088
 335 0024 00240240 		.word	1073882112
 336 0028 00280240 		.word	1073883136
 337              		.text
ARM GAS  /tmp/ccl4O3Sz.s 			page 9


 338              	.Letext0:
 339              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 340              		.file 3 "../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 341              		.file 4 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 342              		.file 5 "../Core/Inc/gpio.h"
ARM GAS  /tmp/ccl4O3Sz.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccl4O3Sz.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccl4O3Sz.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccl4O3Sz.s:130    .text.MX_GPIO_Init:0000000000000070 $d
     /tmp/ccl4O3Sz.s:136    .text.GPIO_config_pins:0000000000000000 $t
     /tmp/ccl4O3Sz.s:143    .text.GPIO_config_pins:0000000000000000 GPIO_config_pins
     /tmp/ccl4O3Sz.s:192    .text.GPIO_config_pins:0000000000000028 $d
     /tmp/ccl4O3Sz.s:197    .text.GPIO_check_res_pins:0000000000000000 $t
     /tmp/ccl4O3Sz.s:204    .text.GPIO_check_res_pins:0000000000000000 GPIO_check_res_pins
     /tmp/ccl4O3Sz.s:303    .rodata.GPIO_Pins:0000000000000000 GPIO_Pins
     /tmp/ccl4O3Sz.s:325    .rodata.GPIO_Ports:0000000000000000 GPIO_Ports
     /tmp/ccl4O3Sz.s:300    .rodata.GPIO_Pins:0000000000000000 $d
     /tmp/ccl4O3Sz.s:321    .rodata.GPIO_Ports:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
