{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728362025620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728362025620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 22:33:45 2024 " "Processing started: Mon Oct  7 22:33:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728362025620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728362025620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off student_circuit -c student_circuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off student_circuit -c student_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728362025621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_7_1200mv_85c_slow.vo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_7_1200mv_85c_slow.vo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_7_1200mv_0c_slow.vo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_7_1200mv_0c_slow.vo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_min_1200mv_0c_fast.vo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_min_1200mv_0c_fast.vo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit.vo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit.vo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_7_1200mv_85c_v_slow.sdo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_7_1200mv_85c_v_slow.sdo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_7_1200mv_0c_v_slow.sdo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_7_1200mv_0c_v_slow.sdo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_min_1200mv_0c_v_fast.sdo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_min_1200mv_0c_v_fast.sdo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "student_circuit_v.sdo /home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/ simulation " "Generated file student_circuit_v.sdo in folder \"/home/saima/intelFPGA_lite/cme341/old_midterms/2018/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728362025779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728362025787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  7 22:33:45 2024 " "Processing ended: Mon Oct  7 22:33:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728362025787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728362025787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728362025787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728362025787 ""}
