 Timing Path to multiplier/i_1_49/B2 
  
 Path Start Point : enable 
 Path End Point   : multiplier/i_1_49 (AOI21_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    enable                        Rise  0.2000 0.0000 0.1000 0.438487 2.95929 3.39777           2       51.5792  c             | 
|    multiplier/enable             Rise  0.2000 0.0000                                                                          | 
|    multiplier/i_1_49/B2 AOI21_X1 Rise  0.2000 0.0000 0.1000          1.67685                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/i_1_49/B1 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Fall  1.0000 1.0000 0.1000 8.13357  10.1729 18.3064           4       51.5792  c    K        | 
|    multiplier/clk                Fall  1.0000 0.0000                                                                          | 
|    multiplier/i_1_49/B1 AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.0050 1.0050 | 
| data required time                       |  1.0050        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -1.0050        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    | -0.8050        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : B_reg_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2    OAI21_X2  Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN    OAI21_X2  Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                 | 
|    B_reg_reg[31]/G DLH_X1    Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    B_reg_reg[31]/Q DLH_X1    Rise  1.1800 0.0720 0.0120 0.231192 2.81591  3.04711           2       49.2103                | 
|    i_0_1_124/C1    AOI211_X1 Rise  1.1800 0.0000 0.0120          1.6552                                                    | 
|    i_0_1_124/ZN    AOI211_X1 Fall  1.1950 0.0150 0.0070 0.570375 0.869621 1.44              1       49.2103                | 
|    Res_reg[31]/D   DLH_X1    Fall  1.1950 0.0000 0.0070          0.869621                                                  | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    i_0_1_189/A1  OR2_X2 Fall  1.0030 0.0030 0.1000          1.41515                                     L             | 
|    i_0_1_189/ZN  OR2_X2 Fall  1.0740 0.0710 0.0340 20.4497  31.5359  51.9857           32      53.7109  L    K        | 
|    Res_reg[31]/G DLH_X1 Fall  1.1080 0.0340 0.2480          0.894119                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0820 1.1900 | 
| data required time                       |  1.1900        | 
|                                          |                | 
| data arrival time                        |  1.1950        | 
| data required time                       | -1.1900        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0050        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[19]/D 
  
 Path Start Point : B_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2              OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN              OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[19]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    B_reg_reg[19]/Q           DLH_X1   Fall  1.1830 0.0750 0.0120 0.386334 2.44835  2.83468           2       49.2103                | 
|    multiplier/B[19]                   Fall  1.1830 0.0000                                                                           | 
|    multiplier/i_1_44/A2      AND2_X1  Fall  1.1830 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_44/ZN      AND2_X1  Fall  1.2140 0.0310 0.0060 0.396495 0.869621 1.26612           1       49.2103                | 
|    multiplier/B_in_reg[19]/D DLH_X1   Fall  1.2140 0.0000 0.0060          0.869621                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[19]/G 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                     Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1      AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN      AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A       INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN      INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/B_in_reg[19]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0770 1.1850 | 
| data required time                       |  1.1850        | 
|                                          |                | 
| data arrival time                        |  1.2140        | 
| data required time                       | -1.1850        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[7]/D 
  
 Path Start Point : B_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2             OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN             OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                         | 
|    B_reg_reg[7]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    B_reg_reg[7]/Q           DLH_X1   Fall  1.1840 0.0760 0.0120 0.791733 2.34073  3.13246           2       56.5715                | 
|    multiplier/B[7]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_32/A2     AND2_X1  Fall  1.1840 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_32/ZN     AND2_X1  Fall  1.2150 0.0310 0.0050 0.21294  0.869621 1.08256           1       56.5715                | 
|    multiplier/B_in_reg[7]/D DLH_X1   Fall  1.2150 0.0000 0.0050          0.869621                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                    Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1     AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN     AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A      INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN     INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/B_in_reg[7]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0770 1.1850 | 
| data required time                       |  1.1850        | 
|                                          |                | 
| data arrival time                        |  1.2150        | 
| data required time                       | -1.1850        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[20]/D 
  
 Path Start Point : B_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2              OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN              OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[20]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    B_reg_reg[20]/Q           DLH_X1   Fall  1.1840 0.0760 0.0120 0.686535 2.38404  3.07057           2       49.2103                | 
|    multiplier/B[20]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_45/A2      AND2_X1  Fall  1.1840 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_45/ZN      AND2_X1  Fall  1.2150 0.0310 0.0060 0.396495 0.869621 1.26612           1       49.2103                | 
|    multiplier/B_in_reg[20]/D DLH_X1   Fall  1.2150 0.0000 0.0060          0.869621                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                     Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1      AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN      AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A       INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN      INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/B_in_reg[20]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0770 1.1850 | 
| data required time                       |  1.1850        | 
|                                          |                | 
| data arrival time                        |  1.2150        | 
| data required time                       | -1.1850        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[7]/D 
  
 Path Start Point : A_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2             OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN             OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                         | 
|    A_reg_reg[7]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    A_reg_reg[7]/Q           DLH_X1   Fall  1.1840 0.0760 0.0120 0.711163 2.34073  3.05189           2       51.5792                | 
|    multiplier/A[7]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_57/A2     AND2_X1  Fall  1.1840 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_57/ZN     AND2_X1  Fall  1.2150 0.0310 0.0060 0.412215 0.869621 1.28184           1       51.5792                | 
|    multiplier/A_in_reg[7]/D DLH_X1   Fall  1.2150 0.0000 0.0060          0.869621                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                    Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1     AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN     AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A      INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN     INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/A_in_reg[7]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0760 1.1840 | 
| data required time                       |  1.1840        | 
|                                          |                | 
| data arrival time                        |  1.2150        | 
| data required time                       | -1.1840        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[14]/D 
  
 Path Start Point : A_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2              OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN              OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[14]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    A_reg_reg[14]/Q           DLH_X1   Fall  1.1840 0.0760 0.0120 0.716222 2.38404  3.10026           2       51.5792                | 
|    multiplier/A[14]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_64/A2      AND2_X1  Fall  1.1840 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_64/ZN      AND2_X1  Fall  1.2150 0.0310 0.0060 0.406986 0.869621 1.27661           1       51.5792                | 
|    multiplier/A_in_reg[14]/D DLH_X1   Fall  1.2150 0.0000 0.0060          0.869621                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[14]/G 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                     Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1      AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN      AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A       INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN      INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/A_in_reg[14]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0760 1.1840 | 
| data required time                       |  1.1840        | 
|                                          |                | 
| data arrival time                        |  1.2150        | 
| data required time                       | -1.1840        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[20]/D 
  
 Path Start Point : A_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2              OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN              OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[20]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    A_reg_reg[20]/Q           DLH_X1   Fall  1.1840 0.0760 0.0120 0.742    2.38404  3.12604           2       51.5792                | 
|    multiplier/A[20]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_70/A2      AND2_X1  Fall  1.1840 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_70/ZN      AND2_X1  Fall  1.2150 0.0310 0.0060 0.42588  0.869621 1.2955            1       51.5792                | 
|    multiplier/A_in_reg[20]/D DLH_X1   Fall  1.2150 0.0000 0.0060          0.869621                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                     Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1      AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN      AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A       INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN      INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/A_in_reg[20]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
---------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0760 1.1840 | 
| data required time                       |  1.1840        | 
|                                          |                | 
| data arrival time                        |  1.2150        | 
| data required time                       | -1.1840        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[0]/D 
  
 Path Start Point : B_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2             OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN             OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                         | 
|    B_reg_reg[0]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    B_reg_reg[0]/Q           DLH_X1   Fall  1.1840 0.0760 0.0120 0.792122 2.34073  3.13285           2       57.2146                | 
|    multiplier/B[0]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_25/A2     AND2_X1  Fall  1.1840 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_1_25/ZN     AND2_X1  Fall  1.2160 0.0320 0.0060 0.806515 0.869621 1.67614           1       56.5715                | 
|    multiplier/B_in_reg[0]/D DLH_X1   Fall  1.2160 0.0000 0.0060          0.869621                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[0]/G 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                    Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1     AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN     AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A      INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN     INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/B_in_reg[0]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0770 1.1850 | 
| data required time                       |  1.1850        | 
|                                          |                | 
| data arrival time                        |  1.2160        | 
| data required time                       | -1.1850        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[9]/D 
  
 Path Start Point : B_reg_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  9.31256  17.4461           4       51.5792  c    K        | 
|    i_0_1_125/B2             OAI21_X2 Fall  1.0100 0.0100 0.1000          3.30778                                     L             | 
|    i_0_1_125/ZN             OAI21_X2 Rise  1.0640 0.0540 0.1150 37.6552  57.2236  94.8788           64      51.5792  L    K        | 
| Data Path:                                                                                                                         | 
|    B_reg_reg[9]/G           DLH_X1   Rise  1.1080 0.0440 0.2480          0.985498                                    L             | 
|    B_reg_reg[9]/Q           DLH_X1   Fall  1.1840 0.0760 0.0130 1.03281  2.23761  3.27042           2       57.2146                | 
|    multiplier/B[9]                   Fall  1.1840 0.0000                                                                           | 
|    multiplier/i_1_34/A2     AND2_X1  Fall  1.1840 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_1_34/ZN     AND2_X1  Fall  1.2160 0.0320 0.0060 0.391202 0.869621 1.26082           1       57.2146                | 
|    multiplier/B_in_reg[9]/D DLH_X1   Fall  1.2160 0.0000 0.0060          0.869621                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  1.0000 1.0000 0.1000 8.13357  10.1729  18.3064           4       51.5792  c    K        | 
|    multiplier/clk                    Fall  1.0000 0.0000                                                                           | 
|    multiplier/i_1_49/B1     AOI21_X1 Fall  1.0050 0.0050 0.1000          1.44682                                     L             | 
|    multiplier/i_1_49/ZN     AOI21_X1 Rise  1.0510 0.0460 0.0430 0.451111 3.25089  3.702             1       51.5792  L    K        | 
|    multiplier/i_1_48/A      INV_X2   Rise  1.0510 0.0000 0.0430          3.25089                                                   | 
|    multiplier/i_1_48/ZN     INV_X2   Fall  1.0680 0.0170 0.0410 27.8141  46.3184  74.1324           47      51.5792  L    K        | 
|    multiplier/B_in_reg[9]/G DLH_X1   Fall  1.1080 0.0400 0.2480          0.894119                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock ideal network latency       |  0.1080 1.1080 | 
| library hold check                       |  0.0770 1.1850 | 
| data required time                       |  1.1850        | 
|                                          |                | 
| data arrival time                        |  1.2160        | 
| data required time                       | -1.1850        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1784M, PVMEM - 2263M)
