Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  7 07:31:22 2025
| Host         : DESKTOP-MVBP66S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (75)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (219)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (75)
-------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (219)
--------------------------------------------------
 There are 219 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  220          inf        0.000                      0                  220           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           220 Endpoints
Min Delay           220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.450ns  (logic 1.457ns (26.735%)  route 3.993ns (73.265%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.564     4.254    save[4]_i_31_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.053     4.307 r  out[9]_P_i_3/O
                         net (fo=1, routed)           0.306     4.614    out[9]_P_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I1_O)        0.053     4.667 r  out[9]_P_i_1/O
                         net (fo=9, routed)           0.783     5.450    p_2_out[1]
    SLICE_X3Y0           FDPE                                         r  out_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            save_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 1.589ns (29.512%)  route 3.795ns (70.488%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 r  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 r  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 r  save[4]_i_31/O
                         net (fo=5, routed)           0.632     4.323    save[4]_i_31_n_0
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.069     4.392 r  save[1]_i_2/O
                         net (fo=1, routed)           0.456     4.848    save[1]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.169     5.017 r  save[1]_i_1/O
                         net (fo=1, routed)           0.368     5.384    save[1]
    SLICE_X3Y2           FDRE                                         r  save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.377ns  (logic 1.457ns (27.098%)  route 3.920ns (72.902%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.688     5.324    out[9]_P_i_4_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I2_O)        0.053     5.377 r  out[9]_P_i_2/O
                         net (fo=1, routed)           0.000     5.377    out2_out[9]
    SLICE_X3Y0           FDPE                                         r  out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.333ns  (logic 1.467ns (27.507%)  route 3.866ns (72.493%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.635     5.270    out[9]_P_i_4_n_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.063     5.333 r  out[6]_P_i_1/O
                         net (fo=1, routed)           0.000     5.333    out2_out[6]
    SLICE_X0Y1           FDPE                                         r  out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.333ns  (logic 1.470ns (27.564%)  route 3.863ns (72.436%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.632     5.267    out[9]_P_i_4_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.066     5.333 r  out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     5.333    out2_out[8]
    SLICE_X0Y2           FDPE                                         r  out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.323ns  (logic 1.457ns (27.371%)  route 3.866ns (72.629%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.635     5.270    out[9]_P_i_4_n_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.053     5.323 r  out[5]_P_i_1/O
                         net (fo=1, routed)           0.000     5.323    out2_out[5]
    SLICE_X0Y1           FDPE                                         r  out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.320ns  (logic 1.457ns (27.387%)  route 3.863ns (72.613%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.632     5.267    out[9]_P_i_4_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.053     5.320 r  out[7]_P_i_1/O
                         net (fo=1, routed)           0.000     5.320    out2_out[7]
    SLICE_X0Y2           FDPE                                         r  out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.286ns  (logic 1.468ns (27.770%)  route 3.818ns (72.230%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.587     5.222    out[9]_P_i_4_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.064     5.286 r  out[2]_P_i_1/O
                         net (fo=1, routed)           0.000     5.286    out2_out[2]
    SLICE_X0Y2           FDPE                                         r  out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.275ns  (logic 1.457ns (27.619%)  route 3.818ns (72.381%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.892     4.582    save[4]_i_31_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.053     4.635 r  out[9]_P_i_4/O
                         net (fo=10, routed)          0.587     5.222    out[9]_P_i_4_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.053     5.275 r  out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     5.275    out2_out[1]
    SLICE_X0Y2           FDPE                                         r  out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.242ns  (logic 1.457ns (27.796%)  route 3.785ns (72.204%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  save_reg[0]/Q
                         net (fo=11, routed)          1.040     1.348    save_reg_n_0_[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     1.707 r  save_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.707    save_reg[2]_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.767 r  save_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.767    save_reg[8]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.827 r  save_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.827    save_reg[12]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.887 r  save_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.887    save_reg[16]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.947 r  save_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    save_reg[20]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.007 r  save_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    save_reg[24]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.196 f  save_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.600     2.796    out1[28]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.142     2.938 f  save[4]_i_54/O
                         net (fo=1, routed)           0.700     3.637    save[4]_i_54_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.053     3.690 f  save[4]_i_31/O
                         net (fo=5, routed)           0.564     4.254    save[4]_i_31_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.053     4.307 r  out[9]_P_i_3/O
                         net (fo=1, routed)           0.306     4.614    out[9]_P_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I1_O)        0.053     4.667 r  out[9]_P_i_1/O
                         net (fo=9, routed)           0.575     5.242    p_2_out[1]
    SLICE_X0Y1           FDPE                                         r  out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[9]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.688%)  route 0.140ns (52.312%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDPE                         0.000     0.000 r  out_reg[9]_P/C
    SLICE_X3Y0           FDPE (Prop_fdpe_C_Q)         0.100     0.100 f  out_reg[9]_P/Q
                         net (fo=2, routed)           0.140     0.240    out_reg[9]_P_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.028     0.268 r  out[9]_P_i_2/O
                         net (fo=1, routed)           0.000     0.268    out2_out[9]
    SLICE_X3Y0           FDPE                                         r  out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.220%)  route 0.149ns (53.780%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDPE                         0.000     0.000 r  out_reg[5]_P/C
    SLICE_X0Y1           FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  out_reg[5]_P/Q
                         net (fo=2, routed)           0.149     0.249    out_reg[5]_P_n_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.028     0.277 r  out[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.277    out2_out[5]
    SLICE_X0Y1           FDPE                                         r  out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE                         0.000     0.000 r  out_reg[1]_P/C
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  out_reg[1]_P/Q
                         net (fo=2, routed)           0.150     0.250    out_reg[1]_P_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.028     0.278 r  out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.278    out2_out[1]
    SLICE_X0Y2           FDPE                                         r  out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.926%)  route 0.163ns (56.074%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE                         0.000     0.000 r  out_reg[0]_P/C
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  out_reg[0]_P/Q
                         net (fo=9, routed)           0.163     0.263    out_reg[0]_P_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.028     0.291 r  out[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.291    out[0]_P_i_1_n_0
    SLICE_X1Y1           FDPE                                         r  out_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.277%)  route 0.150ns (50.723%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  save_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.118     0.118 f  save_reg[0]/Q
                         net (fo=11, routed)          0.150     0.268    save_reg_n_0_[0]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.028     0.296 r  save[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    save[0]
    SLICE_X6Y1           FDRE                                         r  save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.159ns (53.059%)  route 0.141ns (46.941%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE                         0.000     0.000 r  out_reg[2]_P/C
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  out_reg[2]_P/Q
                         net (fo=2, routed)           0.141     0.232    out_reg[2]_P_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.068     0.300 r  out[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.300    out2_out[2]
    SLICE_X0Y2           FDPE                                         r  out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.361%)  route 0.162ns (52.639%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDPE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X6Y0           FDPE (Prop_fdpe_C_Q)         0.118     0.118 f  count_reg[0]/Q
                         net (fo=5, routed)           0.162     0.280    count_reg_n_0_[0]
    SLICE_X6Y0           LUT5 (Prop_lut5_I2_O)        0.028     0.308 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    count[0]_i_1_n_0
    SLICE_X6Y0           FDPE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            save_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.193ns (61.974%)  route 0.118ns (38.026%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  save_reg[2]/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  save_reg[2]/Q
                         net (fo=4, routed)           0.118     0.236    save_reg_n_0_[2]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     0.311 r  save_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.311    out1[2]
    SLICE_X2Y0           FDRE                                         r  save_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            save_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.193ns (61.817%)  route 0.119ns (38.183%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE                         0.000     0.000 r  save_reg[19]/C
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  save_reg[19]/Q
                         net (fo=2, routed)           0.119     0.237    save_reg_n_0_[19]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.312 r  save_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.312    out1[19]
    SLICE_X2Y4           FDRE                                         r  save_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 save_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            save_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.193ns (61.817%)  route 0.119ns (38.183%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  save_reg[23]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  save_reg[23]/Q
                         net (fo=2, routed)           0.119     0.237    save_reg_n_0_[23]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     0.312 r  save_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.312    out1[23]
    SLICE_X2Y5           FDRE                                         r  save_reg[23]/D
  -------------------------------------------------------------------    -------------------





