{"vcs1":{"timestamp_begin":1684327804.476959301, "rt":1.31, "ut":0.43, "st":0.21}}
{"vcselab":{"timestamp_begin":1684327805.873850452, "rt":1.40, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684327807.338431621, "rt":0.50, "ut":0.25, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684327803.830295198}
{"VCS_COMP_START_TIME": 1684327803.830295198}
{"VCS_COMP_END_TIME": 1684327809.411496981}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330848}}
{"stitch_vcselab": {"peak_mem": 211964}}
