
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000454    4.376132 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036101    0.327789    0.261095    4.637227 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.327789    0.000684    4.637911 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004491    0.415926    0.293916    4.931827 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.415926    0.000055    4.931881 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.931881   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000712   20.559278 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309280   clock uncertainty
                                  0.000000   20.309280   clock reconvergence pessimism
                                 -0.355541   19.953739   library setup time
                                             19.953739   data required time
---------------------------------------------------------------------------------------------
                                             19.953739   data required time
                                             -4.931881   data arrival time
---------------------------------------------------------------------------------------------
                                             15.021858   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000454    4.376132 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036101    0.327789    0.261095    4.637227 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.327789    0.000656    4.637883 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003705    0.383625    0.275912    4.913795 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.383625    0.000038    4.913833 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.913833   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000702   20.559269 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309269   clock uncertainty
                                  0.000000   20.309269   clock reconvergence pessimism
                                 -0.350562   19.958708   library setup time
                                             19.958708   data required time
---------------------------------------------------------------------------------------------
                                             19.958708   data required time
                                             -4.913833   data arrival time
---------------------------------------------------------------------------------------------
                                             15.044874   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000454    4.376132 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036101    0.327789    0.261095    4.637227 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.327790    0.000916    4.638143 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006290    0.313033    0.261825    4.899968 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.313033    0.000138    4.900105 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.900105   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000837   20.562210 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312212   clock uncertainty
                                  0.000000   20.312212   clock reconvergence pessimism
                                 -0.338683   19.973528   library setup time
                                             19.973528   data required time
---------------------------------------------------------------------------------------------
                                             19.973528   data required time
                                             -4.900105   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073422   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000454    4.376132 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036101    0.327789    0.261095    4.637227 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.327790    0.000821    4.638047 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006006    0.307971    0.251741    4.889788 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.307971    0.000142    4.889930 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.889930   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000846   20.562220 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312220   clock uncertainty
                                  0.000000   20.312220   clock reconvergence pessimism
                                 -0.337712   19.974508   library setup time
                                             19.974508   data required time
---------------------------------------------------------------------------------------------
                                             19.974508   data required time
                                             -4.889930   data arrival time
---------------------------------------------------------------------------------------------
                                             15.084578   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000454    4.376132 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036101    0.327789    0.261095    4.637227 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.327790    0.000842    4.638069 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004605    0.268790    0.234321    4.872391 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.268790    0.000091    4.872481 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.872481   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102708    0.000352   20.561726 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.311726   clock uncertainty
                                  0.000000   20.311726   clock reconvergence pessimism
                                 -0.330200   19.981525   library setup time
                                             19.981525   data required time
---------------------------------------------------------------------------------------------
                                             19.981525   data required time
                                             -4.872481   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109045   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000454    4.376132 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036101    0.327789    0.261095    4.637227 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.327790    0.000851    4.638078 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004551    0.267411    0.233375    4.871453 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.267411    0.000057    4.871510 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.871510   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000814   20.562187 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312187   clock uncertainty
                                  0.000000   20.312187   clock reconvergence pessimism
                                 -0.329935   19.982252   library setup time
                                             19.982252   data required time
---------------------------------------------------------------------------------------------
                                             19.982252   data required time
                                             -4.871510   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110744   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004325    0.118906    0.042947    4.042947 ^ ena (in)
                                                         ena (net)
                      0.118906    0.000000    4.042947 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018027    0.335098    0.332731    4.375678 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.335098    0.000443    4.376121 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005635    0.254995    0.190300    4.566421 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.254995    0.000073    4.566494 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004282    0.334264    0.275966    4.842460 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.334264    0.000050    4.842511 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.842511   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099485    0.000679   20.559246 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309246   clock uncertainty
                                  0.000000   20.309246   clock reconvergence pessimism
                                 -0.342953   19.966293   library setup time
                                             19.966293   data required time
---------------------------------------------------------------------------------------------
                                             19.966293   data required time
                                             -4.842511   data arrival time
---------------------------------------------------------------------------------------------
                                             15.123783   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390073    0.001683    5.180398 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180398   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000730   20.559298 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309298   clock uncertainty
                                  0.000000   20.309298   clock reconvergence pessimism
                                  0.200898   20.510197   library recovery time
                                             20.510197   data required time
---------------------------------------------------------------------------------------------
                                             20.510197   data required time
                                             -5.180398   data arrival time
---------------------------------------------------------------------------------------------
                                             15.329799   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390068    0.001459    5.180174 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180174   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000702   20.559269 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309269   clock uncertainty
                                  0.000000   20.309269   clock reconvergence pessimism
                                  0.200899   20.510168   library recovery time
                                             20.510168   data required time
---------------------------------------------------------------------------------------------
                                             20.510168   data required time
                                             -5.180174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.329993   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390063    0.001225    5.179941 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179941   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099485    0.000679   20.559246 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309246   clock uncertainty
                                  0.000000   20.309246   clock reconvergence pessimism
                                  0.200900   20.510147   library recovery time
                                             20.510147   data required time
---------------------------------------------------------------------------------------------
                                             20.510147   data required time
                                             -5.179941   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330207   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390088    0.002219    5.180934 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180934   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000670   20.562044 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312044   clock uncertainty
                                  0.000000   20.312044   clock reconvergence pessimism
                                  0.201342   20.513388   library recovery time
                                             20.513388   data required time
---------------------------------------------------------------------------------------------
                                             20.513388   data required time
                                             -5.180934   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332452   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390088    0.002233    5.180949 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180949   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000682   20.562056 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312057   clock uncertainty
                                  0.000000   20.312057   clock reconvergence pessimism
                                  0.201342   20.513399   library recovery time
                                             20.513399   data required time
---------------------------------------------------------------------------------------------
                                             20.513399   data required time
                                             -5.180949   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332451   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390076    0.001810    5.180525 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180525   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102708    0.000352   20.561726 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.311726   clock uncertainty
                                  0.000000   20.311726   clock reconvergence pessimism
                                  0.201344   20.513071   library recovery time
                                             20.513071   data required time
---------------------------------------------------------------------------------------------
                                             20.513071   data required time
                                             -5.180525   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332546   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390086    0.002168    5.180883 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180883   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000739   20.562113 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312113   clock uncertainty
                                  0.000000   20.312113   clock reconvergence pessimism
                                  0.201342   20.513456   library recovery time
                                             20.513456   data required time
---------------------------------------------------------------------------------------------
                                             20.513456   data required time
                                             -5.180883   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332573   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390088    0.002235    5.180950 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180950   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000846   20.562220 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312220   clock uncertainty
                                  0.000000   20.312220   clock reconvergence pessimism
                                  0.201342   20.513563   library recovery time
                                             20.513563   data required time
---------------------------------------------------------------------------------------------
                                             20.513563   data required time
                                             -5.180950   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332614   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390087    0.002212    5.180927 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180927   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000837   20.562210 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312212   clock uncertainty
                                  0.000000   20.312212   clock reconvergence pessimism
                                  0.201342   20.513554   library recovery time
                                             20.513554   data required time
---------------------------------------------------------------------------------------------
                                             20.513554   data required time
                                             -5.180927   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332628   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001091    4.678956 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087648    0.390047    0.499759    5.178715 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390086    0.002171    5.180886 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.180886   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113719    0.000995   20.323771 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035662    0.102708    0.237604   20.561373 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102709    0.000814   20.562187 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.312187   clock uncertainty
                                  0.000000   20.312187   clock reconvergence pessimism
                                  0.201343   20.513531   library recovery time
                                             20.513531   data required time
---------------------------------------------------------------------------------------------
                                             20.513531   data required time
                                             -5.180886   data arrival time
---------------------------------------------------------------------------------------------
                                             15.332645   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001110    4.678975 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052747    0.458795    0.435040    5.114016 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.458805    0.001212    5.115228 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.115228   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000728   20.559296 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309296   clock uncertainty
                                  0.000000   20.309296   clock reconvergence pessimism
                                  0.190209   20.499504   library recovery time
                                             20.499504   data required time
---------------------------------------------------------------------------------------------
                                             20.499504   data required time
                                             -5.115228   data arrival time
---------------------------------------------------------------------------------------------
                                             15.384277   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001110    4.678975 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052747    0.458795    0.435040    5.114016 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.458805    0.001189    5.115205 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.115205   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000711   20.559277 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309278   clock uncertainty
                                  0.000000   20.309278   clock reconvergence pessimism
                                  0.190209   20.499487   library recovery time
                                             20.499487   data required time
---------------------------------------------------------------------------------------------
                                             20.499487   data required time
                                             -5.115205   data arrival time
---------------------------------------------------------------------------------------------
                                             15.384283   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005334    0.135007    0.052616    4.052616 ^ rst_n (in)
                                                         rst_n (net)
                      0.135007    0.000000    4.052616 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006720    0.160043    0.230544    4.283160 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.160043    0.000091    4.283251 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.050987    0.444852    0.394614    4.677865 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.444861    0.001110    4.678975 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.052747    0.458795    0.435040    5.114016 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.458797    0.000531    5.114547 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114547   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027955    0.147347    0.069914   20.069914 ^ clk (in)
                                                         clk (net)
                      0.147349    0.000000   20.069914 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048424    0.113716    0.252861   20.322775 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113717    0.000657   20.323433 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031941    0.099485    0.235135   20.558567 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099486    0.000712   20.559278 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309280   clock uncertainty
                                  0.000000   20.309280   clock reconvergence pessimism
                                  0.190210   20.499491   library recovery time
                                             20.499491   data required time
---------------------------------------------------------------------------------------------
                                             20.499491   data required time
                                             -5.114547   data arrival time
---------------------------------------------------------------------------------------------
                                             15.384944   slack (MET)



