

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Thu Nov  7 02:46:24 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  758|  758|  758|  758|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop         |  752|  752|       188|          -|          -|     4|    no    |
        | + data_read_loop  |   35|   35|         5|          1|          1|    32|    yes   |
        | + subloop         |  141|  141|        16|          2|          1|    64|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 2, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 11 12 13 14 15 }
  Pipeline-1 : II = 2, D = 16, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 34 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 16 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 17 
17 --> 33 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 17 
33 --> 3 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cmpr_local_15_V = alloca i1024"   --->   Operation 38 'alloca' 'cmpr_local_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_1 = alloca i1024"   --->   Operation 39 'alloca' 'cmpr_local_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_2 = alloca i1024"   --->   Operation 40 'alloca' 'cmpr_local_15_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_3 = alloca i1024"   --->   Operation 41 'alloca' 'cmpr_local_15_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_4 = alloca i1024"   --->   Operation 42 'alloca' 'cmpr_local_15_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_5 = alloca i1024"   --->   Operation 43 'alloca' 'cmpr_local_15_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_6 = alloca i1024"   --->   Operation 44 'alloca' 'cmpr_local_15_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_7 = alloca i1024"   --->   Operation 45 'alloca' 'cmpr_local_15_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_8 = alloca i1024"   --->   Operation 46 'alloca' 'cmpr_local_15_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_9 = alloca i1024"   --->   Operation 47 'alloca' 'cmpr_local_15_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_10 = alloca i1024"   --->   Operation 48 'alloca' 'cmpr_local_15_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_11 = alloca i1024"   --->   Operation 49 'alloca' 'cmpr_local_15_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_12 = alloca i1024"   --->   Operation 50 'alloca' 'cmpr_local_15_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_13 = alloca i1024"   --->   Operation 51 'alloca' 'cmpr_local_15_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_14 = alloca i1024"   --->   Operation 52 'alloca' 'cmpr_local_15_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_15 = alloca i1024"   --->   Operation 53 'alloca' 'cmpr_local_15_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V = alloca i11"   --->   Operation 54 'alloca' 'cmprpop_local_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_1 = alloca i11"   --->   Operation 55 'alloca' 'cmprpop_local_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_2 = alloca i11"   --->   Operation 56 'alloca' 'cmprpop_local_15_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_3 = alloca i11"   --->   Operation 57 'alloca' 'cmprpop_local_15_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_4 = alloca i11"   --->   Operation 58 'alloca' 'cmprpop_local_15_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_5 = alloca i11"   --->   Operation 59 'alloca' 'cmprpop_local_15_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_6 = alloca i11"   --->   Operation 60 'alloca' 'cmprpop_local_15_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_7 = alloca i11"   --->   Operation 61 'alloca' 'cmprpop_local_15_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_8 = alloca i11"   --->   Operation 62 'alloca' 'cmprpop_local_15_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_9 = alloca i11"   --->   Operation 63 'alloca' 'cmprpop_local_15_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_10 = alloca i11"   --->   Operation 64 'alloca' 'cmprpop_local_15_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_11 = alloca i11"   --->   Operation 65 'alloca' 'cmprpop_local_15_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_12 = alloca i11"   --->   Operation 66 'alloca' 'cmprpop_local_15_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_13 = alloca i11"   --->   Operation 67 'alloca' 'cmprpop_local_15_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_14 = alloca i11"   --->   Operation 68 'alloca' 'cmprpop_local_15_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_15 = alloca i11"   --->   Operation 69 'alloca' 'cmprpop_local_15_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%output_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_V)"   --->   Operation 70 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)"   --->   Operation 71 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output_V3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %output_V_read, i32 6, i32 63)"   --->   Operation 72 'partselect' 'output_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %input_V_read, i32 6, i32 63)"   --->   Operation 73 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = zext i58 %output_V3 to i64"   --->   Operation 74 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512* %gmem1, i64 %empty"   --->   Operation 75 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast = zext i58 %tmp_3 to i59"   --->   Operation 76 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !118"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !124"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @tancalc_str) nounwind"   --->   Operation 79 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:73]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:74]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:76]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %output_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:78]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.43ns)   --->   "%gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem1_addr, i32 256)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 85 'writereq' 'gmem1_addr_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 86 [1/1] (0.60ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%cmpr_chunk_num_assign = phi i3 [ 0, %0 ], [ %cmpr_chunk_num, %mainloop_end ]"   --->   Operation 87 'phi' 'cmpr_chunk_num_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln92 = icmp eq i3 %cmpr_chunk_num_assign, -4" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 88 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 89 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.26ns)   --->   "%cmpr_chunk_num = add i3 %cmpr_chunk_num_assign, 1" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 90 'add' 'cmpr_chunk_num' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %3, label %mainloop_begin" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %cmpr_chunk_num_assign to i2" [tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 92 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4(i2 -2, i2 %trunc_ln93, i4 0)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 93 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i8 %or_ln to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 94 'zext' 'zext_ln219' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln219 = add i59 %p_cast, %zext_ln219" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 95 'add' 'add_ln219' <Predicate = (!icmp_ln92)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [5/5] (2.43ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 96 'writeresp' 'gmem1_addr_wr_resp' <Predicate = (icmp_ln92)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i59 %add_ln219 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 97 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512* %gmem0, i64 %zext_ln219_1" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 98 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [7/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 99 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 100 [6/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 100 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 101 [5/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 101 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 102 [4/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 102 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 103 [3/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 103 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 104 [2/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 104 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 106 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 107 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [1/1] (0.60ns)   --->   "br label %2" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.60>

State 11 <SV = 10> <Delay = 0.74>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%data_part_num_0_i24 = phi i6 [ 0, %mainloop_begin ], [ %data_part_num, %data_read_loop_end ]"   --->   Operation 109 'phi' 'data_part_num_0_i24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.61ns)   --->   "%icmp_ln27 = icmp eq i6 %data_part_num_0_i24, -32" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 110 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 111 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.43ns)   --->   "%data_part_num = add i6 %data_part_num_0_i24, 1" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 112 'add' 'data_part_num' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %data_read.exit32.preheader, label %data_read_loop_begin" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %data_part_num_0_i24, i32 1, i32 4)" [tancoeff/tancoeff/tancalc.cpp:29->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 114 'partselect' 'trunc_ln29_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %data_part_num_0_i24 to i1" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 115 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 116 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 14)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 117 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 13)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 118 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 12)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 119 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 11)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 120 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 10)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 121 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 9)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 122 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 8)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 123 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 7)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 124 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 6)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 125 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 5)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 126 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 4)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 127 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 3)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 128 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 2)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 129 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 1)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 130 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 0)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 131 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 15)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 132 [1/1] (2.43ns)   --->   "%temp_input_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 132 'read' 'temp_input_V' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 133 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln29_1, label %branch15 [
    i4 0, label %data_read_loop_begin.branch0_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 133 'switch' <Predicate = true> <Delay = 0.61>
ST_12 : Operation 134 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln29_1, label %branch31 [
    i4 0, label %branch0.data_read_loop_end_crit_edge
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 134 'switch' <Predicate = true> <Delay = 0.61>

State 13 <SV = 12> <Delay = 0.75>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 136 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:28->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 137 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln30, i9 0)" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 138 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%num_hi = or i10 %shl_ln1, 511" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 139 'or' 'num_hi' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%cmpr_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V)" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 140 'bitconcatenate' 'cmpr_local_0_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 141 'store' <Predicate = (trunc_ln29_1 == 14)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 142 'store' <Predicate = (trunc_ln29_1 == 13)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 143 'store' <Predicate = (trunc_ln29_1 == 12)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 144 'store' <Predicate = (trunc_ln29_1 == 11)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 145 'store' <Predicate = (trunc_ln29_1 == 10)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 146 'store' <Predicate = (trunc_ln29_1 == 9)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 147 'store' <Predicate = (trunc_ln29_1 == 8)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 148 'store' <Predicate = (trunc_ln29_1 == 7)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 149 'store' <Predicate = (trunc_ln29_1 == 6)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 150 'store' <Predicate = (trunc_ln29_1 == 5)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 151 'store' <Predicate = (trunc_ln29_1 == 4)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 152 'store' <Predicate = (trunc_ln29_1 == 3)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 153 'store' <Predicate = (trunc_ln29_1 == 2)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 154 'store' <Predicate = (trunc_ln29_1 == 1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 155 'store' <Predicate = (trunc_ln29_1 == 0)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 156 'store' <Predicate = (trunc_ln29_1 == 15)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln647 = zext i10 %num_hi to i11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 157 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln647 = xor i11 %zext_ln647, 1023" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 158 'xor' 'xor_ln647' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln647_1 = zext i11 %xor_ln647 to i1024" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 159 'zext' 'zext_ln647_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln647 = lshr i1024 -1, %zext_ln647_1" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 160 'lshr' 'lshr_ln647' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.75ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %cmpr_local_0_V, %lshr_ln647" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 161 'and' 'p_Result_s' <Predicate = true> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i1024 %p_Result_s to i512" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 162 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 163 [2/2] (2.43ns)   --->   "%cmprpop_local_0_V = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 163 'call' 'cmprpop_local_0_V' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 164 'br' <Predicate = (trunc_ln29_1 == 14)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 165 'br' <Predicate = (trunc_ln29_1 == 13)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 166 'br' <Predicate = (trunc_ln29_1 == 12)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 167 'br' <Predicate = (trunc_ln29_1 == 11)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 168 'br' <Predicate = (trunc_ln29_1 == 10)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 169 'br' <Predicate = (trunc_ln29_1 == 9)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 170 'br' <Predicate = (trunc_ln29_1 == 8)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 171 'br' <Predicate = (trunc_ln29_1 == 7)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 172 'br' <Predicate = (trunc_ln29_1 == 6)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 173 'br' <Predicate = (trunc_ln29_1 == 5)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 174 'br' <Predicate = (trunc_ln29_1 == 4)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 175 'br' <Predicate = (trunc_ln29_1 == 3)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 176 'br' <Predicate = (trunc_ln29_1 == 2)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 177 'br' <Predicate = (trunc_ln29_1 == 1)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 178 'br' <Predicate = (trunc_ln29_1 == 0)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 179 'br' <Predicate = (trunc_ln29_1 == 15)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.99>
ST_15 : Operation 180 [1/2] (0.99ns)   --->   "%cmprpop_local_0_V = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 180 'call' 'cmprpop_local_0_V' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%cmprpop_local_0_V_2 = zext i10 %cmprpop_local_0_V to i11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 181 'zext' 'cmprpop_local_0_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 182 'store' <Predicate = (trunc_ln29_1 == 14)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 183 'store' <Predicate = (trunc_ln29_1 == 13)> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 184 'store' <Predicate = (trunc_ln29_1 == 12)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 185 'store' <Predicate = (trunc_ln29_1 == 11)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 186 'store' <Predicate = (trunc_ln29_1 == 10)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 187 'store' <Predicate = (trunc_ln29_1 == 9)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 188 'store' <Predicate = (trunc_ln29_1 == 8)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 189 'store' <Predicate = (trunc_ln29_1 == 7)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 190 'store' <Predicate = (trunc_ln29_1 == 6)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 191 'store' <Predicate = (trunc_ln29_1 == 5)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 192 'store' <Predicate = (trunc_ln29_1 == 4)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 193 'store' <Predicate = (trunc_ln29_1 == 3)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 194 'store' <Predicate = (trunc_ln29_1 == 2)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 195 'store' <Predicate = (trunc_ln29_1 == 1)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 196 'store' <Predicate = (trunc_ln29_1 == 0)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 197 'store' <Predicate = (trunc_ln29_1 == 15)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)" [tancoeff/tancoeff/tancalc.cpp:42->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 198 'specregionend' 'empty_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "br label %2" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 199 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 0.60>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_load = load i11* %cmprpop_local_15_V" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 200 'load' 'cmprpop_local_15_V_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_1_load = load i11* %cmprpop_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 201 'load' 'cmprpop_local_15_V_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_2_load = load i11* %cmprpop_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 202 'load' 'cmprpop_local_15_V_2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_3_load = load i11* %cmprpop_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 203 'load' 'cmprpop_local_15_V_3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_4_load = load i11* %cmprpop_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 204 'load' 'cmprpop_local_15_V_4_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_5_load = load i11* %cmprpop_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 205 'load' 'cmprpop_local_15_V_5_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_6_load = load i11* %cmprpop_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 206 'load' 'cmprpop_local_15_V_6_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_7_load = load i11* %cmprpop_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 207 'load' 'cmprpop_local_15_V_7_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_8_load = load i11* %cmprpop_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 208 'load' 'cmprpop_local_15_V_8_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_9_load = load i11* %cmprpop_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 209 'load' 'cmprpop_local_15_V_9_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_10_load = load i11* %cmprpop_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 210 'load' 'cmprpop_local_15_V_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_11_load = load i11* %cmprpop_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 211 'load' 'cmprpop_local_15_V_11_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_12_load = load i11* %cmprpop_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 212 'load' 'cmprpop_local_15_V_12_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_13_load = load i11* %cmprpop_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 213 'load' 'cmprpop_local_15_V_13_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_14_load = load i11* %cmprpop_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 214 'load' 'cmprpop_local_15_V_14_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_15_load = load i11* %cmprpop_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 215 'load' 'cmprpop_local_15_V_15_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i11 %cmprpop_local_15_V_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 216 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i11 %cmprpop_local_15_V_1_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 217 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i11 %cmprpop_local_15_V_2_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 218 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i11 %cmprpop_local_15_V_3_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 219 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i11 %cmprpop_local_15_V_4_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 220 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i11 %cmprpop_local_15_V_5_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 221 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i11 %cmprpop_local_15_V_6_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 222 'zext' 'zext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln215_22 = zext i11 %cmprpop_local_15_V_7_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 223 'zext' 'zext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln215_25 = zext i11 %cmprpop_local_15_V_8_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 224 'zext' 'zext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln215_28 = zext i11 %cmprpop_local_15_V_9_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 225 'zext' 'zext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln215_31 = zext i11 %cmprpop_local_15_V_10_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 226 'zext' 'zext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln215_34 = zext i11 %cmprpop_local_15_V_11_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 227 'zext' 'zext_ln215_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln215_37 = zext i11 %cmprpop_local_15_V_12_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 228 'zext' 'zext_ln215_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln215_40 = zext i11 %cmprpop_local_15_V_13_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 229 'zext' 'zext_ln215_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln215_43 = zext i11 %cmprpop_local_15_V_14_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 230 'zext' 'zext_ln215_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln215_46 = zext i11 %cmprpop_local_15_V_15_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 231 'zext' 'zext_ln215_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.60ns)   --->   "br label %data_read.exit32" [tancoeff/tancoeff/tancalc.cpp:60->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.60>

State 17 <SV = 12> <Delay = 0.78>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%data_num_assign = phi i7 [ %data_num, %subloop ], [ 0, %data_read.exit32.preheader ]"   --->   Operation 233 'phi' 'data_num_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.59ns)   --->   "%icmp_ln134 = icmp eq i7 %data_num_assign, -64" [tancoeff/tancoeff/tancalc.cpp:134]   --->   Operation 234 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 235 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.40ns)   --->   "%data_num = add i7 %data_num_assign, 1" [tancoeff/tancoeff/tancalc.cpp:134]   --->   Operation 236 'add' 'data_num' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %mainloop_end, label %subloop" [tancoeff/tancoeff/tancalc.cpp:134]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln137 = shl i7 %data_num_assign, 1" [tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 238 'shl' 'shl_ln137' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i7 %shl_ln137 to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 239 'zext' 'zext_ln219_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.78ns)   --->   "%add_ln219_1 = add i59 %p_cast, %zext_ln219_2" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 240 'add' 'add_ln219_1' <Predicate = (!icmp_ln134)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.43>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln219_3 = zext i59 %add_ln219_1 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 241 'zext' 'zext_ln219_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i512* %gmem0, i64 %zext_ln219_3" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 242 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_18 : Operation 243 [7/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 243 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln219_2)   --->   "%or_ln32 = or i7 %shl_ln137, 1" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 244 'or' 'or_ln32' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln219_2)   --->   "%zext_ln219_4 = zext i7 %or_ln32 to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 245 'zext' 'zext_ln219_4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln219_2 = add i59 %p_cast, %zext_ln219_4" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 246 'add' 'add_ln219_2' <Predicate = (!icmp_ln134)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 2.43>
ST_19 : Operation 247 [6/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 247 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln219_5 = zext i59 %add_ln219_2 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 248 'zext' 'zext_ln219_5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i512* %gmem0, i64 %zext_ln219_5" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 249 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_19 : Operation 250 [7/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 250 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 2.43>
ST_20 : Operation 251 [5/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 251 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 252 [6/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 252 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 2.43>
ST_21 : Operation 253 [4/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 253 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 254 [5/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 254 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 2.43>
ST_22 : Operation 255 [3/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 255 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 256 [4/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 256 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 2.43>
ST_23 : Operation 257 [2/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 257 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 258 [3/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 258 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 2.43>
ST_24 : Operation 259 [1/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 259 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 260 [2/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 260 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 2.43>
ST_25 : Operation 261 [1/1] (2.43ns)   --->   "%input_V_load = call i512 @_ssdm_op_Read.m_axi.volatile.i512P(i512* %gmem0_addr_1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 261 'read' 'input_V_load' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 262 [1/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 262 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 2.43>
ST_26 : Operation 263 [1/1] (2.43ns)   --->   "%gmem0_addr_2_read = call i512 @_ssdm_op_Read.m_axi.volatile.i512P(i512* %gmem0_addr_2)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 263 'read' 'gmem0_addr_2_read' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 2.43>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_load = load i1024* %cmpr_local_15_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 264 'load' 'cmpr_local_15_V_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_1_load = load i1024* %cmpr_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 265 'load' 'cmpr_local_15_V_1_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_2_load = load i1024* %cmpr_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 266 'load' 'cmpr_local_15_V_2_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_3_load = load i1024* %cmpr_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 267 'load' 'cmpr_local_15_V_3_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_4_load = load i1024* %cmpr_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 268 'load' 'cmpr_local_15_V_4_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_5_load = load i1024* %cmpr_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 269 'load' 'cmpr_local_15_V_5_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_6_load = load i1024* %cmpr_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 270 'load' 'cmpr_local_15_V_6_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_7_load = load i1024* %cmpr_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 271 'load' 'cmpr_local_15_V_7_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%ref_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %gmem0_addr_2_read)" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 272 'bitconcatenate' 'ref_local_0_V' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_27 : Operation 273 [2/2] (2.43ns)   --->   "%refpop_local_0_V = call fastcc i10 @popcnt(i512 %gmem0_addr_2_read)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 273 'call' 'refpop_local_0_V' <Predicate = (!icmp_ln134)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 274 [1/1] (0.35ns)   --->   "%and_ln1355 = and i1024 %cmpr_local_15_V_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 274 'and' 'and_ln1355' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.35ns)   --->   "%and_ln1355_1 = and i1024 %cmpr_local_15_V_1_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 275 'and' 'and_ln1355_1' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.35ns)   --->   "%and_ln1355_2 = and i1024 %cmpr_local_15_V_2_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 276 'and' 'and_ln1355_2' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (0.35ns)   --->   "%and_ln1355_3 = and i1024 %cmpr_local_15_V_3_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 277 'and' 'and_ln1355_3' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.35ns)   --->   "%and_ln1355_4 = and i1024 %cmpr_local_15_V_4_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 278 'and' 'and_ln1355_4' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (0.35ns)   --->   "%and_ln1355_5 = and i1024 %cmpr_local_15_V_5_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 279 'and' 'and_ln1355_5' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.35ns)   --->   "%and_ln1355_6 = and i1024 %cmpr_local_15_V_6_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 280 'and' 'and_ln1355_6' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.35ns)   --->   "%and_ln1355_7 = and i1024 %cmpr_local_15_V_7_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 281 'and' 'and_ln1355_7' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.14>
ST_28 : Operation 282 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_8_load = load i1024* %cmpr_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 282 'load' 'cmpr_local_15_V_8_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 283 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_9_load = load i1024* %cmpr_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 283 'load' 'cmpr_local_15_V_9_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 284 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_10_load = load i1024* %cmpr_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 284 'load' 'cmpr_local_15_V_10_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_11_load = load i1024* %cmpr_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 285 'load' 'cmpr_local_15_V_11_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_12_load = load i1024* %cmpr_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 286 'load' 'cmpr_local_15_V_12_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_13_load = load i1024* %cmpr_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 287 'load' 'cmpr_local_15_V_13_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_14_load = load i1024* %cmpr_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 288 'load' 'cmpr_local_15_V_14_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_15_load = load i1024* %cmpr_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 289 'load' 'cmpr_local_15_V_15_load' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_28 : Operation 290 [1/2] (0.99ns)   --->   "%refpop_local_0_V = call fastcc i10 @popcnt(i512 %gmem0_addr_2_read)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:137]   --->   Operation 290 'call' 'refpop_local_0_V' <Predicate = (!icmp_ln134)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 291 [2/2] (2.14ns)   --->   "%op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 291 'call' 'op2_V_assign_2' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 292 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 292 'call' 'op2_V_assign_2_0_1' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 293 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 293 'call' 'op2_V_assign_2_0_2' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 294 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 294 'call' 'op2_V_assign_2_0_3' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 295 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 295 'call' 'op2_V_assign_2_0_4' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 296 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 296 'call' 'op2_V_assign_2_0_5' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 297 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 297 'call' 'op2_V_assign_2_0_6' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 298 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 298 'call' 'op2_V_assign_2_0_7' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 299 [1/1] (0.35ns)   --->   "%and_ln1355_8 = and i1024 %cmpr_local_15_V_8_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 299 'and' 'and_ln1355_8' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [1/1] (0.35ns)   --->   "%and_ln1355_9 = and i1024 %cmpr_local_15_V_9_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 300 'and' 'and_ln1355_9' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 301 [1/1] (0.35ns)   --->   "%and_ln1355_10 = and i1024 %cmpr_local_15_V_10_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 301 'and' 'and_ln1355_10' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 302 [1/1] (0.35ns)   --->   "%and_ln1355_11 = and i1024 %cmpr_local_15_V_11_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 302 'and' 'and_ln1355_11' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/1] (0.35ns)   --->   "%and_ln1355_12 = and i1024 %cmpr_local_15_V_12_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 303 'and' 'and_ln1355_12' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 304 [1/1] (0.35ns)   --->   "%and_ln1355_13 = and i1024 %cmpr_local_15_V_13_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 304 'and' 'and_ln1355_13' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (0.35ns)   --->   "%and_ln1355_14 = and i1024 %cmpr_local_15_V_14_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 305 'and' 'and_ln1355_14' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [1/1] (0.35ns)   --->   "%and_ln1355_15 = and i1024 %cmpr_local_15_V_15_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 306 'and' 'and_ln1355_15' <Predicate = (!icmp_ln134)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.14>
ST_29 : Operation 307 [1/2] (1.53ns)   --->   "%op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 307 'call' 'op2_V_assign_2' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 308 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 308 'call' 'op2_V_assign_2_0_1' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 309 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 309 'call' 'op2_V_assign_2_0_2' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 310 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 310 'call' 'op2_V_assign_2_0_3' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 311 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 311 'call' 'op2_V_assign_2_0_4' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 312 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 312 'call' 'op2_V_assign_2_0_5' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 313 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 313 'call' 'op2_V_assign_2_0_6' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 314 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 314 'call' 'op2_V_assign_2_0_7' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 315 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 315 'call' 'op2_V_assign_2_0_8' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 316 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 316 'call' 'op2_V_assign_2_0_9' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 317 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 317 'call' 'op2_V_assign_2_0_s' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 318 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 318 'call' 'op2_V_assign_2_0_10' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 319 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 319 'call' 'op2_V_assign_2_0_11' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 320 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 320 'call' 'op2_V_assign_2_0_12' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 321 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 321 'call' 'op2_V_assign_2_0_13' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 322 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 322 'call' 'op2_V_assign_2_0_14' <Predicate = (!icmp_ln134)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 25> <Delay = 1.94>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i10 %refpop_local_0_V to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 323 'zext' 'zext_ln215' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.53ns)   --->   "%add_ln1353 = add i12 %zext_ln215_1, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 324 'add' 'add_ln1353' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i12 %add_ln1353 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 325 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i11 %op2_V_assign_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 326 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 327 [1/1] (0.52ns)   --->   "%sub_ln1354 = sub i13 %zext_ln215_2, %zext_ln215_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 327 'sub' 'sub_ln1354' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 328 [1/1] (0.53ns)   --->   "%add_ln1353_1 = add i12 %zext_ln215_4, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 328 'add' 'add_ln1353_1' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i12 %add_ln1353_1 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 329 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i11 %op2_V_assign_2_0_1 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 330 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.52ns)   --->   "%sub_ln1354_1 = sub i13 %zext_ln215_5, %zext_ln215_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 331 'sub' 'sub_ln1354_1' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 332 [1/1] (0.53ns)   --->   "%add_ln1353_2 = add i12 %zext_ln215_7, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 332 'add' 'add_ln1353_2' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i12 %add_ln1353_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 333 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i11 %op2_V_assign_2_0_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 334 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 335 [1/1] (0.52ns)   --->   "%sub_ln1354_2 = sub i13 %zext_ln215_8, %zext_ln215_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 335 'sub' 'sub_ln1354_2' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 336 [1/1] (0.64ns)   --->   "%icmp_ln54 = icmp slt i13 %zext_ln215_9, %sub_ln1354_2" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 336 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54 = xor i1 %icmp_ln54, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 337 'xor' 'xor_ln54' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 338 [1/1] (0.53ns)   --->   "%add_ln1353_3 = add i12 %zext_ln215_10, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 338 'add' 'add_ln1353_3' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i12 %add_ln1353_3 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 339 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i11 %op2_V_assign_2_0_3 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 340 'zext' 'zext_ln215_12' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 341 [1/1] (0.52ns)   --->   "%sub_ln1354_3 = sub i13 %zext_ln215_11, %zext_ln215_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 341 'sub' 'sub_ln1354_3' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 342 [1/1] (0.64ns)   --->   "%icmp_ln54_1 = icmp slt i13 %zext_ln215_12, %sub_ln1354_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 342 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54_1 = xor i1 %icmp_ln54_1, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 343 'xor' 'xor_ln54_1' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 344 [1/1] (0.53ns)   --->   "%add_ln1353_4 = add i12 %zext_ln215_13, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 344 'add' 'add_ln1353_4' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i12 %add_ln1353_4 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 345 'zext' 'zext_ln215_14' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i11 %op2_V_assign_2_0_4 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 346 'zext' 'zext_ln215_15' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 347 [1/1] (0.52ns)   --->   "%sub_ln1354_4 = sub i13 %zext_ln215_14, %zext_ln215_15" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 347 'sub' 'sub_ln1354_4' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 348 [1/1] (0.64ns)   --->   "%icmp_ln54_2 = icmp slt i13 %zext_ln215_15, %sub_ln1354_4" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 348 'icmp' 'icmp_ln54_2' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_2 = xor i1 %icmp_ln54_2, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 349 'xor' 'xor_ln54_2' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 350 [1/1] (0.53ns)   --->   "%add_ln1353_5 = add i12 %zext_ln215_16, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 350 'add' 'add_ln1353_5' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i12 %add_ln1353_5 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 351 'zext' 'zext_ln215_17' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i11 %op2_V_assign_2_0_5 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 352 'zext' 'zext_ln215_18' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.52ns)   --->   "%sub_ln1354_5 = sub i13 %zext_ln215_17, %zext_ln215_18" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 353 'sub' 'sub_ln1354_5' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 354 [1/1] (0.64ns)   --->   "%icmp_ln54_3 = icmp slt i13 %zext_ln215_18, %sub_ln1354_5" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 354 'icmp' 'icmp_ln54_3' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_3 = xor i1 %icmp_ln54_3, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 355 'xor' 'xor_ln54_3' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 356 [1/1] (0.53ns)   --->   "%add_ln1353_6 = add i12 %zext_ln215_19, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 356 'add' 'add_ln1353_6' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i12 %add_ln1353_6 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 357 'zext' 'zext_ln215_20' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln215_21 = zext i11 %op2_V_assign_2_0_6 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 358 'zext' 'zext_ln215_21' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.52ns)   --->   "%sub_ln1354_6 = sub i13 %zext_ln215_20, %zext_ln215_21" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 359 'sub' 'sub_ln1354_6' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 360 [1/1] (0.64ns)   --->   "%icmp_ln54_4 = icmp slt i13 %zext_ln215_21, %sub_ln1354_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 360 'icmp' 'icmp_ln54_4' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_4 = xor i1 %icmp_ln54_4, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 361 'xor' 'xor_ln54_4' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/1] (0.53ns)   --->   "%add_ln1353_7 = add i12 %zext_ln215_22, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 362 'add' 'add_ln1353_7' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln215_23 = zext i12 %add_ln1353_7 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 363 'zext' 'zext_ln215_23' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln215_24 = zext i11 %op2_V_assign_2_0_7 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 364 'zext' 'zext_ln215_24' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.52ns)   --->   "%sub_ln1354_7 = sub i13 %zext_ln215_23, %zext_ln215_24" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 365 'sub' 'sub_ln1354_7' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 366 [1/1] (0.64ns)   --->   "%icmp_ln54_5 = icmp slt i13 %zext_ln215_24, %sub_ln1354_7" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 366 'icmp' 'icmp_ln54_5' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_5 = xor i1 %icmp_ln54_5, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 367 'xor' 'xor_ln54_5' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 368 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 368 'call' 'op2_V_assign_2_0_8' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 369 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 369 'call' 'op2_V_assign_2_0_9' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 370 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 370 'call' 'op2_V_assign_2_0_s' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 371 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 371 'call' 'op2_V_assign_2_0_10' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 372 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 372 'call' 'op2_V_assign_2_0_11' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 373 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 373 'call' 'op2_V_assign_2_0_12' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 374 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 374 'call' 'op2_V_assign_2_0_13' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 375 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 375 'call' 'op2_V_assign_2_0_14' <Predicate = (!icmp_ln134)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 376 [1/1] (0.64ns)   --->   "%icmp_ln54_13 = icmp slt i13 %zext_ln215_3, %sub_ln1354" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 376 'icmp' 'icmp_ln54_13' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54_13 = xor i1 %icmp_ln54_13, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 377 'xor' 'xor_ln54_13' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 378 [1/1] (0.64ns)   --->   "%icmp_ln54_14 = icmp slt i13 %zext_ln215_6, %sub_ln1354_1" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 378 'icmp' 'icmp_ln54_14' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54_14 = xor i1 %icmp_ln54_14, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 379 'xor' 'xor_ln54_14' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%or_ln66 = or i1 %xor_ln54_13, %xor_ln54_14" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 380 'or' 'or_ln66' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%or_ln66_1 = or i1 %xor_ln54, %xor_ln54_1" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 381 'or' 'or_ln66_1' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 382 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_2 = or i1 %or_ln66_1, %or_ln66" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 382 'or' 'or_ln66_2' <Predicate = (!icmp_ln134)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%or_ln66_3 = or i1 %xor_ln54_2, %xor_ln54_3" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 383 'or' 'or_ln66_3' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%or_ln66_4 = or i1 %xor_ln54_4, %xor_ln54_5" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 384 'or' 'or_ln66_4' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%or_ln66_5 = or i1 %or_ln66_4, %or_ln66_3" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 385 'or' 'or_ln66_5' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 386 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_6 = or i1 %or_ln66_5, %or_ln66_2" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 386 'or' 'or_ln66_6' <Predicate = (!icmp_ln134)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 1.94>
ST_31 : Operation 387 [1/1] (0.53ns)   --->   "%add_ln1353_8 = add i12 %zext_ln215_25, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 387 'add' 'add_ln1353_8' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln215_26 = zext i12 %add_ln1353_8 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 388 'zext' 'zext_ln215_26' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln215_27 = zext i11 %op2_V_assign_2_0_8 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 389 'zext' 'zext_ln215_27' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (0.52ns)   --->   "%sub_ln1354_8 = sub i13 %zext_ln215_26, %zext_ln215_27" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 390 'sub' 'sub_ln1354_8' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 391 [1/1] (0.64ns)   --->   "%icmp_ln54_6 = icmp slt i13 %zext_ln215_27, %sub_ln1354_8" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 391 'icmp' 'icmp_ln54_6' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_6 = xor i1 %icmp_ln54_6, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 392 'xor' 'xor_ln54_6' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 393 [1/1] (0.53ns)   --->   "%add_ln1353_9 = add i12 %zext_ln215_28, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 393 'add' 'add_ln1353_9' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln215_29 = zext i12 %add_ln1353_9 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 394 'zext' 'zext_ln215_29' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln215_30 = zext i11 %op2_V_assign_2_0_9 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 395 'zext' 'zext_ln215_30' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (0.52ns)   --->   "%sub_ln1354_9 = sub i13 %zext_ln215_29, %zext_ln215_30" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 396 'sub' 'sub_ln1354_9' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 397 [1/1] (0.64ns)   --->   "%icmp_ln54_7 = icmp slt i13 %zext_ln215_30, %sub_ln1354_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 397 'icmp' 'icmp_ln54_7' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_7 = xor i1 %icmp_ln54_7, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 398 'xor' 'xor_ln54_7' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 399 [1/1] (0.53ns)   --->   "%add_ln1353_10 = add i12 %zext_ln215_31, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 399 'add' 'add_ln1353_10' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln215_32 = zext i12 %add_ln1353_10 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 400 'zext' 'zext_ln215_32' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln215_33 = zext i11 %op2_V_assign_2_0_s to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 401 'zext' 'zext_ln215_33' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (0.52ns)   --->   "%sub_ln1354_10 = sub i13 %zext_ln215_32, %zext_ln215_33" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 402 'sub' 'sub_ln1354_10' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.64ns)   --->   "%icmp_ln54_8 = icmp slt i13 %zext_ln215_33, %sub_ln1354_10" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 403 'icmp' 'icmp_ln54_8' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_8 = xor i1 %icmp_ln54_8, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 404 'xor' 'xor_ln54_8' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 405 [1/1] (0.53ns)   --->   "%add_ln1353_11 = add i12 %zext_ln215_34, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 405 'add' 'add_ln1353_11' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln215_35 = zext i12 %add_ln1353_11 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 406 'zext' 'zext_ln215_35' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln215_36 = zext i11 %op2_V_assign_2_0_10 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 407 'zext' 'zext_ln215_36' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (0.52ns)   --->   "%sub_ln1354_11 = sub i13 %zext_ln215_35, %zext_ln215_36" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 408 'sub' 'sub_ln1354_11' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [1/1] (0.64ns)   --->   "%icmp_ln54_9 = icmp slt i13 %zext_ln215_36, %sub_ln1354_11" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 409 'icmp' 'icmp_ln54_9' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_9 = xor i1 %icmp_ln54_9, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 410 'xor' 'xor_ln54_9' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 411 [1/1] (0.53ns)   --->   "%add_ln1353_12 = add i12 %zext_ln215_37, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 411 'add' 'add_ln1353_12' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln215_38 = zext i12 %add_ln1353_12 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 412 'zext' 'zext_ln215_38' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln215_39 = zext i11 %op2_V_assign_2_0_11 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 413 'zext' 'zext_ln215_39' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (0.52ns)   --->   "%sub_ln1354_12 = sub i13 %zext_ln215_38, %zext_ln215_39" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 414 'sub' 'sub_ln1354_12' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 415 [1/1] (0.64ns)   --->   "%icmp_ln54_10 = icmp slt i13 %zext_ln215_39, %sub_ln1354_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 415 'icmp' 'icmp_ln54_10' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln54_10 = xor i1 %icmp_ln54_10, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 416 'xor' 'xor_ln54_10' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 417 [1/1] (0.53ns)   --->   "%add_ln1353_13 = add i12 %zext_ln215_40, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 417 'add' 'add_ln1353_13' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln215_41 = zext i12 %add_ln1353_13 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 418 'zext' 'zext_ln215_41' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln215_42 = zext i11 %op2_V_assign_2_0_12 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 419 'zext' 'zext_ln215_42' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (0.52ns)   --->   "%sub_ln1354_13 = sub i13 %zext_ln215_41, %zext_ln215_42" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 420 'sub' 'sub_ln1354_13' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [1/1] (0.64ns)   --->   "%icmp_ln54_11 = icmp slt i13 %zext_ln215_42, %sub_ln1354_13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 421 'icmp' 'icmp_ln54_11' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln54_11 = xor i1 %icmp_ln54_11, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 422 'xor' 'xor_ln54_11' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 423 [1/1] (0.53ns)   --->   "%add_ln1353_14 = add i12 %zext_ln215_43, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 423 'add' 'add_ln1353_14' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln215_44 = zext i12 %add_ln1353_14 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 424 'zext' 'zext_ln215_44' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln215_45 = zext i11 %op2_V_assign_2_0_13 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 425 'zext' 'zext_ln215_45' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (0.52ns)   --->   "%sub_ln1354_14 = sub i13 %zext_ln215_44, %zext_ln215_45" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 426 'sub' 'sub_ln1354_14' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 427 [1/1] (0.64ns)   --->   "%icmp_ln54_12 = icmp slt i13 %zext_ln215_45, %sub_ln1354_14" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 427 'icmp' 'icmp_ln54_12' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln54_12 = xor i1 %icmp_ln54_12, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 428 'xor' 'xor_ln54_12' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 429 [1/1] (0.53ns)   --->   "%add_ln1353_15 = add i12 %zext_ln215_46, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 429 'add' 'add_ln1353_15' <Predicate = (!icmp_ln134)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln215_47 = zext i12 %add_ln1353_15 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 430 'zext' 'zext_ln215_47' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln215_48 = zext i11 %op2_V_assign_2_0_14 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 431 'zext' 'zext_ln215_48' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_31 : Operation 432 [1/1] (0.52ns)   --->   "%sub_ln1354_15 = sub i13 %zext_ln215_47, %zext_ln215_48" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 432 'sub' 'sub_ln1354_15' <Predicate = (!icmp_ln134)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 433 [1/1] (0.64ns)   --->   "%icmp_ln66 = icmp slt i13 %zext_ln215_48, %sub_ln1354_15" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 433 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln134)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln66 = xor i1 %icmp_ln66, true" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 434 'xor' 'xor_ln66' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_7 = or i1 %xor_ln54_6, %xor_ln54_7" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 435 'or' 'or_ln66_7' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_8 = or i1 %xor_ln54_8, %xor_ln54_9" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 436 'or' 'or_ln66_8' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 437 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_9 = or i1 %or_ln66_8, %or_ln66_7" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 437 'or' 'or_ln66_9' <Predicate = (!icmp_ln134)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_10 = or i1 %xor_ln54_10, %xor_ln54_11" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 438 'or' 'or_ln66_10' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_11 = or i1 %xor_ln66, %xor_ln54_12" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 439 'or' 'or_ln66_11' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_12 = or i1 %or_ln66_11, %or_ln66_10" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 440 'or' 'or_ln66_12' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_13 = or i1 %or_ln66_12, %or_ln66_9" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 441 'or' 'or_ln66_13' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 442 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_14 = or i1 %or_ln66_13, %or_ln66_6" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 442 'or' 'or_ln66_14' <Predicate = (!icmp_ln134)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 2.43>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str14) nounwind" [tancoeff/tancoeff/tancalc.cpp:134]   --->   Operation 443 'specloopname' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str14)" [tancoeff/tancoeff/tancalc.cpp:134]   --->   Operation 444 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:136]   --->   Operation 445 'specpipeline' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i1 %or_ln66_14 to i512" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 446 'zext' 'zext_ln295' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_32 : Operation 447 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %gmem1_addr, i512 %zext_ln295, i64 -1)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 447 'write' <Predicate = (!icmp_ln134)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 448 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str14, i32 %tmp_2)" [tancoeff/tancoeff/tancalc.cpp:140]   --->   Operation 448 'specregionend' 'empty_11' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_32 : Operation 449 [1/1] (0.00ns)   --->   "br label %data_read.exit32" [tancoeff/tancoeff/tancalc.cpp:134]   --->   Operation 449 'br' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 33 <SV = 13> <Delay = 0.00>
ST_33 : Operation 450 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp)" [tancoeff/tancoeff/tancalc.cpp:141]   --->   Operation 450 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 451 [1/1] (0.00ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 451 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 3> <Delay = 2.43>
ST_34 : Operation 452 [4/5] (2.43ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 452 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 4> <Delay = 2.43>
ST_35 : Operation 453 [3/5] (2.43ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 453 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 5> <Delay = 2.43>
ST_36 : Operation 454 [2/5] (2.43ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 454 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 6> <Delay = 2.43>
ST_37 : Operation 455 [1/5] (2.43ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139]   --->   Operation 455 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:142]   --->   Operation 456 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_V' [37]  (1 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr') [41]  (0 ns)
	bus request on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [52]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [425]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [68]  (0 ns)
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [69]  (2.43 ns)

 <State 11>: 0.741ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln27', tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93) [73]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [85]  (2.43 ns)

 <State 13>: 0.758ns
The critical path consists of the following:
	'or' operation ('num_hi', tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93) [84]  (0 ns)
	'xor' operation ('xor_ln647', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) [138]  (0 ns)
	'lshr' operation ('lshr_ln647', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) [140]  (0 ns)
	'and' operation ('__Result__', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) [141]  (0.758 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	'call' operation ('cmprpop_local_0_V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) to 'popcnt' [143]  (2.43 ns)

 <State 15>: 0.993ns
The critical path consists of the following:
	'call' operation ('cmprpop_local_0_V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) to 'popcnt' [143]  (0.993 ns)
	'store' operation ('store_ln35', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) of variable 'cmprpop_local[0].V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93 on local variable 'cmprpop_local[15].V' [162]  (0 ns)

 <State 16>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('data_num') with incoming values : ('data_num', tancoeff/tancoeff/tancalc.cpp:134) [232]  (0.603 ns)

 <State 17>: 0.786ns
The critical path consists of the following:
	'phi' operation ('data_num') with incoming values : ('data_num', tancoeff/tancoeff/tancalc.cpp:134) [232]  (0 ns)
	'shl' operation ('chunk_num', tancoeff/tancoeff/tancalc.cpp:137) [257]  (0 ns)
	'add' operation ('add_ln219_1', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [259]  (0.786 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_1', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [261]  (0 ns)
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [262]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [263]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:137) [270]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	'call' operation ('refpop_local_0_V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:137) to 'popcnt' [272]  (2.43 ns)

 <State 28>: 2.15ns
The critical path consists of the following:
	'call' operation ('op2_V_assign_2', tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138) to 'popcntdata' [274]  (2.15 ns)

 <State 29>: 2.15ns
The critical path consists of the following:
	'call' operation ('op2_V_assign_2_0_8', tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138) to 'popcntdata' [335]  (2.15 ns)

 <State 30>: 1.94ns
The critical path consists of the following:
	'add' operation ('add_ln1353', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [276]  (0.534 ns)
	'sub' operation ('sub_ln1354', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [279]  (0.526 ns)
	'icmp' operation ('icmp_ln54_13', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [396]  (0.64 ns)
	'xor' operation ('xor_ln54_13', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [397]  (0 ns)
	'or' operation ('or_ln66', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [402]  (0 ns)
	'or' operation ('or_ln66_2', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [404]  (0.122 ns)
	'or' operation ('or_ln66_6', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [408]  (0.122 ns)

 <State 31>: 1.94ns
The critical path consists of the following:
	'add' operation ('add_ln1353_8', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [336]  (0.534 ns)
	'sub' operation ('sub_ln1354_8', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [339]  (0.526 ns)
	'icmp' operation ('icmp_ln54_6', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [340]  (0.64 ns)
	'xor' operation ('xor_ln54_6', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138) [341]  (0 ns)
	'or' operation ('or_ln66_7', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [409]  (0 ns)
	'or' operation ('or_ln66_9', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [411]  (0.122 ns)
	'or' operation ('or_ln66_13', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [415]  (0 ns)
	'or' operation ('or_ln66_14', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:139) [416]  (0.122 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [418]  (2.43 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [425]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [425]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [425]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:139) [425]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
