Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:43:54 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_place_timing_summary.rpt
| Design       : LU32PEEng
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -51.196   -22710.445                   2353                32951       -0.070       -0.471                      8                32951        3.950        0.000                       0                 15105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -51.196   -22710.445                   2353                32951       -0.070       -0.471                      8                32951        3.950        0.000                       0                 15105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2353  Failing Endpoints,  Worst Slack      -51.196ns,  Total Violation   -22710.445ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.070ns,  Total Violation       -0.471ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -51.196ns  (required time - arrival time)
  Source:                 compBlock/rec/d_man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compBlock/multOperand_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        61.157ns  (logic 24.993ns (40.867%)  route 36.164ns (59.133%))
  Logic Levels:           149  (CARRY4=100 LUT1=1 LUT3=1 LUT4=4 LUT5=18 LUT6=25)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15104, unset)        0.704     0.704    compBlock/rec/clk
    SLICE_X108Y60        FDRE                                         r  compBlock/rec/d_man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.393     1.097 f  compBlock/rec/d_man_reg[2]/Q
                         net (fo=70, estimated)       0.383     1.480    compBlock/rec/d_man[2]
    SLICE_X109Y59        LUT1 (Prop_lut1_I0_O)        0.097     1.577 r  compBlock/rec/i___1_i_4/O
                         net (fo=1, routed)           0.000     1.577    compBlock/rec/i___1_i_4_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.878 r  compBlock/rec/i___1_i_1/CO[3]
                         net (fo=1, estimated)        0.000     1.878    compBlock/rec/i___1_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.112 r  compBlock/rec/i___83_i_1/O[3]
                         net (fo=8, estimated)        0.847     2.959    compBlock/rec/divide/numer220[7]
    SLICE_X110Y62        LUT5 (Prop_lut5_I3_O)        0.234     3.193 r  compBlock/rec/i___2_i_28/O
                         net (fo=1, routed)           0.000     3.193    compBlock/rec/i___2_i_28_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.588 r  compBlock/rec/i___2_i_11/CO[3]
                         net (fo=1, estimated)        0.000     3.588    compBlock/rec/i___2_i_11_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.677 r  compBlock/rec/i___2_i_3/CO[3]
                         net (fo=1, estimated)        0.000     3.677    compBlock/rec/i___2_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     3.864 r  compBlock/rec/i___2_i_1/CO[0]
                         net (fo=170, estimated)      0.673     4.537    compBlock/rec/div_man[22]
    SLICE_X111Y57        LUT4 (Prop_lut4_I1_O)        0.279     4.816 r  compBlock/rec/i___85_i_1/O
                         net (fo=2, estimated)        0.602     5.418    compBlock/rec/divide/numer21[27]
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.097     5.515 r  compBlock/rec/i___3_i_32/O
                         net (fo=1, estimated)        0.472     5.987    compBlock/rec/i___3_i_32_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.272 r  compBlock/rec/i___3_i_20/CO[3]
                         net (fo=1, estimated)        0.000     6.272    compBlock/rec/i___3_i_20_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.361 r  compBlock/rec/i___3_i_11/CO[3]
                         net (fo=1, estimated)        0.000     6.361    compBlock/rec/i___3_i_11_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.450 r  compBlock/rec/i___3_i_4/CO[3]
                         net (fo=1, estimated)        0.000     6.450    compBlock/rec/i___3_i_4_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.637 r  compBlock/rec/i___3_i_2/CO[0]
                         net (fo=141, estimated)      0.698     7.335    compBlock/rec/div_man[21]
    SLICE_X112Y59        LUT6 (Prop_lut6_I1_O)        0.279     7.614 r  compBlock/rec/i___103_i_1/O
                         net (fo=10, estimated)       0.640     8.254    compBlock/rec/divide/numer20[28]
    SLICE_X113Y61        LUT6 (Prop_lut6_I0_O)        0.097     8.351 r  compBlock/rec/i___4_i_27/O
                         net (fo=1, estimated)        0.372     8.723    compBlock/rec/i___4_i_27_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.115 r  compBlock/rec/i___4_i_11/CO[3]
                         net (fo=1, estimated)        0.000     9.115    compBlock/rec/i___4_i_11_n_0
    SLICE_X111Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.204 r  compBlock/rec/i___4_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.204    compBlock/rec/i___4_i_3_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.324 r  compBlock/rec/i___4_i_1/CO[1]
                         net (fo=179, estimated)      0.512     9.836    compBlock/rec/div_man[20]
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.249    10.085 r  compBlock/rec/i___277_i_1/O
                         net (fo=8, estimated)        0.623    10.708    compBlock/rec/divide/numer19[21]
    SLICE_X110Y66        LUT6 (Prop_lut6_I0_O)        0.097    10.805 r  compBlock/rec/i___5_i_35/O
                         net (fo=1, estimated)        0.346    11.151    compBlock/rec/i___5_i_35_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.525 r  compBlock/rec/i___5_i_22/CO[3]
                         net (fo=1, estimated)        0.000    11.525    compBlock/rec/i___5_i_22_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.614 r  compBlock/rec/i___5_i_12/CO[3]
                         net (fo=1, estimated)        0.000    11.614    compBlock/rec/i___5_i_12_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.703 r  compBlock/rec/i___5_i_4/CO[3]
                         net (fo=1, estimated)        0.000    11.703    compBlock/rec/i___5_i_4_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.823 r  compBlock/rec/i___5_i_2/CO[1]
                         net (fo=163, estimated)      0.817    12.640    compBlock/rec/div_man[19]
    SLICE_X107Y70        LUT5 (Prop_lut5_I1_O)        0.249    12.889 r  compBlock/rec/i___193_i_1/O
                         net (fo=9, estimated)        0.627    13.516    compBlock/rec/divide/numer18[34]
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.097    13.613 r  compBlock/rec/i___6_i_16/O
                         net (fo=1, estimated)        0.229    13.842    compBlock/rec/i___6_i_16_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    14.253 r  compBlock/rec/i___6_i_3/CO[3]
                         net (fo=1, estimated)        0.000    14.253    compBlock/rec/i___6_i_3_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.427 r  compBlock/rec/i___6_i_1/CO[2]
                         net (fo=184, estimated)      0.623    15.050    compBlock/rec/div_man[18]
    SLICE_X108Y71        LUT5 (Prop_lut5_I1_O)        0.223    15.273 r  compBlock/rec/i___182_i_1/O
                         net (fo=9, estimated)        0.614    15.887    compBlock/rec/divide/p_1_in[16]
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.097    15.984 r  compBlock/rec/i___7_i_17/O
                         net (fo=1, estimated)        0.430    16.414    compBlock/rec/i___7_i_17_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.806 r  compBlock/rec/i___7_i_4/CO[3]
                         net (fo=1, estimated)        0.000    16.806    compBlock/rec/i___7_i_4_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.979 r  compBlock/rec/i___7_i_2/CO[2]
                         net (fo=183, estimated)      0.648    17.627    compBlock/rec/div_man[17]
    SLICE_X106Y60        LUT5 (Prop_lut5_I1_O)        0.237    17.864 r  compBlock/rec/i___108_i_1/O
                         net (fo=9, estimated)        0.627    18.491    compBlock/rec/divide/numer16[28]
    SLICE_X107Y59        LUT6 (Prop_lut6_I0_O)        0.097    18.588 r  compBlock/rec/i___8_i_30/O
                         net (fo=1, estimated)        0.328    18.916    compBlock/rec/i___8_i_30_n_0
    SLICE_X106Y62        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    19.211 r  compBlock/rec/i___8_i_14/CO[3]
                         net (fo=1, estimated)        0.000    19.211    compBlock/rec/i___8_i_14_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.300 r  compBlock/rec/i___8_i_3/CO[3]
                         net (fo=1, estimated)        0.000    19.300    compBlock/rec/i___8_i_3_n_0
    SLICE_X106Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.389 r  compBlock/rec/i___8_i_1/CO[3]
                         net (fo=201, estimated)      0.626    20.015    compBlock/rec/div_man[16]
    SLICE_X103Y61        LUT5 (Prop_lut5_I1_O)        0.097    20.112 r  compBlock/rec/i___281_i_1/O
                         net (fo=9, estimated)        0.371    20.483    compBlock/rec/divide/numer15[21]
    SLICE_X104Y61        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    20.869 r  compBlock/rec/i___9_i_3/CO[3]
                         net (fo=1, estimated)        0.000    20.869    compBlock/rec/i___9_i_3_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.961 r  compBlock/rec/i___31_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.961    compBlock/rec/i___31_i_1_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.053 r  compBlock/rec/i___109_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.053    compBlock/rec/i___109_i_1_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.145 r  compBlock/rec/i___171_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.145    compBlock/rec/i___171_i_1_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.237 r  compBlock/rec/i___217_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.237    compBlock/rec/i___217_i_1_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.329 r  compBlock/rec/i___10_i_29/CO[3]
                         net (fo=1, estimated)        0.000    21.329    compBlock/rec/i___10_i_29_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    21.486 r  compBlock/rec/i___10_i_17/O[0]
                         net (fo=6, estimated)        0.876    22.362    compBlock/rec/divide/numer140[29]
    SLICE_X101Y62        LUT5 (Prop_lut5_I0_O)        0.209    22.571 r  compBlock/rec/i___10_i_27/O
                         net (fo=7, estimated)        0.432    23.003    compBlock/rec/divide/numer14[44]
    SLICE_X101Y65        LUT6 (Prop_lut6_I0_O)        0.097    23.100 r  compBlock/rec/i___10_i_9/O
                         net (fo=1, estimated)        0.437    23.537    compBlock/rec/i___10_i_9_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.829 r  compBlock/rec/i___10_i_3/CO[3]
                         net (fo=1, estimated)        0.000    23.829    compBlock/rec/i___10_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    24.013 r  compBlock/rec/i___10_i_1/CO[0]
                         net (fo=212, estimated)      0.496    24.509    compBlock/rec/div_man[14]
    SLICE_X103Y66        LUT5 (Prop_lut5_I1_O)        0.262    24.771 r  compBlock/rec/i___283_i_1/O
                         net (fo=9, estimated)        0.574    25.345    compBlock/rec/divide/numer13[21]
    SLICE_X100Y65        LUT6 (Prop_lut6_I0_O)        0.097    25.442 r  compBlock/rec/i___11_i_46/O
                         net (fo=1, estimated)        0.329    25.771    compBlock/rec/i___11_i_46_n_0
    SLICE_X101Y68        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    26.163 r  compBlock/rec/i___11_i_21/CO[3]
                         net (fo=1, estimated)        0.000    26.163    compBlock/rec/i___11_i_21_n_0
    SLICE_X101Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.252 r  compBlock/rec/i___11_i_9/CO[3]
                         net (fo=1, estimated)        0.000    26.252    compBlock/rec/i___11_i_9_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.341 r  compBlock/rec/i___11_i_4/CO[3]
                         net (fo=1, estimated)        0.000    26.341    compBlock/rec/i___11_i_4_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.528 r  compBlock/rec/i___11_i_2/CO[0]
                         net (fo=211, estimated)      0.485    27.013    compBlock/rec/div_man[13]
    SLICE_X100Y66        LUT5 (Prop_lut5_I1_O)        0.279    27.292 r  compBlock/rec/i___369_i_1/O
                         net (fo=9, estimated)        0.815    28.107    compBlock/rec/divide/numer12[16]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.097    28.204 r  compBlock/rec/i___12_i_67/O
                         net (fo=1, estimated)        0.221    28.425    compBlock/rec/i___12_i_67_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    28.723 r  compBlock/rec/i___12_i_48/CO[3]
                         net (fo=1, estimated)        0.000    28.723    compBlock/rec/i___12_i_48_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.815 r  compBlock/rec/i___12_i_23/CO[3]
                         net (fo=1, estimated)        0.000    28.815    compBlock/rec/i___12_i_23_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.907 r  compBlock/rec/i___12_i_10/CO[3]
                         net (fo=1, estimated)        0.000    28.907    compBlock/rec/i___12_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.999 r  compBlock/rec/i___12_i_3/CO[3]
                         net (fo=1, estimated)        0.000    28.999    compBlock/rec/i___12_i_3_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    29.118 r  compBlock/rec/i___12_i_1/CO[1]
                         net (fo=215, estimated)      0.544    29.662    compBlock/rec/div_man[12]
    SLICE_X101Y73        LUT5 (Prop_lut5_I1_O)        0.251    29.913 r  compBlock/rec/i___322_i_1/O
                         net (fo=9, estimated)        0.531    30.444    compBlock/rec/divide/numer11[19]
    SLICE_X101Y79        LUT6 (Prop_lut6_I0_O)        0.097    30.541 r  compBlock/rec/i___13_i_53/O
                         net (fo=1, estimated)        0.334    30.875    compBlock/rec/i___13_i_53_n_0
    SLICE_X101Y75        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    31.267 r  compBlock/rec/i___13_i_25/CO[3]
                         net (fo=1, estimated)        0.000    31.267    compBlock/rec/i___13_i_25_n_0
    SLICE_X101Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.356 r  compBlock/rec/i___13_i_11/CO[3]
                         net (fo=1, estimated)        0.000    31.356    compBlock/rec/i___13_i_11_n_0
    SLICE_X101Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.445 r  compBlock/rec/i___13_i_4/CO[3]
                         net (fo=1, estimated)        0.000    31.445    compBlock/rec/i___13_i_4_n_0
    SLICE_X101Y78        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    31.565 r  compBlock/rec/i___13_i_2/CO[1]
                         net (fo=225, estimated)      0.585    32.150    compBlock/rec/div_man[11]
    SLICE_X96Y72         LUT5 (Prop_lut5_I1_O)        0.249    32.399 r  compBlock/rec/i___266_i_1/O
                         net (fo=9, estimated)        0.689    33.088    compBlock/rec/divide/numer10[22]
    SLICE_X95Y80         LUT6 (Prop_lut6_I0_O)        0.097    33.185 r  compBlock/rec/i___14_i_58/O
                         net (fo=1, estimated)        0.429    33.614    compBlock/rec/i___14_i_58_n_0
    SLICE_X99Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    33.909 r  compBlock/rec/i___14_i_27/CO[3]
                         net (fo=1, estimated)        0.000    33.909    compBlock/rec/i___14_i_27_n_0
    SLICE_X99Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.998 r  compBlock/rec/i___14_i_12/CO[3]
                         net (fo=1, estimated)        0.000    33.998    compBlock/rec/i___14_i_12_n_0
    SLICE_X99Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.087 r  compBlock/rec/i___14_i_3/CO[3]
                         net (fo=1, estimated)        0.000    34.087    compBlock/rec/i___14_i_3_n_0
    SLICE_X99Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    34.260 r  compBlock/rec/i___14_i_1/CO[2]
                         net (fo=237, estimated)      0.634    34.894    compBlock/rec/div_man[10]
    SLICE_X94Y69         LUT5 (Prop_lut5_I1_O)        0.237    35.131 r  compBlock/rec/i___324_i_1/O
                         net (fo=9, estimated)        0.551    35.682    compBlock/rec/divide/numer9[19]
    SLICE_X96Y70         LUT6 (Prop_lut6_I0_O)        0.097    35.779 r  compBlock/rec/i___15_i_59/O
                         net (fo=1, estimated)        0.371    36.150    compBlock/rec/i___15_i_59_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    36.524 r  compBlock/rec/i___15_i_27/CO[3]
                         net (fo=1, estimated)        0.000    36.524    compBlock/rec/i___15_i_27_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.613 r  compBlock/rec/i___15_i_13/CO[3]
                         net (fo=1, estimated)        0.000    36.613    compBlock/rec/i___15_i_13_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.702 r  compBlock/rec/i___15_i_4/CO[3]
                         net (fo=1, estimated)        0.000    36.702    compBlock/rec/i___15_i_4_n_0
    SLICE_X97Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    36.875 r  compBlock/rec/i___15_i_2/CO[2]
                         net (fo=226, estimated)      0.767    37.642    compBlock/rec/div_man[9]
    SLICE_X95Y68         LUT4 (Prop_lut4_I1_O)        0.237    37.879 r  compBlock/rec/i___442_i_1/O
                         net (fo=1, estimated)        0.176    38.055    compBlock/rec/divide/numer8[10]
    SLICE_X95Y68         LUT6 (Prop_lut6_I0_O)        0.097    38.152 r  compBlock/rec/i___16_i_84/O
                         net (fo=1, estimated)        0.466    38.618    compBlock/rec/i___16_i_84_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    39.004 r  compBlock/rec/i___16_i_56/CO[3]
                         net (fo=1, estimated)        0.000    39.004    compBlock/rec/i___16_i_56_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.096 r  compBlock/rec/i___16_i_31/CO[3]
                         net (fo=1, estimated)        0.007    39.103    compBlock/rec/i___16_i_31_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.195 r  compBlock/rec/i___16_i_14/CO[3]
                         net (fo=1, estimated)        0.000    39.195    compBlock/rec/i___16_i_14_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.287 r  compBlock/rec/i___16_i_3/CO[3]
                         net (fo=1, estimated)        0.000    39.287    compBlock/rec/i___16_i_3_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    39.379 r  compBlock/rec/i___16_i_1/CO[3]
                         net (fo=246, estimated)      0.679    40.058    compBlock/rec/div_man[8]
    SLICE_X95Y67         LUT5 (Prop_lut5_I1_O)        0.097    40.155 r  compBlock/rec/i___413_i_1/O
                         net (fo=1, estimated)        0.304    40.459    compBlock/rec/divide/numer7[13]
    SLICE_X95Y67         LUT6 (Prop_lut6_I0_O)        0.097    40.556 r  compBlock/rec/i___17_i_82/O
                         net (fo=1, estimated)        0.511    41.067    compBlock/rec/i___17_i_82_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    41.352 r  compBlock/rec/i___17_i_63/CO[3]
                         net (fo=1, estimated)        0.000    41.352    compBlock/rec/i___17_i_63_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.441 r  compBlock/rec/i___17_i_30/CO[3]
                         net (fo=1, estimated)        0.007    41.448    compBlock/rec/i___17_i_30_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.537 r  compBlock/rec/i___17_i_15/CO[3]
                         net (fo=1, estimated)        0.000    41.537    compBlock/rec/i___17_i_15_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.626 r  compBlock/rec/i___17_i_4/CO[3]
                         net (fo=1, estimated)        0.000    41.626    compBlock/rec/i___17_i_4_n_0
    SLICE_X95Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.715 r  compBlock/rec/i___17_i_2/CO[3]
                         net (fo=226, estimated)      0.768    42.483    compBlock/rec/div_man[7]
    SLICE_X93Y68         LUT5 (Prop_lut5_I1_O)        0.097    42.580 r  compBlock/rec/i___444_i_1/O
                         net (fo=9, estimated)        0.487    43.067    compBlock/rec/divide/numer6[10]
    SLICE_X92Y68         LUT6 (Prop_lut6_I0_O)        0.097    43.164 r  compBlock/rec/i___18_i_90/O
                         net (fo=1, estimated)        0.335    43.499    compBlock/rec/i___18_i_90_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    43.797 r  compBlock/rec/i___18_i_71/CO[3]
                         net (fo=1, estimated)        0.000    43.797    compBlock/rec/i___18_i_71_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.889 r  compBlock/rec/i___18_i_41/CO[3]
                         net (fo=1, estimated)        0.000    43.889    compBlock/rec/i___18_i_41_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.981 r  compBlock/rec/i___18_i_18/CO[3]
                         net (fo=1, estimated)        0.007    43.988    compBlock/rec/i___18_i_18_n_0
    SLICE_X92Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.080 r  compBlock/rec/i___18_i_8/CO[3]
                         net (fo=1, estimated)        0.000    44.080    compBlock/rec/i___18_i_8_n_0
    SLICE_X92Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.172 r  compBlock/rec/i___18_i_3/CO[3]
                         net (fo=1, estimated)        0.000    44.172    compBlock/rec/i___18_i_3_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    44.356 r  compBlock/rec/i___18_i_1/CO[0]
                         net (fo=249, estimated)      0.578    44.934    compBlock/rec/div_man[6]
    SLICE_X92Y70         LUT5 (Prop_lut5_I1_O)        0.262    45.196 r  compBlock/rec/i___415_i_1/O
                         net (fo=2, estimated)        0.565    45.761    compBlock/rec/divide/numer5[13]
    SLICE_X91Y79         LUT6 (Prop_lut6_I0_O)        0.097    45.858 r  compBlock/rec/i___19_i_76/O
                         net (fo=1, estimated)        0.378    46.236    compBlock/rec/i___19_i_76_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    46.647 r  compBlock/rec/i___19_i_41/CO[3]
                         net (fo=1, estimated)        0.000    46.647    compBlock/rec/i___19_i_41_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.739 r  compBlock/rec/i___19_i_21/CO[3]
                         net (fo=1, estimated)        0.007    46.746    compBlock/rec/i___19_i_21_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.838 r  compBlock/rec/i___19_i_9/CO[3]
                         net (fo=1, estimated)        0.000    46.838    compBlock/rec/i___19_i_9_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    46.930 r  compBlock/rec/i___19_i_4/CO[3]
                         net (fo=1, estimated)        0.000    46.930    compBlock/rec/i___19_i_4_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    47.114 r  compBlock/rec/i___19_i_2/CO[0]
                         net (fo=229, estimated)      0.411    47.525    compBlock/rec/div_man[5]
    SLICE_X91Y79         LUT5 (Prop_lut5_I1_O)        0.262    47.787 r  compBlock/rec/i___404_i_1/O
                         net (fo=8, estimated)        0.838    48.625    compBlock/rec/divide/numer4[14]
    SLICE_X89Y68         LUT6 (Prop_lut6_I0_O)        0.097    48.722 r  compBlock/rec/i___20_i_76/O
                         net (fo=1, estimated)        0.335    49.057    compBlock/rec/i___20_i_76_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    49.431 r  compBlock/rec/i___20_i_41/CO[3]
                         net (fo=1, estimated)        0.000    49.431    compBlock/rec/i___20_i_41_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.520 r  compBlock/rec/i___20_i_22/CO[3]
                         net (fo=1, estimated)        0.000    49.520    compBlock/rec/i___20_i_22_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.609 r  compBlock/rec/i___20_i_10/CO[3]
                         net (fo=1, estimated)        0.007    49.616    compBlock/rec/i___20_i_10_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.705 r  compBlock/rec/i___20_i_3/CO[3]
                         net (fo=1, estimated)        0.000    49.705    compBlock/rec/i___20_i_3_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    49.825 r  compBlock/rec/i___20_i_1/CO[1]
                         net (fo=256, estimated)      0.906    50.731    compBlock/rec/div_man[4]
    SLICE_X86Y67         LUT5 (Prop_lut5_I1_O)        0.249    50.980 r  compBlock/rec/i___293_i_1/O
                         net (fo=9, estimated)        0.392    51.372    compBlock/rec/divide/numer3[21]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.097    51.469 r  compBlock/rec/i___21_i_51/O
                         net (fo=1, estimated)        0.323    51.792    compBlock/rec/i___21_i_51_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    52.178 r  compBlock/rec/i___21_i_24/CO[3]
                         net (fo=1, estimated)        0.000    52.178    compBlock/rec/i___21_i_24_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    52.270 r  compBlock/rec/i___21_i_11/CO[3]
                         net (fo=1, estimated)        0.000    52.270    compBlock/rec/i___21_i_11_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    52.362 r  compBlock/rec/i___21_i_4/CO[3]
                         net (fo=1, estimated)        0.000    52.362    compBlock/rec/i___21_i_4_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    52.481 r  compBlock/rec/i___21_i_2/CO[1]
                         net (fo=224, estimated)      0.524    53.005    compBlock/rec/div_man[3]
    SLICE_X83Y71         LUT5 (Prop_lut5_I1_O)        0.251    53.256 r  compBlock/rec/i___448_i_1/O
                         net (fo=8, estimated)        0.432    53.688    compBlock/rec/divide/numer2[10]
    SLICE_X83Y70         LUT6 (Prop_lut6_I0_O)        0.097    53.785 r  compBlock/rec/i___22_i_89/O
                         net (fo=1, estimated)        0.323    54.108    compBlock/rec/i___22_i_89_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    54.519 r  compBlock/rec/i___22_i_53/CO[3]
                         net (fo=1, estimated)        0.000    54.519    compBlock/rec/i___22_i_53_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    54.611 r  compBlock/rec/i___22_i_30/CO[3]
                         net (fo=1, estimated)        0.007    54.618    compBlock/rec/i___22_i_30_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    54.710 r  compBlock/rec/i___22_i_16/CO[3]
                         net (fo=1, estimated)        0.000    54.710    compBlock/rec/i___22_i_16_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    54.802 r  compBlock/rec/i___22_i_3/CO[3]
                         net (fo=1, estimated)        0.000    54.802    compBlock/rec/i___22_i_3_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    54.976 r  compBlock/rec/i___22_i_1/CO[2]
                         net (fo=199, estimated)      0.580    55.556    compBlock/rec/div_man[2]
    SLICE_X83Y71         LUT5 (Prop_lut5_I1_O)        0.223    55.779 r  compBlock/rec/i___504_i_119/O
                         net (fo=5, estimated)        0.425    56.204    compBlock/rec/divide/numer1[7]
    SLICE_X83Y71         LUT6 (Prop_lut6_I0_O)        0.097    56.301 r  compBlock/rec/i___504_i_105/O
                         net (fo=1, estimated)        0.227    56.528    compBlock/rec/i___504_i_105_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    56.813 r  compBlock/rec/i___504_i_82/CO[3]
                         net (fo=1, estimated)        0.000    56.813    compBlock/rec/i___504_i_82_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.902 r  compBlock/rec/i___504_i_50/CO[3]
                         net (fo=1, estimated)        0.000    56.902    compBlock/rec/i___504_i_50_n_0
    SLICE_X83Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.991 r  compBlock/rec/i___504_i_22/CO[3]
                         net (fo=1, estimated)        0.007    56.998    compBlock/rec/i___504_i_22_n_0
    SLICE_X83Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.087 r  compBlock/rec/i___504_i_9/CO[3]
                         net (fo=1, estimated)        0.000    57.087    compBlock/rec/i___504_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    57.176 r  compBlock/rec/i___504_i_2/CO[3]
                         net (fo=1, estimated)        0.000    57.176    compBlock/rec/i___504_i_2_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    57.349 r  compBlock/rec/i___504_i_1/CO[2]
                         net (fo=89, estimated)       0.543    57.892    compBlock/rec/div_man[1]
    SLICE_X86Y82         LUT4 (Prop_lut4_I1_O)        0.237    58.129 r  compBlock/rec/multOperand[1]_i_146/O
                         net (fo=1, estimated)        0.323    58.452    compBlock/rec/divide/numer0__0[2]
    SLICE_X87Y79         LUT6 (Prop_lut6_I0_O)        0.097    58.549 r  compBlock/rec/multOperand[1]_i_127/O
                         net (fo=1, estimated)        0.377    58.926    compBlock/rec/multOperand[1]_i_127_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    59.312 r  compBlock/rec/multOperand_reg[1]_i_97/CO[3]
                         net (fo=1, estimated)        0.007    59.319    compBlock/rec/multOperand_reg[1]_i_97_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.411 r  compBlock/rec/multOperand_reg[1]_i_66/CO[3]
                         net (fo=1, estimated)        0.000    59.411    compBlock/rec/multOperand_reg[1]_i_66_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.503 r  compBlock/rec/multOperand_reg[1]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    59.503    compBlock/rec/multOperand_reg[1]_i_30_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.595 r  compBlock/rec/multOperand_reg[1]_i_12/CO[3]
                         net (fo=1, estimated)        0.000    59.595    compBlock/rec/multOperand_reg[1]_i_12_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.687 r  compBlock/rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    59.687    compBlock/rec/multOperand_reg[1]_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.779 r  compBlock/rec/multOperand_reg[1]_i_2/CO[3]
                         net (fo=23, estimated)       0.433    60.212    compBlock/rec/div_man[0]
    SLICE_X80Y74         LUT6 (Prop_lut6_I0_O)        0.097    60.309 f  compBlock/rec/multOperand[14]_i_7/O
                         net (fo=1, estimated)        0.471    60.780    compBlock/rec/multOperand[14]_i_7_n_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.097    60.877 r  compBlock/rec/multOperand[14]_i_4/O
                         net (fo=1, estimated)        0.191    61.068    compBlock/rec/multOperand[14]_i_4_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.097    61.165 r  compBlock/rec/multOperand[14]_i_2/O
                         net (fo=1, estimated)        0.599    61.764    compBlock/rec/recResult[14]
    SLICE_X83Y68         LUT3 (Prop_lut3_I1_O)        0.097    61.861 r  compBlock/rec/multOperand[14]_i_1/O
                         net (fo=1, routed)           0.000    61.861    compBlock/rec_n_17
    SLICE_X83Y68         FDRE                                         r  compBlock/multOperand_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=15104, unset)        0.669    10.669    compBlock/clk
    SLICE_X83Y68         FDRE                                         r  compBlock/multOperand_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.032    10.665    compBlock/multOperand_reg[14]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -61.861    
  -------------------------------------------------------------------
                         slack                                -51.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 DTU/mem_addr0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTU/cmd_store/ram_addr/ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.274ns (49.100%)  route 0.284ns (50.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15104, unset)        0.669     0.669    DTU/clk
    SLICE_X105Y0         FDRE                                         r  DTU/mem_addr0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.274     0.943 r  DTU/mem_addr0_reg[14]/Q
                         net (fo=1, estimated)        0.284     1.227    DTU/cmd_store/ram_addr/DIADI[16]
    RAMB36_X5Y0          RAMB36E1                                     r  DTU/cmd_store/ram_addr/ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15104, unset)        0.704     0.704    DTU/cmd_store/ram_addr/clk
    RAMB36_X5Y0          RAMB36E1                                     r  DTU/cmd_store/ram_addr/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.704    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.593     1.297    DTU/cmd_store/ram_addr/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                 -0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y4   compBlock/currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X92Y58  compBlock/topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X92Y58  compBlock/topBlock/inst2/ram_reg_0_15_0_5/RAMA/CLK



