#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:10 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Nov  5 17:15:44 2018
# Process ID: 16570
# Current directory: /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST
# Command line: vivado
# Log file: /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/vivado.log
# Journal file: /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/project_1 -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
create_bd_design "block_rom"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {65536} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/nethome/ahimanshu3/DSP_Project/Block_RAM/camera.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/addra]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells blk_mem_gen_0]
make_bd_intf_pins_external  [get_bd_cells blk_mem_gen_0]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTA_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTA]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/clka]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/douta]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/ena]
endgroup
validate_bd_design
make_wrapper -files [get_files /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/project_1/project_1.srcs/sources_1/bd/block_rom/block_rom.bd] -top
add_files -norecurse /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/project_1/project_1.srcs/sources_1/bd/block_rom/hdl/block_rom_wrapper.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation
source block_rom_wrapper.tcl
add_force {/block_rom_wrapper/clka} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/block_rom_wrapper/ena} -radix hex {1 0ns}
add_force {/block_rom_wrapper/addra} -radix hex {0 0ns}
run 1000 ns
add_force {/block_rom_wrapper/addra} -radix hex {1 0ns}
add_force {/block_rom_wrapper/addra} -radix unsigned {1 0ns}
run all
add_force {/block_rom_wrapper/addra} -radix unsigned {3 0ns}
run 1000 ns
run 1000 ns
add_force {/block_rom_wrapper/addra} -radix hex {4 0ns}
run 1000 ns
add_force {/block_rom_wrapper/addra} -radix unsigned {65536 0ns}
add_force {/block_rom_wrapper/addra} -radix unsigned {65535 0ns}
run 1000 ns
open_bd_design {/nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/project_1/project_1.srcs/sources_1/bd/block_rom/block_rom.bd}
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Algorithm {Fixed_Primitives} CONFIG.Primitive {8kx2} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
make_wrapper -files [get_files /nethome/ahimanshu3/DSP_Project/Block_RAM/vivado_IP_TEST/project_1/project_1.srcs/sources_1/bd/block_rom/block_rom.bd] -top
reset_run block_rom_blk_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
