 
****************************************
Report : qor
Design : tree_multiplier_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 20:34:43 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.41
  Critical Path Slack:           0.43
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1958
  Hierarchical Port Count:      20036
  Leaf Cell Count:               7576
  Buf/Inv Cell Count:             341
  Buf Cell Count:                  36
  Inv Cell Count:                 305
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7445
  Sequential Cell Count:          131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    88987.853690
  Noncombinational Area:  4224.614468
  Buf/Inv Area:           1885.593649
  Total Buffer Area:           199.07
  Total Inverter Area:        1686.53
  Macro/Black Box Area:      0.000000
  Net Area:               8650.491145
  -----------------------------------
  Cell Area:             93212.468158
  Design Area:          101862.959302


  Design Rules
  -----------------------------------
  Total Number of Nets:          7889
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.48
  Logic Optimization:                  0.97
  Mapping Optimization:                2.64
  -----------------------------------------
  Overall Compile Time:                7.61
  Overall Compile Wall Clock Time:     7.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
