// Seed: 87409937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout supply1 id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd59,
    parameter id_6 = 32'd17
) (
    output tri1 id_0,
    output wand id_1,
    output supply1 id_2,
    output uwire id_3,
    inout uwire _id_4
);
  wire _id_6;
  wire id_7;
  wire [1 : id_6  *  id_6] id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8
  );
  assign id_8 = -1 ? id_7 : id_6 == {1{id_8}} + 1;
  logic [-1 : 1] id_9 = 1;
  parameter id_10 = 1;
  logic ["" : -1  -  id_4] id_11, id_12;
  assign id_2 = id_7 ? -1'b0 : -1;
endmodule
