<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/mips/include/rtems/score/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_ebfef9b6da68f76a39c33b4abdce1a9e.html">mips</a></li><li class="navelem"><a class="el" href="dir_5083c95aeb58c9cf6ae04f60380ccf58.html">include</a></li><li class="navelem"><a class="el" href="dir_18a220d8e44201f75c72b7bf08121829.html">rtems</a></li><li class="navelem"><a class="el" href="dir_aced9bdf5c8c60e37130bcffe63f0d5b.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mips_2include_2rtems_2score_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  Conversion to MIPS port by Alan Cudmore &lt;alanc@linuxstart.com&gt; and</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *           Joel Sherrill &lt;joel@OARcorp.com&gt;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    These changes made the code conditional on standard cpp predefines,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    merged the mips1 and mips3 code sequences as much as possible,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    and moved some of the assembly code to C.  Alan did much of the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    initial analysis and rework.  Joel took over from there and</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    wrote the JMR3904 BSP so this could be tested.  Joel also</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    added the new interrupt vectoring support in libcpu and</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    tried to better support the various interrupt controllers.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  Original MIP64ORION port by Craig Lebakken &lt;craigl@transition.com&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *           COPYRIGHT (c) 1996 by Transition Networks Inc.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    To anyone who acknowledges that this file is provided &quot;AS IS&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    without any express or implied warranty:</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *      permission to use, copy, modify, and distribute this file</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *      for any purpose is hereby granted without fee, provided that</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *      the above copyright notice and this notice appears in all</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *      copies, and that the name of Transition Networks not be used in</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *      advertising or publicity pertaining to distribution of the</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *      software without specific, written prior permission.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *      Transition Networks makes no representations about the suitability</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *      of this software for any purpose.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1989-2012.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="basedefs_8h.html">rtems/score/basedefs.h</a>&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="mips_8h.html">rtems/score/mips.h</a>&gt;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* conditional compilation parameters */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *  Does the CPU follow the simple vectored interrupt model?</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *  If TRUE, then RTEMS allocates the vector table it internally manages.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *  If FALSE, then the BSP is assumed to allocate and manage the vector</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *  table</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *  MIPS Specific Information:</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *  Up to and including RTEMS 4.10, the MIPS port used simple vectored</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *  interrupts. But this was changed to the PIC model after 4.10.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define CPU_SIMPLE_VECTORED_INTERRUPTS FALSE</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *  Does the RTEMS invoke the user&#39;s ISR with the vector number and</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *  a pointer to the saved interrupt frame (1) or just the vector</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *  number (0)?</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define CPU_ISR_PASSES_FRAME_POINTER TRUE</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *  Does the CPU have hardware floating point?</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *  If TRUE, then the RTEMS_FLOATING_POINT task attribute is supported.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *  If FALSE, then the RTEMS_FLOATING_POINT task attribute is ignored.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  If there is a FP coprocessor such as the i387 or mc68881, then</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  the answer is TRUE.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *  The macro name &quot;MIPS_HAS_FPU&quot; should be made CPU specific.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *  It indicates whether or not this CPU model has FP support.  For</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *  example, it would be possible to have an i386_nofp CPU model</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *  which set this to false to indicate that you have an i386 without</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *  an i387 and wish to leave floating point support out of RTEMS.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if ( MIPS_HAS_FPU == 1 )</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP     TRUE</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP     FALSE</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> *  Are all tasks RTEMS_FLOATING_POINT tasks implicitly?</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *  If TRUE, then the RTEMS_FLOATING_POINT task attribute is assumed.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *  If FALSE, then the RTEMS_FLOATING_POINT task attribute is followed.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *  So far, the only CPU in which this option has been used is the</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *  HP PA-RISC.  The HP C compiler and gcc both implicitly use the</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *  floating point registers to perform integer multiplies.  If</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *  a function which you would not think utilize the FP unit DOES,</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *  then one can not easily predict which tasks will use the FP hardware.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> *  In this case, this option should be TRUE.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *  If CPU_HARDWARE_FP is FALSE, then this should be FALSE as well.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *  Mips Note: It appears the GCC can implicitly generate FPU</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *  and Altivec instructions when you least expect them.  So make</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *  all tasks floating point.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define CPU_ALL_TASKS_ARE_FP CPU_HARDWARE_FP</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *  Should the IDLE task have a floating point context?</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *  If TRUE, then the IDLE task is created as a RTEMS_FLOATING_POINT task</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *  and it has a floating point context which is switched in and out.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> *  If FALSE, then the IDLE task does not have a floating point context.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *  Setting this to TRUE negatively impacts the time required to preempt</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *  the IDLE task from an interrupt because the floating point context</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> *  must be saved as part of the preemption.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define CPU_IDLE_TASK_IS_FP      FALSE</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *  Should the saving of the floating point registers be deferred</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *  until a context switch is made to another different floating point</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> *  task?</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *  If TRUE, then the floating point context will not be stored until</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> *  necessary.  It will remain in the floating point registers and not</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *  disturned until another floating point task is switched to.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> *  If FALSE, then the floating point context is saved when a floating</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *  point task is switched out and restored when the next floating point</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *  task is restored.  The state of the floating point registers between</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  those two operations is not specified.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *  If the floating point context does NOT have to be saved as part of</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *  interrupt dispatching, then it should be safe to set this to TRUE.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  Setting this flag to TRUE results in using a different algorithm</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *  for deciding when to save and restore the floating point context.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *  The deferred FP switch algorithm minimizes the number of times</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *  the FP context is saved and restored.  The FP context is not saved</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> *  until a context switch is made to another, different FP task.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *  Thus in a system with only one FP task, the FP context will never</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *  be saved or restored.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define CPU_USE_DEFERRED_FP_SWITCH       TRUE</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define CPU_ENABLE_ROBUST_THREAD_DISPATCH FALSE</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *  Does the stack grow up (toward higher addresses) or down</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> *  (toward lower addresses)?</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> *  If TRUE, then the grows upward.</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *  If FALSE, then the grows toward smaller addresses.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* our stack grows down */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define CPU_STACK_GROWS_UP               FALSE</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* FIXME: Is this the right value? */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define CPU_CACHE_LINE_BYTES 16</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define CPU_STRUCTURE_ALIGNMENT RTEMS_ALIGNED( CPU_CACHE_LINE_BYTES )</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *  The following defines the number of bits actually used in the</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *  interrupt field of the task mode.  How those bits map to the</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *  CPU interrupt levels is defined by the routine _CPU_ISR_Set_level().</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define CPU_MODES_INTERRUPT_MASK   0x000000ff</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define CPU_SIZEOF_POINTER 4</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define CPU_MAXIMUM_PROCESSORS 32</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> *  Processor defined structures</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> *  Examples structures include the descriptor tables from the i386</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *  and the processor control structure on the i960ca.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* may need to put some structures here.  */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * Contexts</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> *  Generally there are 2 types of context to save.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> *     1. Interrupt registers to save</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> *     2. Task level registers to save</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *  This means we have the following 3 context items:</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> *     1. task level context stuff::  Context_Control</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *     2. floating point task stuff:: Context_Control_fp</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *     3. special interrupt level context :: Context_Control_interrupt</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *  On some processors, it is cost-effective to save only the callee</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> *  preserved registers during a task context switch.  This means</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> *  that the ISR code needs to save those registers which do not</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> *  persist across function calls.  It is not mandatory to make this</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *  distinctions between the caller/callee saves registers for the</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *  purpose of minimizing context saved during task switch and on interrupts.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *  If the cost of saving extra registers is minimal, simplicity is the</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *  choice.  Save the same context on interrupt entry as for tasks in</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> *  this case.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *  Additionally, if gdb is to be made aware of RTEMS tasks for this CPU, then</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> *  care should be used in designing the context area.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> *  On some CPUs with hardware floating point support, the Context_Control_fp</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *  structure will not be used or it simply consist of an array of a</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> *  fixed number of bytes.   This is done when the floating point context</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *  is dumped by a &quot;FP save context&quot; type instruction and the format</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> *  is not really defined by the CPU.  In this case, there is no need</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> *  to figure out the exact format -- only the size.  Of course, although</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> *  this is enough information for RTEMS, it is probably not enough for</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *  a debugger such as gdb.  But that is another problem.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* WARNING: If this structure is modified, the constants in cpu.h must be updated. */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#if (__mips == 1) || (__mips == 32)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define __MIPS_REGISTER_TYPE     uint32_t</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define __MIPS_FPU_REGISTER_TYPE uint32_t</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#elif __mips == 3</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define __MIPS_REGISTER_TYPE     uint64_t</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define __MIPS_FPU_REGISTER_TYPE uint64_t</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#error &quot;mips register size: unknown architecture level!!&quot;</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    __MIPS_REGISTER_TYPE s0;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    __MIPS_REGISTER_TYPE s1;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    __MIPS_REGISTER_TYPE s2;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    __MIPS_REGISTER_TYPE s3;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    __MIPS_REGISTER_TYPE s4;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    __MIPS_REGISTER_TYPE s5;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    __MIPS_REGISTER_TYPE s6;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    __MIPS_REGISTER_TYPE s7;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    __MIPS_REGISTER_TYPE <a class="code" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    __MIPS_REGISTER_TYPE <a class="code" href="group__mips__regs.html#gae771351dd440a8640270282362e338d0">fp</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    __MIPS_REGISTER_TYPE <a class="code" href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    __MIPS_REGISTER_TYPE c0_sr;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    __MIPS_REGISTER_TYPE c0_epc;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;} <a class="code" href="structContext__Control.html">Context_Control</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define _CPU_Context_Get_SP( _context ) \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">  (uintptr_t) (_context)-&gt;sp</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* WARNING: If this structure is modified, the constants in cpu.h</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> *          must also be updated.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if ( CPU_HARDWARE_FP == TRUE )</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp0;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp1;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp2;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp3;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp4;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp5;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp6;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp7;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp8;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp9;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp10;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp11;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp12;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp13;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp14;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp15;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp16;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp17;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp18;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp19;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp20;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp21;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp22;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp23;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp24;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp25;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp26;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp27;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp28;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp29;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp30;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    __MIPS_FPU_REGISTER_TYPE fp31;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    uint32_t fpcs;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> *  This struct reflects the stack frame employed in ISR_Handler.  Note</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> *  that the ISR routine save some of the registers to this frame for</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> *  all interrupts and exceptions.  Other registers are saved only on</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> *  exceptions, while others are not touched at all.  The untouched</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> *  registers are not normally disturbed by high-level language</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> *  programs so they can be accessed when required.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> *  The registers and their ordering in this struct must directly</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> *  correspond to the layout and ordering of * shown in iregdef.h,</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> *  as cpu_asm.S uses those definitions to fill the stack frame.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> *  This struct provides access to the stack frame for C code.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> *  Similarly, this structure is used by debugger stubs and exception</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> *  processing routines so be careful when changing the format.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> *  NOTE: The comments with this structure and cpu_asm.S should be kept</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> *        in sync.  When in doubt, look in the  code to see if the</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> *        registers you&#39;re interested in are actually treated as expected.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> *        The order of the first portion of this structure follows the</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> *        order of registers expected by gdb.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  __MIPS_REGISTER_TYPE  r0;       <span class="comment">/*  0 -- NOT FILLED IN */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  __MIPS_REGISTER_TYPE  at;       <span class="comment">/*  1 -- saved always */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  __MIPS_REGISTER_TYPE  v0;       <span class="comment">/*  2 -- saved always */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  __MIPS_REGISTER_TYPE  v1;       <span class="comment">/*  3 -- saved always */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  __MIPS_REGISTER_TYPE  a0;       <span class="comment">/*  4 -- saved always */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  __MIPS_REGISTER_TYPE  a1;       <span class="comment">/*  5 -- saved always */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  __MIPS_REGISTER_TYPE  a2;       <span class="comment">/*  6 -- saved always */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  __MIPS_REGISTER_TYPE  a3;       <span class="comment">/*  7 -- saved always */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  __MIPS_REGISTER_TYPE  t0;       <span class="comment">/*  8 -- saved always */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  __MIPS_REGISTER_TYPE  t1;       <span class="comment">/*  9 -- saved always */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  __MIPS_REGISTER_TYPE  t2;       <span class="comment">/* 10 -- saved always */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  __MIPS_REGISTER_TYPE  t3;       <span class="comment">/* 11 -- saved always */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  __MIPS_REGISTER_TYPE  t4;       <span class="comment">/* 12 -- saved always */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  __MIPS_REGISTER_TYPE  t5;       <span class="comment">/* 13 -- saved always */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  __MIPS_REGISTER_TYPE  t6;       <span class="comment">/* 14 -- saved always */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  __MIPS_REGISTER_TYPE  t7;       <span class="comment">/* 15 -- saved always */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  __MIPS_REGISTER_TYPE  s0;       <span class="comment">/* 16 -- saved on exceptions */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  __MIPS_REGISTER_TYPE  s1;       <span class="comment">/* 17 -- saved on exceptions */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  __MIPS_REGISTER_TYPE  s2;       <span class="comment">/* 18 -- saved on exceptions */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  __MIPS_REGISTER_TYPE  s3;       <span class="comment">/* 19 -- saved on exceptions */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  __MIPS_REGISTER_TYPE  s4;       <span class="comment">/* 20 -- saved on exceptions */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  __MIPS_REGISTER_TYPE  s5;       <span class="comment">/* 21 -- saved on exceptions */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  __MIPS_REGISTER_TYPE  s6;       <span class="comment">/* 22 -- saved on exceptions */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  __MIPS_REGISTER_TYPE  s7;       <span class="comment">/* 23 -- saved on exceptions */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  __MIPS_REGISTER_TYPE  t8;       <span class="comment">/* 24 -- saved always */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  __MIPS_REGISTER_TYPE  t9;       <span class="comment">/* 25 -- saved always */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="group__mips__regs.html#ga8d58e214b7b5b075466aecc6c0c295ed">k0</a>;       <span class="comment">/* 26 -- NOT FILLED IN, kernel tmp reg */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="group__mips__regs.html#gaa786777ce0a77f3d766d53dfa93da3d7">k1</a>;       <span class="comment">/* 27 -- NOT FILLED IN, kernel tmp reg */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="group__mips__regs.html#gae9c24f3b396f6bdaacd0e52f68b9a314">gp</a>;       <span class="comment">/* 28 -- saved always */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a>;       <span class="comment">/* 29 -- saved on exceptions NOT RESTORED */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="group__mips__regs.html#gae771351dd440a8640270282362e338d0">fp</a>;       <span class="comment">/* 30 -- saved always */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a>;       <span class="comment">/* 31 -- saved always */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  __MIPS_REGISTER_TYPE  c0_sr;    <span class="comment">/* 32 -- saved always, some bits are */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                  <span class="comment">/*    manipulated per-thread          */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  __MIPS_REGISTER_TYPE  mdlo;     <span class="comment">/* 33 -- saved always */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  __MIPS_REGISTER_TYPE  mdhi;     <span class="comment">/* 34 -- saved always */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  __MIPS_REGISTER_TYPE  badvaddr; <span class="comment">/* 35 -- saved on exceptions, read-only */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  __MIPS_REGISTER_TYPE  cause;    <span class="comment">/* 36 -- saved on exceptions NOT restored */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  __MIPS_REGISTER_TYPE  epc;      <span class="comment">/* 37 -- saved always, read-only register */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                  <span class="comment">/*        but logically restored */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  __MIPS_FPU_REGISTER_TYPE f0;    <span class="comment">/* 38 -- saved if FP enabled */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  __MIPS_FPU_REGISTER_TYPE f1;    <span class="comment">/* 39 -- saved if FP enabled */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  __MIPS_FPU_REGISTER_TYPE f2;    <span class="comment">/* 40 -- saved if FP enabled */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  __MIPS_FPU_REGISTER_TYPE f3;    <span class="comment">/* 41 -- saved if FP enabled */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  __MIPS_FPU_REGISTER_TYPE f4;    <span class="comment">/* 42 -- saved if FP enabled */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  __MIPS_FPU_REGISTER_TYPE f5;    <span class="comment">/* 43 -- saved if FP enabled */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  __MIPS_FPU_REGISTER_TYPE f6;    <span class="comment">/* 44 -- saved if FP enabled */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  __MIPS_FPU_REGISTER_TYPE f7;    <span class="comment">/* 45 -- saved if FP enabled */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  __MIPS_FPU_REGISTER_TYPE f8;    <span class="comment">/* 46 -- saved if FP enabled */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  __MIPS_FPU_REGISTER_TYPE f9;    <span class="comment">/* 47 -- saved if FP enabled */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  __MIPS_FPU_REGISTER_TYPE f10;   <span class="comment">/* 48 -- saved if FP enabled */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  __MIPS_FPU_REGISTER_TYPE f11;   <span class="comment">/* 49 -- saved if FP enabled */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  __MIPS_FPU_REGISTER_TYPE f12;   <span class="comment">/* 50 -- saved if FP enabled */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  __MIPS_FPU_REGISTER_TYPE f13;   <span class="comment">/* 51 -- saved if FP enabled */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  __MIPS_FPU_REGISTER_TYPE f14;   <span class="comment">/* 52 -- saved if FP enabled */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  __MIPS_FPU_REGISTER_TYPE f15;   <span class="comment">/* 53 -- saved if FP enabled */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  __MIPS_FPU_REGISTER_TYPE f16;   <span class="comment">/* 54 -- saved if FP enabled */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  __MIPS_FPU_REGISTER_TYPE f17;   <span class="comment">/* 55 -- saved if FP enabled */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  __MIPS_FPU_REGISTER_TYPE f18;   <span class="comment">/* 56 -- saved if FP enabled */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  __MIPS_FPU_REGISTER_TYPE f19;   <span class="comment">/* 57 -- saved if FP enabled */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  __MIPS_FPU_REGISTER_TYPE f20;   <span class="comment">/* 58 -- saved if FP enabled */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  __MIPS_FPU_REGISTER_TYPE f21;   <span class="comment">/* 59 -- saved if FP enabled */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  __MIPS_FPU_REGISTER_TYPE f22;   <span class="comment">/* 60 -- saved if FP enabled */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  __MIPS_FPU_REGISTER_TYPE f23;   <span class="comment">/* 61 -- saved if FP enabled */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  __MIPS_FPU_REGISTER_TYPE f24;   <span class="comment">/* 62 -- saved if FP enabled */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  __MIPS_FPU_REGISTER_TYPE f25;   <span class="comment">/* 63 -- saved if FP enabled */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  __MIPS_FPU_REGISTER_TYPE f26;   <span class="comment">/* 64 -- saved if FP enabled */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  __MIPS_FPU_REGISTER_TYPE f27;   <span class="comment">/* 65 -- saved if FP enabled */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  __MIPS_FPU_REGISTER_TYPE f28;   <span class="comment">/* 66 -- saved if FP enabled */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  __MIPS_FPU_REGISTER_TYPE f29;   <span class="comment">/* 67 -- saved if FP enabled */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  __MIPS_FPU_REGISTER_TYPE f30;   <span class="comment">/* 68 -- saved if FP enabled */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  __MIPS_FPU_REGISTER_TYPE f31;   <span class="comment">/* 69 -- saved if FP enabled */</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  __MIPS_REGISTER_TYPE     fcsr;  <span class="comment">/* 70 -- saved on exceptions */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                  <span class="comment">/*    (oddly not documented on MGV) */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  __MIPS_REGISTER_TYPE     feir;  <span class="comment">/* 71 -- saved on exceptions */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                  <span class="comment">/*    (oddly not documented on MGV) */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="comment">/* GDB does not seem to care about anything past this point */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  __MIPS_REGISTER_TYPE  tlbhi;    <span class="comment">/* 72 - NOT FILLED IN, doesn&#39;t exist on */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                  <span class="comment">/*         all MIPS CPUs (at least MGV) */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#if __mips == 1</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  __MIPS_REGISTER_TYPE  tlblo;    <span class="comment">/* 73 - NOT FILLED IN, doesn&#39;t exist on */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                  <span class="comment">/*         all MIPS CPUs (at least MGV) */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#if  (__mips == 3) || (__mips == 32)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  __MIPS_REGISTER_TYPE  tlblo0;   <span class="comment">/* 73 - NOT FILLED IN, doesn&#39;t exist on */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                  <span class="comment">/*         all MIPS CPUs (at least MGV) */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  __MIPS_REGISTER_TYPE  inx;      <span class="comment">/* 74 -- NOT FILLED IN, doesn&#39;t exist on */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                  <span class="comment">/*         all MIPS CPUs (at least MGV) */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  __MIPS_REGISTER_TYPE  rand;     <span class="comment">/* 75 -- NOT FILLED IN, doesn&#39;t exist on */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                  <span class="comment">/*         all MIPS CPUs (at least MGV) */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="struct__ctxt.html">ctxt</a>;     <span class="comment">/* 76 -- NOT FILLED IN, doesn&#39;t exist on */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                  <span class="comment">/*         all MIPS CPUs (at least MGV) */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  __MIPS_REGISTER_TYPE  exctype;  <span class="comment">/* 77 -- NOT FILLED IN (not enough info) */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  __MIPS_REGISTER_TYPE  mode;     <span class="comment">/* 78 -- NOT FILLED IN (not enough info) */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  __MIPS_REGISTER_TYPE  prid;     <span class="comment">/* 79 -- NOT FILLED IN (not need to do so) */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  __MIPS_REGISTER_TYPE  tar ;     <span class="comment">/* 80 -- target address register, filled on exceptions */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">/* end of __mips == 1 so NREGS == 81 */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#if  (__mips == 3) || (__mips == 32)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  __MIPS_REGISTER_TYPE  tlblo1;   <span class="comment">/* 81 -- NOT FILLED IN */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  __MIPS_REGISTER_TYPE  pagemask; <span class="comment">/* 82 -- NOT FILLED IN */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  __MIPS_REGISTER_TYPE  wired;    <span class="comment">/* 83 -- NOT FILLED IN */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  __MIPS_REGISTER_TYPE  count;    <span class="comment">/* 84 -- NOT FILLED IN */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  __MIPS_REGISTER_TYPE  compare;  <span class="comment">/* 85 -- NOT FILLED IN */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  __MIPS_REGISTER_TYPE  <a class="code" href="structconfig__s.html">config</a>;   <span class="comment">/* 86 -- NOT FILLED IN */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  __MIPS_REGISTER_TYPE  lladdr;   <span class="comment">/* 87 -- NOT FILLED IN */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  __MIPS_REGISTER_TYPE  watchlo;  <span class="comment">/* 88 -- NOT FILLED IN */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  __MIPS_REGISTER_TYPE  watchhi;  <span class="comment">/* 89 -- NOT FILLED IN */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  __MIPS_REGISTER_TYPE  ecc;      <span class="comment">/* 90 -- NOT FILLED IN */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  __MIPS_REGISTER_TYPE  cacheerr; <span class="comment">/* 91 -- NOT FILLED IN */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  __MIPS_REGISTER_TYPE  taglo;    <span class="comment">/* 92 -- NOT FILLED IN */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  __MIPS_REGISTER_TYPE  taghi;    <span class="comment">/* 93 -- NOT FILLED IN */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  __MIPS_REGISTER_TYPE  errpc;    <span class="comment">/* 94 -- NOT FILLED IN */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  __MIPS_REGISTER_TYPE  xctxt;    <span class="comment">/* 95 -- NOT FILLED IN */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; <span class="comment">/* end of __mips == 3 so NREGS == 96 */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keyword">typedef</span> <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> *  This variable is optional.  It is used on CPUs on which it is difficult</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> *  to generate an &quot;uninitialized&quot; FP context.  It is filled in by</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *  _CPU_Initialize and copied into the task&#39;s FP context area during</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> *  _CPU_Context_Initialize.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="keyword">extern</span> <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> *  Nothing prevents the porter from declaring more CPU specific variables.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* XXX: if needed, put more variables here */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> *  The size of the floating point context area.  On some CPUs this</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> *  will not be a &quot;sizeof&quot; because the format of the floating point</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> *  area is not defined -- only the size is.  This is usually on</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> *  CPUs with a &quot;floating point save context&quot; instruction.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define CPU_CONTEXT_FP_SIZE sizeof( Context_Control_fp )</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> *  Amount of extra stack (above minimum stack size) required by</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> *  system initialization thread.  Remember that in a multiprocessor</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> *  system the system intialization thread becomes the MP server thread.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 0</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> *  Should be large enough to run all RTEMS tests.  This ensures</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> *  that a &quot;reasonable&quot; small application should not have any problems.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define CPU_STACK_MINIMUM_SIZE          (8 * 1024)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> *  CPU&#39;s worst alignment requirement for data types on a byte boundary.  This</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> *  alignment does not take into account the requirements for the stack.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define CPU_ALIGNMENT              8</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> *  This number corresponds to the byte alignment requirement for the</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> *  heap handler.  This alignment requirement may be stricter than that</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> *  for the data types alignment specified by CPU_ALIGNMENT.  It is</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> *  common for the heap to follow the same alignment requirement as</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> *  CPU_ALIGNMENT.  If the CPU_ALIGNMENT is strict enough for the heap,</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> *  then this should be set to CPU_ALIGNMENT.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> *  NOTE:  This does not have to be a power of 2.  It does have to</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> *         be greater or equal to than CPU_ALIGNMENT.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define CPU_HEAP_ALIGNMENT         CPU_ALIGNMENT</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *  This number corresponds to the byte alignment requirement for the</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> *  stack.  This alignment requirement may be stricter than that for the</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> *  data types alignment specified by CPU_ALIGNMENT.  If the CPU_ALIGNMENT</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> *  is strict enough for the stack, then this should be set to 0.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> *  NOTE:  This must be a power of 2 either 0 or greater than CPU_ALIGNMENT.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define CPU_STACK_ALIGNMENT        CPU_ALIGNMENT</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keywordtype">void</span> mips_vector_exceptions( <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> *frame );</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> *  ISR handler macros</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> *  Declare the function that is present in the shared libcpu directory,</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *  that returns the processor dependent interrupt mask.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;uint32_t mips_interrupt_mask( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> *  Disable all interrupts for an RTEMS critical section.  The previous</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> *  level is returned in _level.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define _CPU_ISR_Disable( _level ) \</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">    unsigned int _scratch; \</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">    mips_get_sr( _scratch ); \</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">    mips_set_sr( _scratch &amp; ~SR_INTERRUPT_ENABLE_BITS ); \</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">    _level = _scratch &amp; SR_INTERRUPT_ENABLE_BITS; \</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">  } while(0)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> *  Enable interrupts to the previous level (returned by _CPU_ISR_Disable).</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> *  This indicates the end of an RTEMS critical section.  The parameter</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> *  _level is not modified.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define _CPU_ISR_Enable( _level )  \</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">    unsigned int _scratch; \</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">    mips_get_sr( _scratch ); \</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">    mips_set_sr( (_scratch &amp; ~SR_INTERRUPT_ENABLE_BITS) | (_level &amp; SR_INTERRUPT_ENABLE_BITS) ); \</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">  } while(0)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> *  This temporarily restores the interrupt to _level before immediately</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> *  disabling them again.  This is used to divide long RTEMS critical</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> *  sections into two or more parts.  The parameter _level is not</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> *  modified.</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define _CPU_ISR_Flash( _xlevel ) \</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">    unsigned int _scratch2 = _xlevel; \</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">    _CPU_ISR_Enable( _scratch2 ); \</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">    _CPU_ISR_Disable( _scratch2 ); \</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">    _xlevel = _scratch2; \</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">  } while(0)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">bool</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( uint32_t level )</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">return</span> ( level &amp; SR_INTERRUPT_ENABLE_BITS ) != 0;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> *  Map interrupt level in task mode onto the hardware that the CPU</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> *  actually provides.  Currently, interrupt levels which do not</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> *  map onto the CPU in a generic fashion are undefined.  Someday,</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> *  it would be nice if these were &quot;mapped&quot; by the application</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> *  via a callout.  For example, m68k has 8 levels 0 - 7, levels</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> *  8 - 255 would be available for bsp/application specific meaning.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> *  This could be used to manage a programmable interrupt controller</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> *  via the rtems_task_mode directive.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> *  On the MIPS, 0 is all on.  Non-zero is all off.  This only</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> *  manipulates the IEC.</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;uint32_t   <a class="code" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>( <span class="keywordtype">void</span> );  <span class="comment">/* in cpu.c */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">_CPU_ISR_Set_level</a>( uint32_t   );  <span class="comment">/* in cpu.c */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* end of ISR handler macros */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* Context handler macros */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> *  Initialize the context to a state suitable for starting a</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> *  task after a context restore operation.  Generally, this</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> *  involves:</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> *     - setting a starting address</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> *     - preparing the stack</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> *     - preparing the stack and frame pointers</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> *     - setting the proper interrupt level in the context</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> *     - initializing the floating point context</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> *  This routine generally does not set any unnecessary register</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> *  in the context.  The state of the &quot;general data&quot; registers is</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> *  undefined at task start time.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> *  NOTE: This is_fp parameter is TRUE if the thread is to be a floating</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> *        point thread.  This is typically only used on CPUs where the</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> *        FPU may be easily disabled by software such as on the SPARC</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> *        where the PSR contains an enable FPU bit.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> *  The per-thread status register holds the interrupt enable, FP enable</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> *  and global interrupt enable for that thread.  It means each thread can</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> *  enable its own set of interrupts.  If interrupts are disabled, RTEMS</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> *  can still dispatch via blocking calls.  This is the function of the</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> *  &quot;Interrupt Level&quot;, and on the MIPS, it controls the IEC bit and all</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> *  the hardware interrupts as defined in the SR.  Software ints</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> *  are automatically enabled for all threads, as they will only occur under</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> *  program control anyhow.  Besides, the interrupt level parm is only 8 bits,</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> *  and controlling the software ints plus the others would require 9.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> *  If the Interrupt Level is 0, all ints are on.  Otherwise, the</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> *  Interrupt Level should supply a bit pattern to impose on the SR</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> *  interrupt bits; bit 0 applies to the mips1 IEC bit/mips3 EXL&amp;IE, bits 1 thru 6</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> *  apply to the SR register Intr bits from bit 10 thru bit 15.  Bit 7 of</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> *  the Interrupt Level parameter is unused at this time.</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> *  These are the only per-thread SR bits, the others are maintained</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> *  globally &amp; explicitly preserved by the Context Switch code in cpu_asm.s</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#if (__mips == 3) || (__mips == 32)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define _INTON          SR_IE</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#if __mips_fpr==64</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define _EXTRABITS      SR_FR</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define _EXTRABITS      0</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __mips_fpr==64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __mips == 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#if __mips == 1</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define _INTON          SR_IEC</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define _EXTRABITS      0  </span><span class="comment">/* make sure we&#39;re in user mode on MIPS1 processors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __mips == 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a>(</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *the_context,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  uintptr_t        *stack_base,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  uint32_t          <a class="code" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>,</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  uint32_t          new_level,</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordtype">void</span>             *entry_point,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordtype">bool</span>              is_fp,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordtype">void</span>             *tls_area</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> *  This routine is responsible for somehow restarting the currently</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> *  executing task.  If you are lucky, then all that is necessary</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> *  is restoring the context.  Otherwise, there will need to be</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> *  a special assembly routine which does something special in this</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> *  case.  Context_Restore should work most of the time.  It will</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> *  not work if restarting self conflicts with the stack frame</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> *  assumptions of restoring a context.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define _CPU_Context_Restart_self( _the_context ) \</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">   _CPU_Context_restore( (_the_context) );</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> *  This routine initializes the FP context area passed to it to.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> *  There are a few standard ways in which to initialize the</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> *  floating point context.  The code included for this macro assumes</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> *  that this is a CPU in which a &quot;initial&quot; FP context was saved into</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> *  _CPU_Null_fp_context and it simply copies it to the destination</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> *  context passed to it.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"> *  Other models include (1) not doing anything, and (2) putting</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"> *  a &quot;null FP status word&quot; in the correct place in the FP context.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#if ( CPU_HARDWARE_FP == TRUE )</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define _CPU_Context_Initialize_fp( _destination ) \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">  { \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">   *(*(_destination)) = _CPU_Null_fp_context; \</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/* end of Context handler macros */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* Fatal Error manager macros */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> *  This routine copies _error into a known place -- typically a stack</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> *  location or a register, optionally disables interrupts, and</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> *  halts/stops the CPU.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define _CPU_Fatal_halt( _source, _error ) \</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">    unsigned int _level; \</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">    _CPU_ISR_Disable(_level); \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">    (void)_level; \</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">    loop: goto loop; \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">  } while (0)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> mips_break( <span class="keywordtype">int</span> error );</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define CPU_USE_GENERIC_BITFIELD_CODE TRUE</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* functions */</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> *  _CPU_Initialize</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> *  This routine performs CPU dependent initialization.</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="keywordtype">void</span> *<a class="code" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a>( uintptr_t ignored );</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> *  _CPU_Context_switch</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> *  This routine switches from the run context to the heir context.</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a>(</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *run,</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *heir</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> *  _CPU_Context_restore</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> *  This routine is generally used only to restart self in an</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> *  efficient manner.  It may simply be a label in _CPU_Context_switch.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> *  NOTE: May be unnecessary to reload some registers.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>(</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *new_context</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;) <a class="code" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> *  _CPU_Context_save_fp</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> *  This routine saves the floating point context passed to it.</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="keywordtype">void</span> <a class="code" href="sparc_2include_2rtems_2score_2cpu_8h.html#ae8d9251a320d6920e3c8d6e45eb38fad">_CPU_Context_save_fp</a>(</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"> *  _CPU_Context_restore_fp</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> *  This routine restores the floating point context passed to it.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keywordtype">void</span> <a class="code" href="sparc_2include_2rtems_2score_2cpu_8h.html#a8d77a957f827a9250794f9ad754acbf5">_CPU_Context_restore_fp</a>(</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a>( <span class="keyword">const</span> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame );</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/*  The following routine swaps the endian format of an unsigned int.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> *  It must be static because it is referenced indirectly.</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> *  This version will work on any processor, but if there is a better</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> *  way for your CPU PLEASE use it.  The most common way to do this is to:</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> *     swap least significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> *     swap upper and lower 16-bits</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> *     swap most significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> *  Some CPUs have special instructions which swap a 32-bit quantity in</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> *  a single instruction (e.g. i486).  It is probably best to avoid</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> *  an &quot;endian swapping control bit&quot; in the CPU.  One good reason is</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> *  that interrupts would probably have to be disabled to ensure that</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> *  an interrupt does not try to access the same &quot;chunk&quot; with the wrong</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> *  endian.  Another good reason is that on some CPUs, the endian bit</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> *  endianness for ALL fetches -- both code and data -- so the code</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> *  will be fetched incorrectly.</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t CPU_swap_u32(</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  uint32_t value</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;)</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;{</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  uint32_t   byte1, byte2, byte3, byte4, swapped;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  byte4 = (value &gt;&gt; 24) &amp; 0xff;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  byte3 = (value &gt;&gt; 16) &amp; 0xff;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  byte2 = (value &gt;&gt; 8)  &amp; 0xff;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  byte1 =  value        &amp; 0xff;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  swapped = (byte1 &lt;&lt; 24) | (byte2 &lt;&lt; 16) | (byte3 &lt;&lt; 8) | byte4;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">return</span>( swapped );</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define CPU_swap_u16( value ) \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">  (((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;uint32_t <a class="code" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;CPU_Counter_ticks <a class="code" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> CPU_Counter_ticks _CPU_Counter_difference(</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  CPU_Counter_ticks second,</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  CPU_Counter_ticks first</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;)</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;{</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">return</span> second - first;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;}</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUMIPS.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">  854</a></span>&#160;<span class="keyword">typedef</span> uintptr_t <a class="code" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;}</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="sparc_2include_2rtems_2score_2cpu_8h_html_a8d77a957f827a9250794f9ad754acbf5"><div class="ttname"><a href="sparc_2include_2rtems_2score_2cpu_8h.html#a8d77a957f827a9250794f9ad754acbf5">_CPU_Context_restore_fp</a></div><div class="ttdeci">#define _CPU_Context_restore_fp(_fp_context_ptr)</div><div class="ttdoc">Nothing to do due to the synchronous or lazy floating point switch.</div><div class="ttdef"><b>Definition:</b> cpu.h:904</div></div>
<div class="ttc" id="group__mips__regs_html_ga8d40798874dab99986478ef00ff3e297"><div class="ttname"><a href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a></div><div class="ttdeci">#define sp</div><div class="ttdoc">stack-pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:64</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_gaa34a35de496258577c1454ba1ee07ce0"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a></div><div class="ttdeci">void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)</div><div class="ttdoc">Prints the exception frame via printk().</div><div class="ttdef"><b>Definition:</b> vectorexceptions.c:45</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga43820ba3d51d7a699c22fce8cac93ef1"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">_CPU_ISR_Set_level</a></div><div class="ttdeci">void _CPU_ISR_Set_level(uint32_t level)</div><div class="ttdoc">Sets the hardware interrupt level by the level value.</div><div class="ttdef"><b>Definition:</b> cpu.c:57</div></div>
<div class="ttc" id="structconfig__s_html"><div class="ttname"><a href="structconfig__s.html">config_s</a></div><div class="ttdef"><b>Definition:</b> deflate.c:115</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gac016ae4ed92ed2607bd65408a36d908b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a></div><div class="ttdeci">CPU_Counter_ticks _CPU_Counter_read(void)</div><div class="ttdoc">Returns the current CPU counter value.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:117</div></div>
<div class="ttc" id="structContext__Control_html"><div class="ttname"><a href="structContext__Control.html">Context_Control</a></div><div class="ttdoc">Thread register context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga903a802003c95d6ef5206cb330424a1b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a></div><div class="ttdeci">void * _CPU_Thread_Idle_body(uintptr_t ignored)</div><div class="ttdef"><b>Definition:</b> idle-mcf5272.c:20</div></div>
<div class="ttc" id="structCPU__Interrupt__frame_html"><div class="ttname"><a href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></div><div class="ttdoc">Interrupt stack frame (ISF).</div><div class="ttdef"><b>Definition:</b> cpu.h:191</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gaa2f0ed67aa174f684bb31b7e8bdb386f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></div><div class="ttdeci">#define RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> basedefs.h:102</div></div>
<div class="ttc" id="group__mips__regs_html_gae771351dd440a8640270282362e338d0"><div class="ttname"><a href="group__mips__regs.html#gae771351dd440a8640270282362e338d0">fp</a></div><div class="ttdeci">#define fp</div><div class="ttdoc">frame-pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:65</div></div>
<div class="ttc" id="group__mips__regs_html_ga8d58e214b7b5b075466aecc6c0c295ed"><div class="ttname"><a href="group__mips__regs.html#ga8d58e214b7b5b075466aecc6c0c295ed">k0</a></div><div class="ttdeci">#define k0</div><div class="ttdoc">kernel private register 0 */</div><div class="ttdef"><b>Definition:</b> regs.h:61</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_ga7b9d8ca4fc632d4e2e0ea4415ac3b868"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a></div><div class="ttdeci">void _CPU_Context_Initialize(Context_Control *context, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)</div><div class="ttdoc">Initializes the CPU context.</div><div class="ttdef"><b>Definition:</b> epiphany-context-initialize.c:40</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa9f8cc989454b28232e5375e30c90970"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a></div><div class="ttdeci">void _CPU_Context_switch(Context_Control *run, Context_Control *heir)</div><div class="ttdoc">CPU switch context.</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:91</div></div>
<div class="ttc" id="struct__ctxt_html"><div class="ttname"><a href="struct__ctxt.html">_ctxt</a></div><div class="ttdef"><b>Definition:</b> bootldr.h:45</div></div>
<div class="ttc" id="group__mips__regs_html_gaa786777ce0a77f3d766d53dfa93da3d7"><div class="ttname"><a href="group__mips__regs.html#gaa786777ce0a77f3d766d53dfa93da3d7">k1</a></div><div class="ttdeci">#define k1</div><div class="ttdoc">kernel private register 1 */</div><div class="ttdef"><b>Definition:</b> regs.h:62</div></div>
<div class="ttc" id="sparc_2include_2rtems_2score_2cpu_8h_html_ae8d9251a320d6920e3c8d6e45eb38fad"><div class="ttname"><a href="sparc_2include_2rtems_2score_2cpu_8h.html#ae8d9251a320d6920e3c8d6e45eb38fad">_CPU_Context_save_fp</a></div><div class="ttdeci">#define _CPU_Context_save_fp(_fp_context_ptr)</div><div class="ttdoc">Nothing to do due to the synchronous or lazy floating point switch.</div><div class="ttdef"><b>Definition:</b> cpu.h:898</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga869484e3d851b032fd826c69ff21fc72"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a></div><div class="ttdeci">void _CPU_Initialize(void)</div><div class="ttdoc">CPU initialization.</div><div class="ttdef"><b>Definition:</b> cpu.c:45</div></div>
<div class="ttc" id="structContext__Control__fp_html"><div class="ttname"><a href="structContext__Control__fp.html">Context_Control_fp</a></div><div class="ttdoc">SPARC basic context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_a67f8550aad58bccb6fcb4589894444ad"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a></div><div class="ttdeci">uint32_t CPU_Counter_ticks</div><div class="ttdoc">Unsigned integer type for CPU counter values.</div><div class="ttdef"><b>Definition:</b> cpu.h:1210</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUInterrupt_html_ga1d9dcab9170d532b6634a5620385adbd"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a></div><div class="ttdeci">uint32_t _CPU_ISR_Get_level(void)</div><div class="ttdef"><b>Definition:</b> cpu.c:88</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_af07fa780651217bccbbd992ae527164c"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></div><div class="ttdeci">Context_Control_fp _CPU_Null_fp_context</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga5254669b54a06e96ebb585fd50a02c4d"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a></div><div class="ttdeci">bool _CPU_ISR_Is_enabled(uint32_t level)</div><div class="ttdoc">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.</div><div class="ttdef"><b>Definition:</b> cpu.h:375</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUContext_html_ga80726ebfe00f31a88b086cc4474c472f"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a></div><div class="ttdeci">void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:111</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga9fca17f81f850e128fcc8ed5b87ff2ab"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></div><div class="ttdeci">uintptr_t CPU_Uint32ptr</div><div class="ttdef"><b>Definition:</b> cpu.h:662</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa675150e5d00169c99410a82011b6117"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a></div><div class="ttdeci">uint32_t _CPU_Counter_frequency(void)</div><div class="ttdoc">Returns the current CPU counter frequency in Hz.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:112</div></div>
<div class="ttc" id="basedefs_8h_html"><div class="ttname"><a href="basedefs_8h.html">basedefs.h</a></div><div class="ttdoc">Basic Definitions.</div></div>
<div class="ttc" id="group__mips__regs_html_ga6c3a7669c6bdfd66528633d977cdb6b8"><div class="ttname"><a href="group__mips__regs.html#ga6c3a7669c6bdfd66528633d977cdb6b8">ra</a></div><div class="ttdeci">#define ra</div><div class="ttdoc">return address */</div><div class="ttdef"><b>Definition:</b> regs.h:66</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a245260f6f74972558f61b85227df5aae"><div class="ttname"><a href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a></div><div class="ttdeci">unsigned size</div><div class="ttdef"><b>Definition:</b> tte.h:74</div></div>
<div class="ttc" id="structCPU__Exception__frame_html"><div class="ttname"><a href="structCPU__Exception__frame.html">CPU_Exception_frame</a></div><div class="ttdoc">The set of registers that specifies the complete processor state.</div><div class="ttdef"><b>Definition:</b> cpu.h:629</div></div>
<div class="ttc" id="mips_8h_html"><div class="ttname"><a href="mips_8h.html">mips.h</a></div><div class="ttdoc">Information to build RTEMS for a &quot;no cpu&quot; while in protected mode.</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gac216239df231d5dbd15e3520b0b9313f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a></div><div class="ttdeci">#define RTEMS_INLINE_ROUTINE</div><div class="ttdef"><b>Definition:</b> basedefs.h:66</div></div>
<div class="ttc" id="group__mips__regs_html_gae9c24f3b396f6bdaacd0e52f68b9a314"><div class="ttname"><a href="group__mips__regs.html#gae9c24f3b396f6bdaacd0e52f68b9a314">gp</a></div><div class="ttdeci">#define gp</div><div class="ttdoc">global data pointer */</div><div class="ttdef"><b>Definition:</b> regs.h:63</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
