{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693179400146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693179400147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 00:36:39 2023 " "Processing started: Mon Aug 28 00:36:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693179400147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693179400147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_controller -c traffic_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_controller -c traffic_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693179400148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693179400796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693179400797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_controller-behaviour " "Found design unit 1: traffic_controller-behaviour" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693179417932 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_controller " "Found entity 1: traffic_controller" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693179417932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693179417932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_controller " "Elaborating entity \"traffic_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693179417979 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "next_state " "Can't recognize finite state machine \"next_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1693179417987 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "pres_state " "Can't recognize finite state machine \"pres_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1693179417987 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pres_state.ovride pres_state.ovride~_emulated pres_state.ovride~1 " "Register \"pres_state.ovride\" is converted into an equivalent circuit using register \"pres_state.ovride~_emulated\" and latch \"pres_state.ovride~1\"" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693179418969 "|traffic_controller|pres_state.ovride"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pres_state.rst pres_state.rst~_emulated pres_state.rst~1 " "Register \"pres_state.rst\" is converted into an equivalent circuit using register \"pres_state.rst~_emulated\" and latch \"pres_state.rst~1\"" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693179418969 "|traffic_controller|pres_state.rst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_state.ovride next_state.ovride~_emulated pres_state.ovride~1 " "Register \"next_state.ovride\" is converted into an equivalent circuit using register \"next_state.ovride~_emulated\" and latch \"pres_state.ovride~1\"" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693179418969 "|traffic_controller|next_state.ovride"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_state.rst next_state.rst~_emulated pres_state.rst~1 " "Register \"next_state.rst\" is converted into an equivalent circuit using register \"next_state.rst~_emulated\" and latch \"pres_state.rst~1\"" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693179418969 "|traffic_controller|next_state.rst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1693179418969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] VCC " "Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693179419034 "|traffic_controller|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] VCC " "Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693179419034 "|traffic_controller|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] VCC " "Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693179419034 "|traffic_controller|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] VCC " "Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "traffic_controller.vhd" "" { Text "C:/Users/Bolu/Documents/308 labs/traffic_controller/traffic_controller.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693179419034 "|traffic_controller|hex0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693179419034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693179419186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693179420104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693179420104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693179420179 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693179420179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693179420179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693179420179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693179420211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 00:37:00 2023 " "Processing ended: Mon Aug 28 00:37:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693179420211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693179420211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693179420211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693179420211 ""}
