Timing Analyzer report for UART_BLM
Mon Dec 30 21:37:21 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Frequency_Scaling:inst2|adc_clk_out'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'Frequency_Scaling:inst2|adc_clk_out'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Frequency_Scaling:inst2|adc_clk_out'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'Frequency_Scaling:inst2|adc_clk_out'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'Frequency_Scaling:inst2|adc_clk_out'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'Frequency_Scaling:inst2|adc_clk_out'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; UART_BLM                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; Frequency_Scaling:inst2|adc_clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Frequency_Scaling:inst2|adc_clk_out } ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 341.53 MHz ; 341.53 MHz      ; Frequency_Scaling:inst2|adc_clk_out ;                                                               ;
; 483.56 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Frequency_Scaling:inst2|adc_clk_out ; -1.928 ; -63.967       ;
; clk                                 ; -1.083 ; -1.095        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Frequency_Scaling:inst2|adc_clk_out ; 0.343 ; 0.000         ;
; clk                                 ; 0.356 ; 0.000         ;
+-------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.000        ;
; Frequency_Scaling:inst2|adc_clk_out ; -1.000 ; -46.000       ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Frequency_Scaling:inst2|adc_clk_out'                                                                                                                               ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.928 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.858      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.924 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.854      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.730 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.660      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.676 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.608      ;
; -1.637 ; uart_tx:inst|data_bit_sent[1] ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.287      ; 2.919      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.629 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.559      ;
; -1.616 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.062     ; 2.549      ;
; -1.616 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.062     ; 2.549      ;
; -1.616 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.062     ; 2.549      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.595 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.526      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.593 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.064     ; 2.524      ;
; -1.591 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.523      ;
; -1.589 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.521      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.573 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.065     ; 2.503      ;
; -1.566 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.498      ;
; -1.564 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.496      ;
; -1.560 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.492      ;
; -1.558 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.490      ;
; -1.557 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.062     ; 2.490      ;
; -1.557 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.062     ; 2.490      ;
; -1.557 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.062     ; 2.490      ;
; -1.537 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.261      ; 2.793      ;
; -1.535 ; uart_tx:inst|data_bit_sent[0] ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.287      ; 2.817      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.464      ;
; -1.532 ; uart_rx:inst1|rx_msg[3]       ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.287      ; 2.814      ;
; -1.526 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.261      ; 2.782      ;
; -1.524 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.456      ;
; -1.523 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.455      ;
; -1.521 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.453      ;
; -1.520 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.452      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
; -1.513 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.063     ; 2.445      ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                        ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.083 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 0.500        ; 2.273      ; 4.040      ;
; -1.068 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.064     ; 1.999      ;
; -0.981 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.064     ; 1.912      ;
; -0.823 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.064     ; 1.754      ;
; -0.774 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 1.000        ; 2.273      ; 4.231      ;
; -0.012 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.943      ;
; 0.083  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.848      ;
; 0.084  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.847      ;
; 0.272  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[0] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.659      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Frequency_Scaling:inst2|adc_clk_out'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.343 ; uart_tx:inst|tx                    ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_tx:inst|state.STOP            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_tx:inst|state.PARTIY_BIT      ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_tx:inst|state.START           ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_rx:inst1|rx_complete          ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_rx:inst1|data_bit_recieved[1] ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_rx:inst1|data_bit_recieved[0] ; uart_rx:inst1|data_bit_recieved[0] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|state.READ_BIT       ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.075      ; 0.577      ;
; 0.357 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|state.IDLE           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:inst|state.IDLE            ; uart_tx:inst|state.IDLE            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.SENT_BIT        ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.580      ;
; 0.378 ; uart_tx:inst|counter[5]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.597      ;
; 0.399 ; uart_rx:inst1|r_rx_msg[1]          ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.619      ;
; 0.400 ; uart_rx:inst1|r_rx_msg[6]          ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; uart_rx:inst1|r_rx_msg[5]          ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.620      ;
; 0.425 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.644      ;
; 0.506 ; uart_rx:inst1|r_rx_msg[4]          ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.726      ;
; 0.551 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.134      ;
; 0.587 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.075      ; 0.819      ;
; 0.603 ; uart_tx:inst|state.IDLE            ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.186      ;
; 0.606 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.825      ;
; 0.608 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.827      ;
; 0.609 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.828      ;
; 0.616 ; uart_rx:inst1|r_rx_msg[3]          ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.836      ;
; 0.618 ; uart_rx:inst1|r_rx_msg[0]          ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.838      ;
; 0.621 ; uart_rx:inst1|r_rx_msg[2]          ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.841      ;
; 0.626 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.845      ;
; 0.627 ; uart_rx:inst1|r_rx_msg[4]          ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.847      ;
; 0.632 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.851      ;
; 0.635 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.218      ;
; 0.638 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.858      ;
; 0.638 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.857      ;
; 0.640 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.860      ;
; 0.652 ; uart_rx:inst1|r_rx_msg[2]          ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.872      ;
; 0.652 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.872      ;
; 0.654 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.425      ; 1.236      ;
; 0.661 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.244      ;
; 0.670 ; uart_rx:inst1|r_rx_msg[1]          ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.890      ;
; 0.676 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.896      ;
; 0.678 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.898      ;
; 0.679 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.899      ;
; 0.692 ; uart_rx:inst1|r_rx_msg[3]          ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.912      ;
; 0.697 ; uart_rx:inst1|data_bit_recieved[0] ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.077      ; 0.931      ;
; 0.698 ; uart_rx:inst1|r_rx_msg[6]          ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.918      ;
; 0.698 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.917      ;
; 0.705 ; uart_tx:inst|counter[1]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.288      ;
; 0.712 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.295      ;
; 0.716 ; uart_rx:inst1|r_rx_msg[0]          ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 0.936      ;
; 0.721 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.940      ;
; 0.728 ; uart_tx:inst|data_bit_sent[1]      ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 0.947      ;
; 0.733 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.316      ;
; 0.734 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.100      ; 0.991      ;
; 0.737 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|data_bit_recieved[0] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.100      ; 0.994      ;
; 0.746 ; uart_tx:inst|counter[1]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.329      ;
; 0.752 ; uart_tx:inst|data_bit_sent[1]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.335      ;
; 0.770 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.664      ;
; 0.776 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.670      ;
; 0.777 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.671      ;
; 0.778 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.672      ;
; 0.794 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|state.START          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.014      ;
; 0.796 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.379      ;
; 0.804 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.023      ;
; 0.812 ; uart_tx:inst|data_bit_sent[2]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.395      ;
; 0.823 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.406      ;
; 0.840 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|state.READ_BIT       ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.075      ; 1.072      ;
; 0.844 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.075      ; 1.076      ;
; 0.844 ; uart_tx:inst|counter[2]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.427      ;
; 0.850 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.069      ;
; 0.855 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.074      ;
; 0.856 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.075      ;
; 0.860 ; uart_tx:inst|counter[2]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.443      ;
; 0.861 ; uart_rx:inst1|r_rx_msg[7]          ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.081      ;
; 0.862 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.425      ; 1.444      ;
; 0.876 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.095      ;
; 0.879 ; uart_rx:inst1|r_rx_msg[5]          ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.099      ;
; 0.927 ; uart_tx:inst|state.STOP            ; uart_tx:inst|state.IDLE            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.287     ; 0.797      ;
; 0.928 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.147      ;
; 0.929 ; uart_tx:inst|state.START           ; uart_tx:inst|state.SENT_BIT        ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.287     ; 0.799      ;
; 0.929 ; uart_tx:inst|counter[4]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.512      ;
; 0.935 ; uart_tx:inst|counter[4]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.518      ;
; 0.938 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.063      ; 1.158      ;
; 0.939 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.522      ;
; 0.943 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.162      ;
; 0.955 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; uart_rx:inst1|rx_msg[7]            ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.426      ; 1.539      ;
; 0.956 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.852      ;
; 0.962 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.062      ; 1.181      ;
; 0.982 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.876      ;
; 0.982 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.263     ; 0.876      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.356 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[0] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.580      ;
; 0.528 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.749      ;
; 0.529 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.750      ;
; 0.556 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.777      ;
; 1.133 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 0.000        ; 2.359      ; 3.878      ;
; 1.307 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.064      ; 1.528      ;
; 1.433 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.064      ; 1.654      ;
; 1.504 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; -0.500       ; 2.359      ; 3.749      ;
; 1.525 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.064      ; 1.746      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 376.79 MHz ; 376.79 MHz      ; Frequency_Scaling:inst2|adc_clk_out ;                                                               ;
; 531.35 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Frequency_Scaling:inst2|adc_clk_out ; -1.654 ; -53.262       ;
; clk                                 ; -0.997 ; -0.997        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Frequency_Scaling:inst2|adc_clk_out ; 0.300 ; 0.000         ;
; clk                                 ; 0.311 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.000        ;
; Frequency_Scaling:inst2|adc_clk_out ; -1.000 ; -46.000       ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Frequency_Scaling:inst2|adc_clk_out'                                                                                                                                ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.654 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.595      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.606 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.547      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.485 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.426      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.408 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.349      ;
; -1.395 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.055     ; 2.335      ;
; -1.395 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.055     ; 2.335      ;
; -1.395 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.055     ; 2.335      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.392 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.333      ;
; -1.360 ; uart_tx:inst|data_bit_sent[1] ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.260      ; 2.615      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.347 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.288      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.272      ;
; -1.319 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.260      ;
; -1.318 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.259      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.315 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.256      ;
; -1.310 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.055     ; 2.250      ;
; -1.308 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.236      ; 2.539      ;
; -1.302 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.243      ;
; -1.301 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.242      ;
; -1.291 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.232      ;
; -1.290 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.231      ;
; -1.288 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.229      ;
; -1.288 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.229      ;
; -1.287 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.228      ;
; -1.285 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.226      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.274 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.215      ;
; -1.273 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.214      ;
; -1.271 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.212      ;
; -1.270 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.211      ;
; -1.269 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.210      ;
; -1.269 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.210      ;
; -1.269 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.210      ;
; -1.269 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.210      ;
; -1.269 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.210      ;
; -1.269 ; uart_rx:inst1|r_rx_msg[0]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.054     ; 2.210      ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.997 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 0.500        ; 2.053      ; 3.715      ;
; -0.882 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.056     ; 1.821      ;
; -0.767 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.056     ; 1.706      ;
; -0.658 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.056     ; 1.597      ;
; -0.537 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 1.000        ; 2.053      ; 3.755      ;
; 0.097  ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.842      ;
; 0.182  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.757      ;
; 0.183  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.756      ;
; 0.356  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[0] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.583      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Frequency_Scaling:inst2|adc_clk_out'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.300 ; uart_tx:inst|tx                    ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_tx:inst|state.STOP            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_tx:inst|state.PARTIY_BIT      ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_tx:inst|state.START           ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_rx:inst1|rx_complete          ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_rx:inst1|data_bit_recieved[1] ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_rx:inst1|data_bit_recieved[0] ; uart_rx:inst1|data_bit_recieved[0] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|state.READ_BIT       ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.066      ; 0.511      ;
; 0.312 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart_tx:inst|state.IDLE            ; uart_tx:inst|state.IDLE            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.SENT_BIT        ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|state.IDLE           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.519      ;
; 0.336 ; uart_tx:inst|counter[5]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.535      ;
; 0.363 ; uart_rx:inst1|r_rx_msg[6]          ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.561      ;
; 0.364 ; uart_rx:inst1|r_rx_msg[1]          ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; uart_rx:inst1|r_rx_msg[5]          ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.563      ;
; 0.379 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.578      ;
; 0.457 ; uart_rx:inst1|r_rx_msg[4]          ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.655      ;
; 0.500 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.025      ;
; 0.528 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.066      ; 0.738      ;
; 0.534 ; uart_tx:inst|state.IDLE            ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.059      ;
; 0.540 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.739      ;
; 0.542 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.741      ;
; 0.548 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.747      ;
; 0.554 ; uart_rx:inst1|r_rx_msg[3]          ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.752      ;
; 0.556 ; uart_rx:inst1|r_rx_msg[0]          ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.754      ;
; 0.560 ; uart_rx:inst1|r_rx_msg[2]          ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.758      ;
; 0.562 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.761      ;
; 0.568 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.767      ;
; 0.569 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.767      ;
; 0.571 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.769      ;
; 0.571 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.770      ;
; 0.575 ; uart_rx:inst1|r_rx_msg[4]          ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.773      ;
; 0.575 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.100      ;
; 0.577 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.775      ;
; 0.599 ; uart_rx:inst1|r_rx_msg[2]          ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.797      ;
; 0.604 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.802      ;
; 0.604 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.129      ;
; 0.605 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.803      ;
; 0.605 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.803      ;
; 0.608 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.133      ;
; 0.617 ; uart_rx:inst1|r_rx_msg[1]          ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.815      ;
; 0.624 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.823      ;
; 0.635 ; uart_rx:inst1|r_rx_msg[3]          ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.833      ;
; 0.636 ; uart_rx:inst1|data_bit_recieved[0] ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.067      ; 0.847      ;
; 0.641 ; uart_rx:inst1|r_rx_msg[6]          ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.839      ;
; 0.642 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.167      ;
; 0.646 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.845      ;
; 0.650 ; uart_tx:inst|counter[1]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.175      ;
; 0.657 ; uart_tx:inst|data_bit_sent[1]      ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.855      ;
; 0.660 ; uart_rx:inst1|r_rx_msg[0]          ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.858      ;
; 0.667 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.192      ;
; 0.671 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.090      ; 0.905      ;
; 0.674 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|data_bit_recieved[0] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.090      ; 0.908      ;
; 0.682 ; uart_tx:inst|counter[1]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.207      ;
; 0.688 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.596      ;
; 0.692 ; uart_tx:inst|data_bit_sent[1]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.217      ;
; 0.694 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.602      ;
; 0.695 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.603      ;
; 0.696 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.604      ;
; 0.701 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.226      ;
; 0.722 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.921      ;
; 0.725 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|state.START          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.923      ;
; 0.741 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.266      ;
; 0.745 ; uart_tx:inst|data_bit_sent[2]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.270      ;
; 0.747 ; uart_tx:inst|counter[2]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.272      ;
; 0.755 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|state.READ_BIT       ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.066      ; 0.966      ;
; 0.765 ; uart_tx:inst|counter[2]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.290      ;
; 0.766 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.066      ; 0.976      ;
; 0.773 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.972      ;
; 0.775 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.974      ;
; 0.782 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 0.981      ;
; 0.797 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.322      ;
; 0.799 ; uart_rx:inst1|r_rx_msg[7]          ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 0.997      ;
; 0.815 ; uart_rx:inst1|r_rx_msg[5]          ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.013      ;
; 0.833 ; uart_tx:inst|state.STOP            ; uart_tx:inst|state.IDLE            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.260     ; 0.717      ;
; 0.833 ; uart_tx:inst|state.START           ; uart_tx:inst|state.SENT_BIT        ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.260     ; 0.717      ;
; 0.834 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 1.033      ;
; 0.835 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 1.034      ;
; 0.845 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.043      ;
; 0.849 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.054      ; 1.047      ;
; 0.850 ; uart_tx:inst|counter[4]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.375      ;
; 0.852 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.377      ;
; 0.852 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 1.051      ;
; 0.854 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.762      ;
; 0.856 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 1.055      ;
; 0.862 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; uart_tx:inst|counter[4]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.388      ;
; 0.874 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.782      ;
; 0.875 ; uart_rx:inst1|rx_msg[7]            ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.381      ; 1.400      ;
; 0.875 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.236     ; 0.783      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.311 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[0] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.519      ;
; 0.477 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.677      ;
; 0.478 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.678      ;
; 0.500 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.700      ;
; 0.962 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 0.000        ; 2.128      ; 3.444      ;
; 1.162 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.056      ; 1.362      ;
; 1.272 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.056      ; 1.472      ;
; 1.370 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.056      ; 1.570      ;
; 1.456 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; -0.500       ; 2.128      ; 3.438      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Frequency_Scaling:inst2|adc_clk_out ; -0.655 ; -16.074       ;
; clk                                 ; -0.169 ; -0.169        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Frequency_Scaling:inst2|adc_clk_out ; 0.179 ; 0.000         ;
; clk                                 ; 0.185 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.388        ;
; Frequency_Scaling:inst2|adc_clk_out ; -1.000 ; -46.000       ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Frequency_Scaling:inst2|adc_clk_out'                                                                                                                                ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.655 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.604      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.626 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.575      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.473      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.481 ; uart_rx:inst1|r_rx_msg[1]     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.432      ;
; -0.473 ; uart_tx:inst|data_bit_sent[1] ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.153      ; 1.613      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.471 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.421      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.464 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.413      ;
; -0.455 ; uart_rx:inst1|counter[5]      ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.139      ; 1.581      ;
; -0.446 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; uart_tx:inst|counter[3]       ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.397      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.442 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.037     ; 1.392      ;
; -0.436 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.387      ;
; -0.436 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.387      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.375      ;
; -0.426 ; uart_rx:inst1|counter[4]      ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.139      ; 1.552      ;
; -0.425 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.376      ;
; -0.425 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.376      ;
; -0.425 ; uart_tx:inst|counter[5]       ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.376      ;
; -0.425 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.376      ;
; -0.425 ; uart_rx:inst1|counter[1]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.376      ;
; -0.423 ; uart_tx:inst|data_bit_sent[0] ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.153      ; 1.563      ;
; -0.423 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.374      ;
; -0.423 ; uart_rx:inst1|counter[3]      ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.374      ;
; -0.413 ; uart_rx:inst1|rx_msg[3]       ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.153      ; 1.553      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.405 ; uart_rx:inst1|r_rx_msg[6]     ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.356      ;
; -0.404 ; uart_rx:inst1|rx_msg[6]       ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; 0.153      ; 1.544      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.403 ; uart_rx:inst1|counter[2]      ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.038     ; 1.352      ;
; -0.401 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.352      ;
; -0.401 ; uart_rx:inst1|counter[0]      ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 1.000        ; -0.036     ; 1.352      ;
+--------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.169 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.038     ; 1.118      ;
; -0.123 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.038     ; 1.072      ;
; -0.114 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 0.500        ; 1.583      ; 2.279      ;
; -0.038 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.987      ;
; 0.153  ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 1.000        ; 1.583      ; 2.512      ;
; 0.432  ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.517      ;
; 0.483  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.466      ;
; 0.483  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.466      ;
; 0.590  ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[0] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.359      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Frequency_Scaling:inst2|adc_clk_out'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.179 ; uart_tx:inst|tx                    ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_tx:inst|state.STOP            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_tx:inst|state.PARTIY_BIT      ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_tx:inst|state.START           ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_rx:inst1|rx_complete          ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_rx:inst1|data_bit_recieved[1] ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_rx:inst1|data_bit_recieved[0] ; uart_rx:inst1|data_bit_recieved[0] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|state.READ_BIT       ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|data_bit_recieved[2] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:inst|state.IDLE            ; uart_tx:inst|state.IDLE            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.SENT_BIT        ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|state.IDLE           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[0]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; uart_tx:inst|counter[5]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.318      ;
; 0.209 ; uart_rx:inst1|r_rx_msg[6]          ; uart_rx:inst1|r_rx_msg[7]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; uart_rx:inst1|r_rx_msg[1]          ; uart_rx:inst1|r_rx_msg[2]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; uart_rx:inst1|r_rx_msg[5]          ; uart_rx:inst1|r_rx_msg[6]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.329      ;
; 0.223 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.343      ;
; 0.270 ; uart_rx:inst1|r_rx_msg[4]          ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.390      ;
; 0.294 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.611      ;
; 0.316 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.043      ; 0.443      ;
; 0.326 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; uart_rx:inst1|r_rx_msg[4]          ; uart_rx:inst1|rx_msg[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; uart_tx:inst|state.IDLE            ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.645      ;
; 0.331 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; uart_rx:inst1|r_rx_msg[0]          ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.452      ;
; 0.335 ; uart_rx:inst1|r_rx_msg[3]          ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; uart_rx:inst1|r_rx_msg[2]          ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.455      ;
; 0.338 ; uart_rx:inst1|r_rx_msg[2]          ; uart_rx:inst1|rx_msg[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.459      ;
; 0.340 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.460      ;
; 0.343 ; uart_rx:inst1|r_rx_msg[1]          ; uart_rx:inst1|rx_msg[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.464      ;
; 0.344 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.661      ;
; 0.345 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.662      ;
; 0.345 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.466      ;
; 0.353 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.473      ;
; 0.354 ; uart_rx:inst1|r_rx_msg[3]          ; uart_rx:inst1|rx_msg[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.475      ;
; 0.358 ; uart_rx:inst1|r_rx_msg[6]          ; uart_rx:inst1|rx_msg[6]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.232      ; 0.677      ;
; 0.366 ; uart_rx:inst1|data_bit_recieved[0] ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.044      ; 0.494      ;
; 0.367 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.487      ;
; 0.370 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.490      ;
; 0.371 ; uart_rx:inst1|state.STOP           ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; uart_rx:inst1|r_rx_msg[0]          ; uart_rx:inst1|rx_msg[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; uart_tx:inst|counter[1]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.689      ;
; 0.378 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.695      ;
; 0.381 ; uart_tx:inst|data_bit_sent[1]      ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; uart_tx:inst|counter[1]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.502      ;
; 0.384 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.701      ;
; 0.387 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|data_bit_recieved[1] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.056      ; 0.527      ;
; 0.387 ; uart_rx:inst1|state.READ_BIT       ; uart_rx:inst1|data_bit_recieved[0] ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.056      ; 0.527      ;
; 0.391 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.511      ;
; 0.395 ; uart_tx:inst|data_bit_sent[1]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.712      ;
; 0.401 ; uart_tx:inst|counter[1]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.718      ;
; 0.414 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[3]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.141     ; 0.357      ;
; 0.418 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[0]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.141     ; 0.361      ;
; 0.418 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|state.START          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.538      ;
; 0.418 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[1]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.141     ; 0.361      ;
; 0.419 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[4]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.141     ; 0.362      ;
; 0.428 ; uart_tx:inst|data_bit_sent[2]      ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.745      ;
; 0.430 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.550      ;
; 0.442 ; uart_rx:inst1|r_rx_msg[7]          ; uart_rx:inst1|rx_msg[7]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; uart_tx:inst|state.SENT_BIT        ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.760      ;
; 0.446 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.763      ;
; 0.450 ; uart_rx:inst1|r_rx_msg[5]          ; uart_rx:inst1|rx_msg[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.037      ; 0.571      ;
; 0.450 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|state.PARTIY_BIT     ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.043      ; 0.577      ;
; 0.452 ; uart_rx:inst1|data_bit_recieved[2] ; uart_rx:inst1|state.READ_BIT       ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.043      ; 0.579      ;
; 0.455 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[2]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.576      ;
; 0.460 ; uart_tx:inst|counter[4]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|rx_complete          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.232      ; 0.777      ;
; 0.475 ; uart_tx:inst|counter[0]            ; uart_tx:inst|counter[1]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; uart_tx:inst|counter[2]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.793      ;
; 0.477 ; uart_tx:inst|counter[2]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.794      ;
; 0.489 ; uart_tx:inst|counter[4]            ; uart_tx:inst|state.PARTIY_BIT      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.806      ;
; 0.490 ; uart_tx:inst|counter[4]            ; uart_tx:inst|state.STOP            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.807      ;
; 0.498 ; uart_tx:inst|state.STOP            ; uart_tx:inst|state.IDLE            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.153     ; 0.429      ;
; 0.500 ; uart_rx:inst1|rx_msg[7]            ; uart_tx:inst|tx                    ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.817      ;
; 0.501 ; uart_tx:inst|state.START           ; uart_tx:inst|state.SENT_BIT        ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.153     ; 0.432      ;
; 0.504 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[0]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.624      ;
; 0.505 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[1]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[0]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[2]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[1]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[4]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; uart_rx:inst1|state.IDLE           ; uart_rx:inst1|counter[3]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.626      ;
; 0.511 ; uart_tx:inst|counter[0]            ; uart_tx:inst|state.START           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.233      ; 0.828      ;
; 0.512 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[3]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; uart_tx:inst|counter[3]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; uart_rx:inst1|counter[5]           ; uart_rx:inst1|counter[5]           ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; uart_rx:inst1|state.PARTIY_BIT     ; uart_rx:inst1|r_rx_msg[5]          ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; -0.141     ; 0.461      ;
; 0.524 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[4]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; uart_tx:inst|data_bit_sent[0]      ; uart_tx:inst|data_bit_sent[2]      ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; uart_tx:inst|counter[2]            ; uart_tx:inst|counter[5]            ; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 0.000        ; 0.036      ; 0.646      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.185 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[0] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.274 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.396      ;
; 0.274 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.396      ;
; 0.296 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.418      ;
; 0.440 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; 0.000        ; 1.635      ; 2.294      ;
; 0.692 ; Frequency_Scaling:inst2|s_clk_counter[2] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.814      ;
; 0.712 ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out      ; Frequency_Scaling:inst2|adc_clk_out ; clk         ; -0.500       ; 1.635      ; 2.066      ;
; 0.762 ; Frequency_Scaling:inst2|s_clk_counter[0] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.884      ;
; 0.806 ; Frequency_Scaling:inst2|s_clk_counter[1] ; Frequency_Scaling:inst2|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.928      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -1.928  ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  Frequency_Scaling:inst2|adc_clk_out ; -1.928  ; 0.179 ; N/A      ; N/A     ; -1.000              ;
;  clk                                 ; -1.083  ; 0.185 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                      ; -65.062 ; 0.0   ; 0.0      ; 0.0     ; -53.388             ;
;  Frequency_Scaling:inst2|adc_clk_out ; -63.967 ; 0.000 ; N/A      ; N/A     ; -46.000             ;
;  clk                                 ; -1.095  ; 0.000 ; N/A      ; N/A     ; -7.388              ;
+--------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 0        ; 0        ; 0        ; 9        ;
; Frequency_Scaling:inst2|adc_clk_out ; clk                                 ; 0        ; 0        ; 1        ; 1        ;
; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 699      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 0        ; 0        ; 0        ; 9        ;
; Frequency_Scaling:inst2|adc_clk_out ; clk                                 ; 0        ; 0        ; 1        ; 1        ;
; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; 699      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                           ;
+-------------------------------------+-------------------------------------+------+-------------+
; Target                              ; Clock                               ; Type ; Status      ;
+-------------------------------------+-------------------------------------+------+-------------+
; Frequency_Scaling:inst2|adc_clk_out ; Frequency_Scaling:inst2|adc_clk_out ; Base ; Constrained ;
; clk                                 ; clk                                 ; Base ; Constrained ;
+-------------------------------------+-------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 30 21:37:19 2024
Info: Command: quartus_sta UART_BLM -c UART_BLM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART_BLM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Frequency_Scaling:inst2|adc_clk_out Frequency_Scaling:inst2|adc_clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.928             -63.967 Frequency_Scaling:inst2|adc_clk_out 
    Info (332119):    -1.083              -1.095 clk 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 Frequency_Scaling:inst2|adc_clk_out 
    Info (332119):     0.356               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000             -46.000 Frequency_Scaling:inst2|adc_clk_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.654             -53.262 Frequency_Scaling:inst2|adc_clk_out 
    Info (332119):    -0.997              -0.997 clk 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 Frequency_Scaling:inst2|adc_clk_out 
    Info (332119):     0.311               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000             -46.000 Frequency_Scaling:inst2|adc_clk_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.655             -16.074 Frequency_Scaling:inst2|adc_clk_out 
    Info (332119):    -0.169              -0.169 clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 Frequency_Scaling:inst2|adc_clk_out 
    Info (332119):     0.185               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.388 clk 
    Info (332119):    -1.000             -46.000 Frequency_Scaling:inst2|adc_clk_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Mon Dec 30 21:37:21 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


