############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode ap_ctrl_none "lab_1"
set_directive_interface -mode s_axilite "lab_1" A
set_directive_interface -mode s_axilite "lab_1" B
set_directive_interface -mode s_axilite "lab_1" C
set_directive_interface -mode s_axilite "lab_1" Y
