$date
	Sun Nov 20 22:39:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! diff $end
$var wire 1 " borrow $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module sub1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 ! diff $end
$var wire 1 % inverse_a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#1
1!
1"
1$
#2
0"
0%
0$
1#
#3
0!
1$
