<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Udp Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_udp-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Udp Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___u_d_p.xhtml">USB Device Port</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> hardware registers.  
 <a href="struct_udp.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2udp_8h_source.xhtml">udp.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aaad84ba139be056de92e10863dc276eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#aaad84ba139be056de92e10863dc276eb">UDP_FRM_NUM</a></td></tr>
<tr class="memdesc:aaad84ba139be056de92e10863dc276eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x000) Frame Number Register  <a href="#aaad84ba139be056de92e10863dc276eb">More...</a><br /></td></tr>
<tr class="separator:aaad84ba139be056de92e10863dc276eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacba3365e7722742f544793374bf9c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#afacba3365e7722742f544793374bf9c0">UDP_GLB_STAT</a></td></tr>
<tr class="memdesc:afacba3365e7722742f544793374bf9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x004) Global State Register  <a href="#afacba3365e7722742f544793374bf9c0">More...</a><br /></td></tr>
<tr class="separator:afacba3365e7722742f544793374bf9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed2309d9cf16e68a62ce22bfae032a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a9ed2309d9cf16e68a62ce22bfae032a2">UDP_FADDR</a></td></tr>
<tr class="memdesc:a9ed2309d9cf16e68a62ce22bfae032a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x008) Function Address Register  <a href="#a9ed2309d9cf16e68a62ce22bfae032a2">More...</a><br /></td></tr>
<tr class="separator:a9ed2309d9cf16e68a62ce22bfae032a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8eee68817a1b651e6d9c73c2131f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#ade8eee68817a1b651e6d9c73c2131f76">Reserved1</a> [1]</td></tr>
<tr class="separator:ade8eee68817a1b651e6d9c73c2131f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef78ff60d371b1c76c20a03ffb60731e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#aef78ff60d371b1c76c20a03ffb60731e">UDP_IER</a></td></tr>
<tr class="memdesc:aef78ff60d371b1c76c20a03ffb60731e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x010) Interrupt Enable Register  <a href="#aef78ff60d371b1c76c20a03ffb60731e">More...</a><br /></td></tr>
<tr class="separator:aef78ff60d371b1c76c20a03ffb60731e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6599fe0a8514dad3782114abfcdcb807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a6599fe0a8514dad3782114abfcdcb807">UDP_IDR</a></td></tr>
<tr class="memdesc:a6599fe0a8514dad3782114abfcdcb807"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x014) Interrupt Disable Register  <a href="#a6599fe0a8514dad3782114abfcdcb807">More...</a><br /></td></tr>
<tr class="separator:a6599fe0a8514dad3782114abfcdcb807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0f890961da8e3cb5f55f390080fa2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#afa0f890961da8e3cb5f55f390080fa2d">UDP_IMR</a></td></tr>
<tr class="memdesc:afa0f890961da8e3cb5f55f390080fa2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x018) Interrupt Mask Register  <a href="#afa0f890961da8e3cb5f55f390080fa2d">More...</a><br /></td></tr>
<tr class="separator:afa0f890961da8e3cb5f55f390080fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d384aab461a1100d684a402369f614f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a4d384aab461a1100d684a402369f614f">UDP_ISR</a></td></tr>
<tr class="memdesc:a4d384aab461a1100d684a402369f614f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x01C) Interrupt Status Register  <a href="#a4d384aab461a1100d684a402369f614f">More...</a><br /></td></tr>
<tr class="separator:a4d384aab461a1100d684a402369f614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbac2fafd0942ebd71f20c4f7fbc8cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a6dbac2fafd0942ebd71f20c4f7fbc8cb">UDP_ICR</a></td></tr>
<tr class="memdesc:a6dbac2fafd0942ebd71f20c4f7fbc8cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x020) Interrupt Clear Register  <a href="#a6dbac2fafd0942ebd71f20c4f7fbc8cb">More...</a><br /></td></tr>
<tr class="separator:a6dbac2fafd0942ebd71f20c4f7fbc8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e846774434f810ac4515778d7ee9629"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a8e846774434f810ac4515778d7ee9629">Reserved2</a> [1]</td></tr>
<tr class="separator:a8e846774434f810ac4515778d7ee9629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f6ba2b2b0f08f581af593514a2e066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a35f6ba2b2b0f08f581af593514a2e066">UDP_RST_EP</a></td></tr>
<tr class="memdesc:a35f6ba2b2b0f08f581af593514a2e066"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x028) Reset Endpoint Register  <a href="#a35f6ba2b2b0f08f581af593514a2e066">More...</a><br /></td></tr>
<tr class="separator:a35f6ba2b2b0f08f581af593514a2e066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4062b25be6e720ed9166f2b0b5f0dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#acc4062b25be6e720ed9166f2b0b5f0dd">Reserved3</a> [1]</td></tr>
<tr class="separator:acc4062b25be6e720ed9166f2b0b5f0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac787e8f4943ced3a5d54282c7ebefbca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#ac787e8f4943ced3a5d54282c7ebefbca">UDP_CSR</a> [6]</td></tr>
<tr class="memdesc:ac787e8f4943ced3a5d54282c7ebefbca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x030) Endpoint Control and Status Register  <a href="#ac787e8f4943ced3a5d54282c7ebefbca">More...</a><br /></td></tr>
<tr class="separator:ac787e8f4943ced3a5d54282c7ebefbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e931844d5b104f09b64bf861f9eae5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a02e931844d5b104f09b64bf861f9eae5">Reserved4</a> [2]</td></tr>
<tr class="separator:a02e931844d5b104f09b64bf861f9eae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad779f09a3eeff3a9a2198ca5052821be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#ad779f09a3eeff3a9a2198ca5052821be">UDP_FDR</a> [6]</td></tr>
<tr class="memdesc:ad779f09a3eeff3a9a2198ca5052821be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x050) Endpoint FIFO Data Register  <a href="#ad779f09a3eeff3a9a2198ca5052821be">More...</a><br /></td></tr>
<tr class="separator:ad779f09a3eeff3a9a2198ca5052821be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1be48383f98b2a2df1f9a0efca13880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#ac1be48383f98b2a2df1f9a0efca13880">Reserved5</a> [3]</td></tr>
<tr class="separator:ac1be48383f98b2a2df1f9a0efca13880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e115022fabcfad86fe489dbcf72c63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_udp.xhtml#a57e115022fabcfad86fe489dbcf72c63">UDP_TXVC</a></td></tr>
<tr class="memdesc:a57e115022fabcfad86fe489dbcf72c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x074) Transceiver Control Register  <a href="#a57e115022fabcfad86fe489dbcf72c63">More...</a><br /></td></tr>
<tr class="separator:a57e115022fabcfad86fe489dbcf72c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ade8eee68817a1b651e6d9c73c2131f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8eee68817a1b651e6d9c73c2131f76">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e846774434f810ac4515778d7ee9629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e846774434f810ac4515778d7ee9629">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc4062b25be6e720ed9166f2b0b5f0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4062b25be6e720ed9166f2b0b5f0dd">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02e931844d5b104f09b64bf861f9eae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e931844d5b104f09b64bf861f9eae5">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::Reserved4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1be48383f98b2a2df1f9a0efca13880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1be48383f98b2a2df1f9a0efca13880">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::Reserved5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac787e8f4943ced3a5d54282c7ebefbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac787e8f4943ced3a5d54282c7ebefbca">&sect;&nbsp;</a></span>UDP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Udp::UDP_CSR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x030) Endpoint Control and Status Register </p>

</div>
</div>
<a id="a9ed2309d9cf16e68a62ce22bfae032a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed2309d9cf16e68a62ce22bfae032a2">&sect;&nbsp;</a></span>UDP_FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Udp::UDP_FADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x008) Function Address Register </p>

</div>
</div>
<a id="ad779f09a3eeff3a9a2198ca5052821be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad779f09a3eeff3a9a2198ca5052821be">&sect;&nbsp;</a></span>UDP_FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Udp::UDP_FDR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x050) Endpoint FIFO Data Register </p>

</div>
</div>
<a id="aaad84ba139be056de92e10863dc276eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad84ba139be056de92e10863dc276eb">&sect;&nbsp;</a></span>UDP_FRM_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::UDP_FRM_NUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x000) Frame Number Register </p>

</div>
</div>
<a id="afacba3365e7722742f544793374bf9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afacba3365e7722742f544793374bf9c0">&sect;&nbsp;</a></span>UDP_GLB_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Udp::UDP_GLB_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x004) Global State Register </p>

</div>
</div>
<a id="a6dbac2fafd0942ebd71f20c4f7fbc8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbac2fafd0942ebd71f20c4f7fbc8cb">&sect;&nbsp;</a></span>UDP_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Udp::UDP_ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x020) Interrupt Clear Register </p>

</div>
</div>
<a id="a6599fe0a8514dad3782114abfcdcb807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6599fe0a8514dad3782114abfcdcb807">&sect;&nbsp;</a></span>UDP_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Udp::UDP_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x014) Interrupt Disable Register </p>

</div>
</div>
<a id="aef78ff60d371b1c76c20a03ffb60731e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef78ff60d371b1c76c20a03ffb60731e">&sect;&nbsp;</a></span>UDP_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Udp::UDP_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x010) Interrupt Enable Register </p>

</div>
</div>
<a id="afa0f890961da8e3cb5f55f390080fa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0f890961da8e3cb5f55f390080fa2d">&sect;&nbsp;</a></span>UDP_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::UDP_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x018) Interrupt Mask Register </p>

</div>
</div>
<a id="a4d384aab461a1100d684a402369f614f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d384aab461a1100d684a402369f614f">&sect;&nbsp;</a></span>UDP_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Udp::UDP_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x01C) Interrupt Status Register </p>

</div>
</div>
<a id="a35f6ba2b2b0f08f581af593514a2e066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f6ba2b2b0f08f581af593514a2e066">&sect;&nbsp;</a></span>UDP_RST_EP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Udp::UDP_RST_EP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x028) Reset Endpoint Register </p>

</div>
</div>
<a id="a57e115022fabcfad86fe489dbcf72c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e115022fabcfad86fe489dbcf72c63">&sect;&nbsp;</a></span>UDP_TXVC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Udp::UDP_TXVC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_udp.xhtml" title="Udp hardware registers. ">Udp</a> Offset: 0x074) Transceiver Control Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="component_2udp_8h_source.xhtml">udp.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
