-- generated by newgenasym Thu Aug 24 12:12:33 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity din_96_b72 is
    port (    
	\+12v\:    IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\+12v_gnd\: IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\2.5v\:    INOUT  STD_LOGIC;    
	\3.3v\:    INOUT  STD_LOGIC;    
	ADDR0:     INOUT  STD_LOGIC;    
	ADDR1:     INOUT  STD_LOGIC;    
	ADDR2:     INOUT  STD_LOGIC;    
	ADDR3:     INOUT  STD_LOGIC;    
	AS_DT1:    INOUT  STD_LOGIC;    
	ASDO:      INOUT  STD_LOGIC;    
	\ce_mo+\:  INOUT  STD_LOGIC;    
	\ce_mo-\:  INOUT  STD_LOGIC;    
	\clk_mo+\: INOUT  STD_LOGIC;    
	\clk_mo-\: INOUT  STD_LOGIC;    
	\d_miso+\: INOUT  STD_LOGIC;    
	\d_miso-\: INOUT  STD_LOGIC;    
	\d_mosi+\: INOUT  STD_LOGIC;    
	\d_mosi-\: INOUT  STD_LOGIC;    
	DCLK:      INOUT  STD_LOGIC;    
	NCSO:      INOUT  STD_LOGIC;    
	\reset+\:  INOUT  STD_LOGIC;    
	\reset-\:  INOUT  STD_LOGIC;    
	REZERV1:   INOUT  STD_LOGIC;    
	REZERV10:  INOUT  STD_LOGIC;    
	REZERV11:  INOUT  STD_LOGIC;    
	REZERV2:   INOUT  STD_LOGIC;    
	REZERV3:   INOUT  STD_LOGIC;    
	REZERV4:   INOUT  STD_LOGIC;    
	REZERV5:   INOUT  STD_LOGIC;    
	REZERV6:   INOUT  STD_LOGIC;    
	REZERV8:   INOUT  STD_LOGIC;    
	REZERV9:   INOUT  STD_LOGIC;    
	\sync1+\:  INOUT  STD_LOGIC;    
	\sync1-\:  INOUT  STD_LOGIC;    
	\sync2+\:  INOUT  STD_LOGIC;    
	\sync2-\:  INOUT  STD_LOGIC;    
	\sync3+\:  INOUT  STD_LOGIC;    
	\sync3-\:  INOUT  STD_LOGIC;    
	TCK:       INOUT  STD_LOGIC;    
	TDI:       INOUT  STD_LOGIC;    
	TDO:       INOUT  STD_LOGIC;    
	TMS:       INOUT  STD_LOGIC);
end din_96_b72;
