// Seed: 2634718720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_5 = 1;
  assign id_1 = (1'b0) + 1;
  logic id_6;
  assign id_2 = id_4;
endmodule
module module_1 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6
);
  logic id_7;
endmodule
