0.6
2019.1
May 24 2019
15:06:07
C:/2023/vicilogic/HDLGenTop/HDLGen/Application/HDLDesigner/Package/mainPackage.vhd,1680427991,vhdl,C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd,,,mainpackage,,,,,,,,
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/model/reg4x4.vhd,1680427786,vhdl,,,,reg4x4,,,,,,,,
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd,1680428829,vhdl,,,,reg4x4_tb,,,,,,,,
