Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 10 16:29:52 2023
| Host         : ECEB-3022-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file runman_top_timing_summary_routed.rpt -pb runman_top_timing_summary_routed.pb -rpx runman_top_timing_summary_routed.rpx -warn_on_violation
| Design       : runman_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.771        0.000                      0                  277        0.135        0.000                      0                  277        3.000        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clk_100                                {0.000 5.000}      10.000          100.000         
data_manager_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_data_manager_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_data_manager_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                      7.771        0.000                      0                   34        0.252        0.000                      0                   34        4.500        0.000                       0                    35  
data_manager_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_data_manager_clk_wiz_0_0         14.596        0.000                      0                  243        0.135        0.000                      0                  243        9.500        0.000                       0                   147  
  clkfbout_data_manager_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_100                                                               
(none)                             clk_out1_data_manager_clk_wiz_0_0                                     
(none)                             clkfbout_data_manager_clk_wiz_0_0                                     
(none)                                                                clk_100                            
(none)                                                                clk_out1_data_manager_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  hex_seg_disA/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    hex_seg_disA/counter_reg[8]_i_1__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  hex_seg_disA/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    hex_seg_disA/counter_reg[12]_i_1__0_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.364 r  hex_seg_disA/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.364    hex_seg_disA/counter_reg[16]_i_1__0_n_7
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.837    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.062    15.134    hex_seg_disA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  hex_seg_disA/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    hex_seg_disA/counter_reg[8]_i_1__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  hex_seg_disA/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.361    hex_seg_disA/counter_reg[12]_i_1__0_n_6
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[13]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062    15.133    hex_seg_disA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  hex_seg_disA/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    hex_seg_disA/counter_reg[8]_i_1__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.340 r  hex_seg_disA/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.340    hex_seg_disA/counter_reg[12]_i_1__0_n_4
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062    15.133    hex_seg_disA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.066    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  hex_seg_disB/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    hex_seg_disB/counter_reg[0]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  hex_seg_disB/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    hex_seg_disB/counter_reg[4]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  hex_seg_disB/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    hex_seg_disB/counter_reg[8]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  hex_seg_disB/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    hex_seg_disB/counter_reg[12]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.305 r  hex_seg_disB/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.305    hex_seg_disB/counter_reg[16]_i_1_n_7
    SLICE_X65Y66         FDRE                                         r  hex_seg_disB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.502    14.831    hex_seg_disB/Clk
    SLICE_X65Y66         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)        0.062    15.128    hex_seg_disB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.066    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  hex_seg_disB/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    hex_seg_disB/counter_reg[0]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  hex_seg_disB/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    hex_seg_disB/counter_reg[4]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  hex_seg_disB/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    hex_seg_disB/counter_reg[8]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.302 r  hex_seg_disB/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.302    hex_seg_disB/counter_reg[12]_i_1_n_6
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.832    hex_seg_disB/Clk
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[13]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)        0.062    15.129    hex_seg_disB/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.066    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  hex_seg_disB/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    hex_seg_disB/counter_reg[0]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  hex_seg_disB/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    hex_seg_disB/counter_reg[4]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  hex_seg_disB/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    hex_seg_disB/counter_reg[8]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.281 r  hex_seg_disB/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.281    hex_seg_disB/counter_reg[12]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.832    hex_seg_disB/Clk
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[15]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)        0.062    15.129    hex_seg_disB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  hex_seg_disA/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    hex_seg_disA/counter_reg[8]_i_1__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.266 r  hex_seg_disA/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.266    hex_seg_disA/counter_reg[12]_i_1__0_n_5
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[14]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062    15.133    hex_seg_disA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  hex_seg_disA/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    hex_seg_disA/counter_reg[8]_i_1__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.250 r  hex_seg_disA/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.250    hex_seg_disA/counter_reg[12]_i_1__0_n_7
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[12]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062    15.133    hex_seg_disA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.247 r  hex_seg_disA/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.247    hex_seg_disA/counter_reg[8]_i_1__0_n_6
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.836    hex_seg_disA/Clk
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[9]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.062    15.133    hex_seg_disA/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.130    hex_seg_disA/Clk
    SLICE_X62Y87         FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.125    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X62Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.799 r  hex_seg_disA/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    hex_seg_disA/counter_reg[0]_i_1__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  hex_seg_disA/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.913    hex_seg_disA/counter_reg[4]_i_1__0_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.226 r  hex_seg_disA/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.226    hex_seg_disA/counter_reg[8]_i_1__0_n_4
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.836    hex_seg_disA/Clk
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[11]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.062    15.133    hex_seg_disA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  7.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.458    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  hex_seg_disB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.708    hex_seg_disB/counter_reg_n_0_[3]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  hex_seg_disB/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    hex_seg_disB/counter_reg[0]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[3]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.563    hex_seg_disB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.707    hex_seg_disB/counter_reg_n_0_[11]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  hex_seg_disB/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    hex_seg_disB/counter_reg[8]_i_1_n_4
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[11]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.707    hex_seg_disB/counter_reg_n_0_[7]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  hex_seg_disB/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    hex_seg_disB/counter_reg[4]_i_1_n_4
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[7]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.704    hex_seg_disB/counter_reg_n_0_[12]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  hex_seg_disB/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    hex_seg_disB/counter_reg[12]_i_1_n_7
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.971    hex_seg_disB/Clk
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[12]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.704    hex_seg_disB/counter_reg_n_0_[4]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  hex_seg_disB/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    hex_seg_disB/counter_reg[4]_i_1_n_7
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[4]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.704    hex_seg_disB/counter_reg_n_0_[8]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  hex_seg_disB/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    hex_seg_disB/counter_reg[8]_i_1_n_7
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[8]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.458    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  hex_seg_disB/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.709    hex_seg_disB/counter_reg_n_0_[2]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  hex_seg_disB/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    hex_seg_disB/counter_reg[0]_i_1_n_5
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[2]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.563    hex_seg_disB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.708    hex_seg_disB/counter_reg_n_0_[10]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  hex_seg_disB/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    hex_seg_disB/counter_reg[8]_i_1_n_5
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[10]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.708    hex_seg_disB/counter_reg_n_0_[14]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  hex_seg_disB/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    hex_seg_disB/counter_reg[12]_i_1_n_5
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.971    hex_seg_disB/Clk
    SLICE_X65Y65         FDRE                                         r  hex_seg_disB/counter_reg[14]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.708    hex_seg_disB/counter_reg_n_0_[6]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  hex_seg_disB/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    hex_seg_disB/counter_reg[4]_i_1_n_5
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[6]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   hex_seg_disA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   hex_seg_disA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   hex_seg_disA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   hex_seg_disA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   hex_seg_disA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   hex_seg_disA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   hex_seg_disA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   hex_seg_disA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   hex_seg_disA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   hex_seg_disA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   hex_seg_disA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   hex_seg_disA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   hex_seg_disA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   hex_seg_disA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   hex_seg_disA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  data_manager_i/clk_wiz_0/inst/clk_in1
  To Clock:  data_manager_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_manager_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { data_manager_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_data_manager_clk_wiz_0_0
  To Clock:  clk_out1_data_manager_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.756%)  route 4.124ns (81.244%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 21.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     4.963    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     6.056    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523     6.703    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X58Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509    21.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X58Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/C
                         clock pessimism              0.078    21.587    
                         clock uncertainty           -0.084    21.503    
    SLICE_X58Y99         FDRE (Setup_fdre_C_CE)      -0.205    21.298    sdcard_init_i/m_sdcard/bitCnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.756%)  route 4.124ns (81.244%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 21.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     4.963    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     6.056    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523     6.703    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509    21.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/C
                         clock pessimism              0.078    21.587    
                         clock uncertainty           -0.084    21.503    
    SLICE_X59Y99         FDRE (Setup_fdre_C_CE)      -0.205    21.298    sdcard_init_i/m_sdcard/bitCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.756%)  route 4.124ns (81.244%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 21.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     4.963    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     6.056    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523     6.703    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509    21.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[4]/C
                         clock pessimism              0.078    21.587    
                         clock uncertainty           -0.084    21.503    
    SLICE_X59Y99         FDRE (Setup_fdre_C_CE)      -0.205    21.298    sdcard_init_i/m_sdcard/bitCnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.756%)  route 4.124ns (81.244%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 21.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     4.963    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     6.056    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523     6.703    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509    21.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[5]/C
                         clock pessimism              0.078    21.587    
                         clock uncertainty           -0.084    21.503    
    SLICE_X59Y99         FDRE (Setup_fdre_C_CE)      -0.205    21.298    sdcard_init_i/m_sdcard/bitCnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.952ns (18.854%)  route 4.097ns (81.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 21.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     4.963    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     6.056    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.496     6.676    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509    21.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[0]/C
                         clock pessimism              0.078    21.587    
                         clock uncertainty           -0.084    21.503    
    SLICE_X58Y98         FDRE (Setup_fdre_C_CE)      -0.205    21.298    sdcard_init_i/m_sdcard/bitCnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.952ns (18.854%)  route 4.097ns (81.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 21.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     4.963    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.087 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     6.056    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.496     6.676    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509    21.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[1]/C
                         clock pessimism              0.078    21.587    
                         clock uncertainty           -0.084    21.503    
    SLICE_X58Y98         FDRE (Setup_fdre_C_CE)      -0.205    21.298    sdcard_init_i/m_sdcard/bitCnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 14.622    

Slack (MET) :             14.649ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.952ns (19.845%)  route 3.845ns (80.155%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.595     4.817    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.941 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=2, routed)           0.820     5.761    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.885 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.539     6.424    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.508    21.508    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y94         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/C
                         clock pessimism              0.078    21.586    
                         clock uncertainty           -0.084    21.502    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429    21.073    sdcard_init_i/m_sdcard/byteCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 14.649    

Slack (MET) :             14.649ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.952ns (19.845%)  route 3.845ns (80.155%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.595     4.817    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.941 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=2, routed)           0.820     5.761    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.885 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.539     6.424    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.508    21.508    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y94         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/C
                         clock pessimism              0.078    21.586    
                         clock uncertainty           -0.084    21.502    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429    21.073    sdcard_init_i/m_sdcard/byteCnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 14.649    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.952ns (20.049%)  route 3.796ns (79.951%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.595     4.817    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.941 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=2, routed)           0.820     5.761    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.885 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.490     6.375    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.508    21.508    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y95         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/C
                         clock pessimism              0.078    21.586    
                         clock uncertainty           -0.084    21.502    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429    21.073    sdcard_init_i/m_sdcard/byteCnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 14.698    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.952ns (20.049%)  route 3.796ns (79.951%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.627     1.627    sdcard_init_i/m_sdcard/clk_50
    SLICE_X62Y97         FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.456     2.083 f  sdcard_init_i/m_sdcard/state_v_reg[1]/Q
                         net (fo=55, routed)          1.265     3.348    sdcard_init_i/m_sdcard/state_v_reg_n_0_[1]
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     3.472 f  sdcard_init_i/m_sdcard/state_v[4]_i_6/O
                         net (fo=6, routed)           0.627     4.098    sdcard_init_i/m_sdcard/state_v[4]_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     4.222 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.595     4.817    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.124     4.941 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=2, routed)           0.820     5.761    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.885 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.490     6.375    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.508    21.508    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y95         FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[6]/C
                         clock pessimism              0.078    21.586    
                         clock uncertainty           -0.084    21.502    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429    21.073    sdcard_init_i/m_sdcard/byteCnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 14.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.588     0.588    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/Q
                         net (fo=4, routed)           0.070     0.799    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[6]
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.076     0.664    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.594     0.594    sdcard_init_i/m_sdcard/clk_50
    SLICE_X65Y97         FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]/Q
                         net (fo=4, routed)           0.087     0.822    sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.867 r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    sdcard_init_i/m_sdcard/p_0_in__0[0]
    SLICE_X64Y97         FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.864     0.864    sdcard_init_i/m_sdcard/clk_50
    SLICE_X64Y97         FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.121     0.728    sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.972%)  route 0.130ns (48.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.589    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[6]/Q
                         net (fo=2, routed)           0.130     0.860    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]_0[4]
    SLICE_X61Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.855     0.855    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.078     0.700    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.430%)  route 0.128ns (47.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.589    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y85         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]/Q
                         net (fo=2, routed)           0.128     0.858    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]_0[7]
    SLICE_X61Y86         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y86         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[9]/C
                         clock pessimism             -0.234     0.623    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.070     0.693    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.588     0.588    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/Q
                         net (fo=7, routed)           0.085     0.814    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[1]
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.859 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.859    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.092     0.693    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.589    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.098     0.828    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[9]_0[0]
    SLICE_X62Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.857     0.857    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.055     0.657    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.589    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X65Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]/Q
                         net (fo=3, routed)           0.116     0.846    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]
    SLICE_X65Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.857     0.857    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X65Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.076     0.665    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.589    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[3]/Q
                         net (fo=2, routed)           0.124     0.853    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]_0[1]
    SLICE_X61Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.855     0.855    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y84         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.047     0.669    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.593     0.593    sdcard_init_i/clk_50
    SLICE_X64Y94         FDSE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDSE (Prop_fdse_C_Q)         0.148     0.741 r  sdcard_init_i/FSM_onehot_state_r_reg[0]/Q
                         net (fo=2, routed)           0.074     0.814    sdcard_init_i/m_sdcard/Q[0]
    SLICE_X64Y94         LUT4 (Prop_lut4_I0_O)        0.098     0.912 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    sdcard_init_i/state_x[1]
    SLICE_X64Y94         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.863     0.863    sdcard_init_i/clk_50
    SLICE_X64Y94         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.120     0.713    sdcard_init_i/FSM_onehot_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.588     0.588    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/Q
                         net (fo=8, routed)           0.121     0.850    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.895 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.895    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[1]
    SLICE_X62Y83         FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X62Y83         FDSE (Hold_fdse_C_D)         0.092     0.693    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_data_manager_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    data_manager_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X62Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X61Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X60Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X62Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y83     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y85     data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_data_manager_clk_wiz_0_0
  To Clock:  clkfbout_data_manager_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_data_manager_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    data_manager_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.188ns  (logic 4.574ns (34.681%)  route 8.614ns (65.319%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.437     6.754    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I0_O)        0.146     6.900 r  hex_seg_disA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.177    10.077    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    13.188 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.188    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.623ns  (logic 4.341ns (34.390%)  route 8.282ns (65.610%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.437     6.754    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I0_O)        0.124     6.878 r  hex_seg_disA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.844     9.722    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    12.623 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.623    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.051ns  (logic 4.609ns (38.245%)  route 7.442ns (61.755%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.429     6.746    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I0_O)        0.152     6.898 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.013     8.911    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    12.051 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.051    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.806ns  (logic 4.358ns (36.911%)  route 7.449ns (63.089%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.437     6.753    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X63Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.877 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.012     8.889    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    11.806 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.806    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.793ns  (logic 4.348ns (36.873%)  route 7.444ns (63.127%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.584     6.900    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X62Y93         LUT5 (Prop_lut5_I2_O)        0.124     7.024 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.885    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    11.793 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.793    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.356ns (37.016%)  route 7.412ns (62.984%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.613     6.929    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.053 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.799     8.852    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    11.768 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.768    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.766ns  (logic 4.340ns (36.889%)  route 7.426ns (63.111%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.467     6.783    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X58Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.907 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.959     8.866    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    11.766 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.766    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.652ns  (logic 4.352ns (37.348%)  route 7.301ns (62.652%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.429     6.746    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I0_O)        0.124     6.870 r  hex_seg_disA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.871     8.741    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    11.652 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.652    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 4.355ns (37.505%)  route 7.256ns (62.495%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.234     6.550    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.674 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.023     8.697    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    11.611 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.611    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 4.345ns (37.741%)  route 7.168ns (62.259%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         5.339     6.656    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.780 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.829     8.608    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    11.513 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.513    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.555ns (79.595%)  route 0.399ns (20.405%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.399     0.792    hex_segB_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.162     1.954 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.954    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.536ns (75.353%)  route 0.503ns (24.647%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.503     0.896    hex_segB_OBUF[0]
    J3                   OBUF (Prop_obuf_I_O)         1.143     2.039 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.039    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.559ns (71.975%)  route 0.607ns (28.025%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.607     1.001    hex_segB_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.165     2.166 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.166    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.557ns (61.006%)  route 0.995ns (38.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.995     1.389    hex_segB_OBUF[0]
    G5                   OBUF (Prop_obuf_I_O)         1.164     2.553 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.553    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.576ns (58.351%)  route 1.125ns (41.649%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.125     1.518    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     2.701 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.701    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.572ns (55.587%)  route 1.256ns (44.413%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.256     1.650    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.179     2.828 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.828    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.623ns (55.942%)  route 1.279ns (44.058%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.923     1.317    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.362 r  hex_seg_disB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.355     1.717    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     2.902 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.902    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 1.668ns (57.107%)  route 1.253ns (42.893%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.925     1.319    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.044     1.363 r  hex_seg_disB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.690    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.230     2.921 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.921    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.615ns (54.495%)  route 1.349ns (45.505%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.925     1.319    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.364 r  hex_seg_disB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.787    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     2.964 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.964    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.674ns (54.903%)  route 1.375ns (45.097%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.923     1.317    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.044     1.361 r  hex_seg_disB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.452     1.813    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     3.049 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.049    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 3.609ns (46.045%)  route 4.229ns (53.955%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.132    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          1.400     6.988    sdcard_init_i/p_0_in[0]
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.112 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.999     8.112    sdcard_init_i/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.236 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.829    10.064    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    12.969 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.969    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 3.618ns (46.643%)  route 4.139ns (53.357%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.133    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          1.159     6.748    sdcard_init_i/p_0_in[1]
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.872 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.957     7.829    sdcard_init_i/hex_segA_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.023     9.976    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.890 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.890    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 3.604ns (46.983%)  route 4.067ns (53.017%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.132    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          1.437     7.025    sdcard_init_i/p_0_in[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.820    sdcard_init_i/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.944 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.959     9.902    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.802 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.802    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 3.612ns (47.183%)  route 4.043ns (52.817%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.133    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          1.378     6.966    sdcard_init_i/p_0_in[1]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.090 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.805     7.895    sdcard_init_i/hex_segA_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.019 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861     9.880    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    12.787 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.787    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 3.715ns (48.989%)  route 3.869ns (51.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.132    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          0.691     6.279    hex_seg_disA/p_0_in[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I2_O)        0.148     6.427 r  hex_seg_disA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.177     9.604    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    12.716 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.716    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 3.620ns (49.157%)  route 3.744ns (50.843%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.133    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          1.309     6.898    sdcard_init_i/p_0_in[1]
    SLICE_X62Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.022 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.636     7.658    sdcard_init_i/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.124     7.782 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.799     9.581    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.496 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.496    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 3.621ns (49.452%)  route 3.702ns (50.548%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.132    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          1.068     6.656    sdcard_init_i/p_0_in[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.780 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.622     7.402    sdcard_init_i/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.526 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.012     9.537    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    12.455 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.455    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 3.480ns (49.605%)  route 3.536ns (50.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.132    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          0.691     6.279    hex_seg_disA/p_0_in[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.403 r  hex_seg_disA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.844     9.248    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    12.148 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.148    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 3.613ns (54.169%)  route 3.057ns (45.831%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.133    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          0.534     6.122    sdcard_init_i/p_0_in[1]
    SLICE_X58Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.246 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.669     6.915    sdcard_init_i/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.039 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.854     8.894    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    11.803 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.803    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 3.746ns (58.095%)  route 2.702ns (41.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.132    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          0.689     6.277    hex_seg_disA/p_0_in[0]
    SLICE_X64Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.013     8.440    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    11.581 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.581    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.371ns (74.478%)  route 0.470ns (25.522%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.456    hex_seg_disB/Clk
    SLICE_X65Y66         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  hex_seg_disB/counter_reg[16]/Q
                         net (fo=5, routed)           0.114     1.712    hex_seg_disB/p_0_in[1]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.757 r  hex_seg_disB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.112    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.297 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.297    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.419ns (76.417%)  route 0.438ns (23.583%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.456    hex_seg_disB/Clk
    SLICE_X65Y66         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=5, routed)           0.110     1.708    hex_seg_disB/p_0_in[1]
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.048     1.756 r  hex_seg_disB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.083    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.230     3.314 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.314    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.363ns (71.846%)  route 0.534ns (28.154%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.456    hex_seg_disB/Clk
    SLICE_X65Y66         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  hex_seg_disB/counter_reg[16]/Q
                         net (fo=5, routed)           0.110     1.708    hex_seg_disB/p_0_in[1]
    SLICE_X64Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.753 r  hex_seg_disB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.176    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.353 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.353    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.426ns (71.568%)  route 0.566ns (28.432%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.456    hex_seg_disB/Clk
    SLICE_X65Y66         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=5, routed)           0.114     1.712    hex_seg_disB/p_0_in[1]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.048     1.760 r  hex_seg_disB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.212    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     3.448 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.448    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.361ns (67.536%)  route 0.654ns (32.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.460    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          0.234     1.836    hex_seg_disA/p_0_in[1]
    SLICE_X64Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  hex_seg_disA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.301    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.476 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.476    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.358ns (64.478%)  route 0.748ns (35.522%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.460    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          0.349     1.951    sdcard_init_i/p_0_in[0]
    SLICE_X62Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.996 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.394    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.566 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.566    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.400ns (65.687%)  route 0.731ns (34.313%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.460    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=29, routed)          0.283     1.884    sdcard_init_i/p_0_in[0]
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.929 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.981    sdcard_init_i/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.045     2.026 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.397     2.423    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.591 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.591    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.441ns (66.653%)  route 0.721ns (33.347%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.460    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          0.234     1.836    hex_seg_disA/p_0_in[1]
    SLICE_X64Y91         LUT3 (Prop_lut3_I1_O)        0.047     1.883 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.369    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     3.623 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.623    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.412ns (64.108%)  route 0.791ns (35.892%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.460    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          0.282     1.883    sdcard_init_i/p_0_in[1]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.928 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.980    sdcard_init_i/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I1_O)        0.045     2.025 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.482    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.663 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.663    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.411ns (63.741%)  route 0.802ns (36.259%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.460    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=30, routed)          0.365     1.966    sdcard_init_i/p_0_in[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.011 f  sdcard_init_i/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     2.071    sdcard_init_i/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I2_O)        0.045     2.116 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.494    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     3.673 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.673    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_data_manager_clk_wiz_0_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 3.967ns (48.190%)  route 4.265ns (51.810%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y94         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 f  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=9, routed)           1.003     3.084    sdcard_init_i/ram_address[12]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.152     3.236 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.738     3.975    sdcard_init_i/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.326     4.301 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.669     4.970    sdcard_init_i/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.094 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.854     6.948    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     9.857 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.857    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 3.736ns (46.273%)  route 4.338ns (53.727%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y94         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=9, routed)           1.003     3.084    sdcard_init_i/ram_address[12]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.208 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.877    sdcard_init_i/hex_segA_OBUF[3]_inst_i_5_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.001 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.805     4.806    sdcard_init_i/hex_segA_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     4.930 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861     6.791    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     9.698 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.698    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.609ns (47.738%)  route 3.951ns (52.262%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y93         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  sdcard_init_i/ram_addr_r_reg[8]/Q
                         net (fo=9, routed)           1.290     3.371    sdcard_init_i/ram_address[8]
    SLICE_X63Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.495 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.832     4.327    sdcard_init_i/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I2_O)        0.124     4.451 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.829     6.280    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     9.184 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.184    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 3.618ns (48.472%)  route 3.847ns (51.528%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y94         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=9, routed)           0.866     2.947    sdcard_init_i/ram_address[12]
    SLICE_X60Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.071 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.957     4.029    sdcard_init_i/hex_segA_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I4_O)        0.124     4.153 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.023     6.176    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914     9.090 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.090    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 3.604ns (48.326%)  route 3.853ns (51.674%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y93         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  sdcard_init_i/ram_addr_r_reg[10]/Q
                         net (fo=9, routed)           1.224     3.305    sdcard_init_i/ram_address[10]
    SLICE_X58Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.429 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     4.100    sdcard_init_i/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.124     4.224 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.959     6.182    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900     9.082 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.082    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 3.621ns (49.582%)  route 3.682ns (50.418%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y94         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  sdcard_init_i/ram_addr_r_reg[13]/Q
                         net (fo=9, routed)           1.000     3.081    sdcard_init_i/ram_address[13]
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124     3.205 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.670     3.876    sdcard_init_i/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I0_O)        0.124     4.000 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.012     6.011    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     8.929 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.929    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 3.620ns (50.738%)  route 3.514ns (49.262%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.625     1.625    sdcard_init_i/clk_50
    SLICE_X61Y94         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=9, routed)           0.845     2.926    sdcard_init_i/ram_address[12]
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.050 f  sdcard_init_i/hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.870     3.920    sdcard_init_i/hex_segA_OBUF[4]_inst_i_5_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124     4.044 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.799     5.843    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     8.759 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.759    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.400ns (69.888%)  route 0.603ns (30.112%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.591     0.591    sdcard_init_i/clk_50
    SLICE_X61Y92         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/ram_addr_r_reg[6]/Q
                         net (fo=9, routed)           0.154     0.886    sdcard_init_i/ram_address[6]
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.931 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.983    sdcard_init_i/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.028 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.397     1.425    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     2.593 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.593    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.411ns (69.855%)  route 0.609ns (30.145%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.592     0.592    sdcard_init_i/clk_50
    SLICE_X61Y93         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     0.733 f  sdcard_init_i/ram_addr_r_reg[11]/Q
                         net (fo=9, routed)           0.171     0.904    sdcard_init_i/ram_address[11]
    SLICE_X62Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.949 f  sdcard_init_i/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.008    sdcard_init_i/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.053 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.378     1.431    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     2.611 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.611    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.404ns (69.283%)  route 0.622ns (30.717%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.591     0.591    sdcard_init_i/clk_50
    SLICE_X61Y91         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/ram_addr_r_reg[2]/Q
                         net (fo=9, routed)           0.159     0.891    sdcard_init_i/ram_address[2]
    SLICE_X58Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.936 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.058     0.994    sdcard_init_i/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X58Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.039 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.444    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     2.617 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.617    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.409ns (67.863%)  route 0.667ns (32.137%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.591     0.591    sdcard_init_i/clk_50
    SLICE_X61Y92         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           0.152     0.883    sdcard_init_i/ram_address[7]
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.928 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.980    sdcard_init_i/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045     1.025 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.464     1.489    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     2.667 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.667    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.395ns (66.583%)  route 0.700ns (33.417%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.591     0.591    sdcard_init_i/clk_50
    SLICE_X61Y91         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/ram_addr_r_reg[0]/Q
                         net (fo=9, routed)           0.205     0.937    sdcard_init_i/ram_address[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.982 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.041    sdcard_init_i/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.086 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.436     1.522    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     2.686 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.686    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.412ns (67.295%)  route 0.686ns (32.705%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.592     0.592    sdcard_init_i/clk_50
    SLICE_X61Y93         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  sdcard_init_i/ram_addr_r_reg[10]/Q
                         net (fo=9, routed)           0.178     0.910    sdcard_init_i/ram_address[10]
    SLICE_X63Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.955 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.007    sdcard_init_i/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y92         LUT5 (Prop_lut5_I1_O)        0.045     1.052 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.457     1.509    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     2.690 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.690    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.403ns (66.358%)  route 0.711ns (33.642%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.591     0.591    sdcard_init_i/clk_50
    SLICE_X61Y91         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/ram_addr_r_reg[2]/Q
                         net (fo=9, routed)           0.193     0.925    sdcard_init_i/ram_address[2]
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.970 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.119     1.089    sdcard_init_i/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.134 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.533    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     2.705 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.705    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_data_manager_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_data_manager_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_data_manager_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     6.575    data_manager_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    data_manager_i/clk_wiz_0/inst/clkfbout_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  data_manager_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    data_manager_i/clk_wiz_0/inst/clkfbout_buf_data_manager_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_data_manager_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clkfbout_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    data_manager_i/clk_wiz_0/inst/clkfbout_buf_data_manager_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.316ns (21.389%)  route 4.839ns (78.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.839     6.155    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508     4.837    hex_seg_disA/Clk
    SLICE_X62Y91         FDRE                                         r  hex_seg_disA/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.316ns (21.989%)  route 4.671ns (78.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.671     5.987    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.316ns (21.989%)  route 4.671ns (78.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.671     5.987    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.316ns (21.989%)  route 4.671ns (78.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.671     5.987    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.316ns (21.989%)  route 4.671ns (78.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.671     5.987    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y90         FDRE                                         r  hex_seg_disA/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.316ns (22.586%)  route 4.512ns (77.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.512     5.829    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.316ns (22.586%)  route 4.512ns (77.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.512     5.829    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.316ns (22.586%)  route 4.512ns (77.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.512     5.829    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.316ns (22.586%)  route 4.512ns (77.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.512     5.829    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.836    hex_seg_disA/Clk
    SLICE_X62Y89         FDRE                                         r  hex_seg_disA/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.681ns  (logic 1.316ns (23.175%)  route 4.364ns (76.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         4.364     5.681    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X62Y88         FDRE                                         r  hex_seg_disA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.506     4.835    hex_seg_disA/Clk
    SLICE_X62Y88         FDRE                                         r  hex_seg_disA/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.394ns (41.808%)  route 0.548ns (58.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.548     0.941    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.394ns (41.808%)  route 0.548ns (58.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.548     0.941    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.394ns (41.808%)  route 0.548ns (58.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.548     0.941    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.394ns (41.808%)  route 0.548ns (58.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.548     0.941    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X65Y62         FDRE                                         r  hex_seg_disB/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.394ns (39.869%)  route 0.594ns (60.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.594     0.987    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.394ns (39.869%)  route 0.594ns (60.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.594     0.987    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.394ns (39.869%)  route 0.594ns (60.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.594     0.987    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.394ns (39.869%)  route 0.594ns (60.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.594     0.987    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y64         FDRE                                         r  hex_seg_disB/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.394ns (36.923%)  route 0.672ns (63.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.672     1.066    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.394ns (36.923%)  route 0.672ns (63.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         0.672     1.066    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X65Y63         FDRE                                         r  hex_seg_disB/counter_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_data_manager_clk_wiz_0_0

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.100ns  (logic 1.688ns (16.718%)  route 8.411ns (83.282%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523    10.100    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X58Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X58Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.100ns  (logic 1.688ns (16.718%)  route 8.411ns (83.282%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523    10.100    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.100ns  (logic 1.688ns (16.718%)  route 8.411ns (83.282%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523    10.100    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.100ns  (logic 1.688ns (16.718%)  route 8.411ns (83.282%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.523    10.100    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X59Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.074ns  (logic 1.688ns (16.762%)  route 8.385ns (83.238%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.496    10.074    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.074ns  (logic 1.688ns (16.762%)  route 8.385ns (83.238%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.496    10.074    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X58Y98         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.688ns (16.956%)  route 8.270ns (83.044%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.381     9.958    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X60Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.688ns (16.956%)  route 8.270ns (83.044%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.969     9.453    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.381     9.958    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.509     1.509    sdcard_init_i/m_sdcard/clk_50
    SLICE_X60Y99         FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/rtnState_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.921ns  (logic 1.688ns (17.019%)  route 8.233ns (82.981%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.820     9.304    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.428 r  sdcard_init_i/m_sdcard/rtnState_v[3]_i_1/O
                         net (fo=4, routed)           0.493     9.921    sdcard_init_i/m_sdcard/rtnState_v[3]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.510     1.510    sdcard_init_i/m_sdcard/clk_50
    SLICE_X64Y98         FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/rtnState_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.921ns  (logic 1.688ns (17.019%)  route 8.233ns (82.981%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         6.179     7.496    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.620 f  sdcard_init_i/m_sdcard/getCmdResponse_v_i_2/O
                         net (fo=8, routed)           0.741     8.361    sdcard_init_i/m_sdcard/getCmdResponse_v_i_2_n_0
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.485 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5/O
                         net (fo=3, routed)           0.820     9.304    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_5_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.428 r  sdcard_init_i/m_sdcard/rtnState_v[3]_i_1/O
                         net (fo=4, routed)           0.493     9.921    sdcard_init_i/m_sdcard/rtnState_v[3]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.510     1.510    sdcard_init_i/m_sdcard/clk_50
    SLICE_X64Y98         FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.394ns (20.790%)  route 1.499ns (79.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.499     1.893    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X63Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.394ns (20.742%)  route 1.504ns (79.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.504     1.897    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X62Y83         FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.394ns (20.742%)  route 1.504ns (79.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.504     1.897    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.394ns (20.742%)  route 1.504ns (79.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=171, routed)         1.504     1.897    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.856     0.856    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X62Y83         FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/C





