#include "driver.h"
#include "cpu/m6502/m6502.h"
#include "machine/6532riot.h"
#include "core.h"

#include "gts80.h"
#include "gts80ss.h"

static int GTS80SS_CPUNo;

#define BUFFER_SIZE 4096

struct {
	int	NMIState;

	int stream;
	INT16  buffer[BUFFER_SIZE+1];
	double clock[BUFFER_SIZE+1];

	int	buf_pos;
	void *timer;
} GTS80SS_locals;

void GTS80SS_irq(int state) {
	logerror("IRQ: %i\n",state);
	cpu_set_irq_line(GTS80SS_CPUNo, M6502_INT_IRQ, state ? ASSERT_LINE : CLEAR_LINE);
}

void GTS80SS_nmi(int state)
{
	if ( !GTS80SS_locals.NMIState && state ) {
		logerror("NMI: %i/n\n",state);
		cpu_set_irq_line(GTS80SS_CPUNo, M6502_INT_NMI, PULSE_LINE);
	}
	GTS80SS_locals.NMIState = state;
}

UINT8 RIOT6532_3_RAM[256];

READ_HANDLER( riot6532_3_ram_r )
{
    return RIOT6532_3_RAM[offset&0x7f];
}

WRITE_HANDLER( riot6532_3_ram_w )
{
	RIOT6532_3_RAM[offset&0x7f] = data;
}

WRITE_HANDLER(riot3a_w) { logerror("riot3a_w: 0x%02x\n", data);}

/* Switch settings, test switch and NMI */
READ_HANDLER(riot3b_r)  {
	return (GTS80SS_locals.NMIState?0x00:0x80) | ((0x22)^0x7f);
}

WRITE_HANDLER(riot3b_w) { logerror("riot3b_w: 0x%02x\n", data);}

/* D/A converters */
WRITE_HANDLER(da1_latch_w) {
	/* logerror("da1_w: 0x%02x\n", data); */
	if ( GTS80SS_locals.buf_pos>=BUFFER_SIZE )
		return;

	GTS80SS_locals.clock[GTS80SS_locals.buf_pos] = timer_get_time();
	GTS80SS_locals.buffer[GTS80SS_locals.buf_pos++] = (0x80-data)*0x100;
}

WRITE_HANDLER(da2_latch_w) {
/*	logerror("da2_w: 0x%02x\n", data); */
}

/* expansion board */
READ_HANDLER(ext_board_1_r) {
	logerror("ext_board_1_r\n"); 
	return 0xff;
}

WRITE_HANDLER(ext_board_1_w) {
	logerror("ext_board_1_w: 0x%02x\n", data);
}


READ_HANDLER(ext_board_2_r) {
	logerror("ext_board_2_r\n"); 
	return 0xff;
}

WRITE_HANDLER(ext_board_2_w) {
	logerror("ext_board_2_w: 0x%02x\n", data);
}


READ_HANDLER(ext_board_3_r) {
	logerror("ext_board_3_r\n"); 
	return 0xff;
}

WRITE_HANDLER(ext_board_3_w) {
	logerror("ext_board_3_w: 0x%02x\n", data);
}

static const char *PhonemeTable[65] =
{
 "EH3","EH2","EH1","PA0","DT" ,"A1" ,"A2" ,"ZH",
 "AH2","I3" ,"I2" ,"I1" ,"M"  ,"N"  ,"B"  ,"V",
 "CH" ,"SH" ,"Z"  ,"AW1","NG" ,"AH1","OO1","OO",
 "L"  ,"K"  ,"J"  ,"H"  ,"G"  ,"F"  ,"D"  ,"S",
 "A"  ,"AY" ,"Y1" ,"UH3","AH" ,"P"  ,"O"  ,"I",
 "U"  ,"Y"  ,"T"  ,"R"  ,"E"  ,"W"  ,"AE" ,"AE1",
 "AW2","UH2","UH1","UH" ,"O2" ,"O1" ,"IU" ,"U1",
 "THV","TH" ,"ER" ,"EH" ,"E1" ,"AW" ,"PA1","STOP",
 0
};

void GTS80SS_speachtimeout(int state)
{
	logerror("speack timer timeout\n");
	GTS80SS_locals.timer = 0;
	GTS80SS_nmi(1);
}

/* voice synt latch */
WRITE_HANDLER(vs_latch_w) {
	static int queue[100],pos;

	data ^= 0xff;
	if ( pos<100)
		queue[pos++] = data & 0x3f;

	logerror("Votrax: intonation %d, phoneme %02x %s\n",data >> 6,data & 0x3f,PhonemeTable[data & 0x3f]);
	if ((data & 0x3f) == 0x3f) {
		if (pos > 1) {
			int i;
			char buf[200];

			buf[0] = 0;
			for (i = 0;i < pos-1;i++) {
				if (queue[i] == 0x03 || queue[i] == 0x3e)
					strcat(buf," ");
				else
					strcat(buf,PhonemeTable[queue[i]]);
			}
			usrintf_showmessage(buf);
			GTS80SS_nmi(1);
		}
		pos = 0;
	}
	else {
		GTS80SS_nmi(0);
		if ( GTS80SS_locals.timer ) {
			timer_remove(GTS80SS_locals.timer);
			GTS80SS_locals.timer = 0;
		}
		GTS80SS_locals.timer = timer_set(TIME_IN_USEC(5000),1,GTS80SS_speachtimeout);
	}
}

struct riot6532_interface GTS80SS_riot6532_intf = {
 /* 6532RIOT 3: Sound/Speak board Chip U15 */
 /* in  : A/B, */ NULL, riot3b_r,
 /* out : A/B, */ riot3a_w, riot3b_w,
 /* irq :      */ GTS80SS_irq
};

/*--------------
/  Memory map
/---------------*/
MEMORY_READ_START(GTS80SS_readmem)
{ 0x0000, 0x01ff, riot6532_3_ram_r},
{ 0x0200, 0x027f, riot6532_3_r},
{ 0x4000, 0x4fff, ext_board_1_r},
{ 0x5000, 0x5fff, ext_board_2_r},
{ 0x6000, 0x6fff, ext_board_3_r},
{ 0x7000, 0x7fff, MRA_ROM},
{ 0x8000, 0xffff, MRA_ROM},
MEMORY_END

MEMORY_WRITE_START(GTS80SS_writemem)
{ 0x0000, 0x01ff, riot6532_3_ram_w},
{ 0x0200, 0x027f, riot6532_3_w},
{ 0x1000, 0x1fff, da1_latch_w},
{ 0x2000, 0x2fff, vs_latch_w},
{ 0x3000, 0x3fff, da2_latch_w},
{ 0x4000, 0x4fff, ext_board_1_w},
{ 0x5000, 0x5fff, ext_board_2_w},
{ 0x6000, 0x6fff, ext_board_3_w},
{ 0x7000, 0x7fff, MWA_ROM},
{ 0x8000, 0xfdff, MWA_ROM},
{ 0xff00, 0xffff, MWA_RAM},
MEMORY_END

void GTS80SS_sound_latch(int data)
{
	data = (data&0x3f);

	logerror("sound_latch: 0x%02x\n", data);
	riot6532_set_input_a(3, (data&0x0f?0x80:0x00) | 0x40 | data);
}

static void GTS80_ss_Update(int num, INT16 *buffer, int length)
{
	double dActClock, dInterval, dCurrentClock;
	int i;
		
	dCurrentClock = GTS80SS_locals.clock[0];

	dActClock = timer_get_time();
	dInterval = (dActClock-GTS80SS_locals.clock[0]) / length;

	if ( GTS80SS_locals.buf_pos>1 )
		GTS80SS_locals.buf_pos = GTS80SS_locals.buf_pos;

	i = 0;
	GTS80SS_locals.clock[GTS80SS_locals.buf_pos] = 9e99;
	while ( length ) {
		*buffer++ = GTS80SS_locals.buffer[i];
		length--;
		dCurrentClock += dInterval;

		while ( (GTS80SS_locals.clock[i+1]<=dCurrentClock) )
			i++;
	}

	GTS80SS_locals.clock[0] = dActClock;
	GTS80SS_locals.buffer[0] = GTS80SS_locals.buffer[GTS80SS_locals.buf_pos-1];
	GTS80SS_locals.buf_pos = 1;
}

/*--------------
/  init
/---------------*/
void GTS80SS_init(int num) {
	int i;
	GTS80SS_CPUNo = num;

	memset(&GTS80SS_locals, 0x00, sizeof GTS80SS_locals);

	/* init RAM */
	memset(RIOT6532_3_RAM, 0x00, sizeof RIOT6532_3_RAM);
	
	/* init RIOT */
    riot6532_config(3, &GTS80SS_riot6532_intf);
	riot6532_set_clock(3, Machine->drv->cpu[GTS80SS_CPUNo].cpu_clock);

	GTS80SS_locals.clock[0]  = 0;
	GTS80SS_locals.buffer[0] = 0;
	GTS80SS_locals.buf_pos   = 1;

	for(i = 0; i<8; i++)
		memcpy(memory_region(GTS80_MEMREG_SCPU1)+0x8000+0x1000*i, memory_region(GTS80_MEMREG_SCPU1)+0x7000, 0x1000);

	GTS80SS_nmi(1);
	GTS80SS_locals.stream = stream_init("SND DAC", 100, 11025, 0, GTS80_ss_Update); 
}

void GTS80SS_exit()
{
	if ( GTS80SS_locals.timer ) {
		timer_remove(GTS80SS_locals.timer);
		GTS80SS_locals.timer = 0;
	}
}




