[
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496665",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496665",
        "articleTitle": "HIFSuite: Tools for HDL code conversion and manipulation",
        "volume": null,
        "issue": null,
        "startPage": "40",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37273824500,
                "preferredName": "Nicola Bombieri",
                "firstName": "Nicola",
                "lastName": "Bombieri"
            },
            {
                "id": 37393575000,
                "preferredName": "Giuseppe Di Guglielmo",
                "firstName": "Giuseppe",
                "lastName": "Di Guglielmo"
            },
            {
                "id": 37391970700,
                "preferredName": "Luigi Di Guglielmo",
                "firstName": "Luigi",
                "lastName": "Di Guglielmo"
            },
            {
                "id": 37981068800,
                "preferredName": "Michele Ferrari",
                "firstName": "Michele",
                "lastName": "Ferrari"
            },
            {
                "id": 37274499900,
                "preferredName": "Franco Fummi",
                "firstName": "Franco",
                "lastName": "Fummi"
            },
            {
                "id": 37273819800,
                "preferredName": "Graziano Pravadelli",
                "firstName": "Graziano",
                "lastName": "Pravadelli"
            },
            {
                "id": 37681916700,
                "preferredName": "Francesco Stefanni",
                "firstName": "Francesco",
                "lastName": "Stefanni"
            },
            {
                "id": 37974183600,
                "preferredName": "Alessandro Venturelli",
                "firstName": "Alessandro",
                "lastName": "Venturelli"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496649",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496649",
        "articleTitle": "The relationship of code coverage metrics on high-level and RTL code",
        "volume": null,
        "issue": null,
        "startPage": "138",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37850592900,
                "preferredName": "John Sanguinetti",
                "firstName": "John",
                "lastName": "Sanguinetti"
            },
            {
                "id": 37980643100,
                "preferredName": "Eugene Zhang",
                "firstName": "Eugene",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496655",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496655",
        "articleTitle": "Automatic generation of host-compiled timed TLMs for high level design",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37267045500,
                "preferredName": "Samar Abdi",
                "firstName": "Samar",
                "lastName": "Abdi"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496646",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496646",
        "articleTitle": "ESL design and multi-core validation using the System-on-Chip Environment",
        "volume": null,
        "issue": null,
        "startPage": "142",
        "endPage": "147",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37404846300,
                "preferredName": "Weiwei Chen",
                "firstName": "Weiwei",
                "lastName": "Chen"
            },
            {
                "id": 37849085900,
                "preferredName": "Xu Han",
                "firstName": "Xu",
                "lastName": "Han"
            },
            {
                "id": 37284453300,
                "preferredName": "Rainer D\u00f6mer",
                "firstName": "Rainer",
                "lastName": "D\u00f6mer"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496664",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496664",
        "articleTitle": "Retiming arithmetic datapaths using Timed Taylor Expansion Diagrams",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 38270226300,
                "preferredName": "Daniel Gomez-Prado",
                "firstName": "Daniel",
                "lastName": "Gomez-Prado"
            },
            {
                "id": 37879224400,
                "preferredName": "Dusung Kim",
                "firstName": "Dusung",
                "lastName": "Kim"
            },
            {
                "id": 37282519700,
                "preferredName": "Maciej Ciesielski",
                "firstName": "Maciej",
                "lastName": "Ciesielski"
            },
            {
                "id": 37281706400,
                "preferredName": "Emmanuel Boutillon",
                "firstName": "Emmanuel",
                "lastName": "Boutillon"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496661",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496661",
        "articleTitle": "Clock domain verification challenges and scalable solutions",
        "volume": null,
        "issue": null,
        "startPage": "66",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37327231400,
                "preferredName": "Pranav Ashar",
                "firstName": "Pranav",
                "lastName": "Ashar"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496648",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496648",
        "articleTitle": "ESL flows are enabled by high-level synthesis with universality",
        "volume": null,
        "issue": null,
        "startPage": "137",
        "endPage": "137",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37373763500,
                "preferredName": "Rishiyur S. Nikhil",
                "firstName": "Rishiyur S.",
                "lastName": "Nikhil"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496659",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496659",
        "articleTitle": "Coverage metrics for verification of concurrent SystemC designs using mutation testing",
        "volume": null,
        "issue": null,
        "startPage": "75",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37286922100,
                "preferredName": "Alper Sen",
                "firstName": "Alper",
                "lastName": "Sen"
            },
            {
                "id": 37271101300,
                "preferredName": "Magdy S. Abadir",
                "firstName": "Magdy S.",
                "lastName": "Abadir"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496662",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496662",
        "articleTitle": "Quick formal modeling of communication fabrics to enable verification",
        "volume": null,
        "issue": null,
        "startPage": "42",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37286317000,
                "preferredName": "Satrajit Chatterjee",
                "firstName": "Satrajit",
                "lastName": "Chatterjee"
            },
            {
                "id": 37282143100,
                "preferredName": "Michael Kishinevsky",
                "firstName": "Michael",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37265874800,
                "preferredName": "Umit Y. Ogras",
                "firstName": "Umit Y.",
                "lastName": "Ogras"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496667",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496667",
        "articleTitle": "Analysis of range and precision for fixed-point linear arithmetic circuits with feedbacks",
        "volume": null,
        "issue": null,
        "startPage": "25",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37547590100,
                "preferredName": "O. Sarbishei",
                "firstName": "O.",
                "lastName": "Sarbishei"
            },
            {
                "id": 37531995000,
                "preferredName": "Y. Pang",
                "firstName": "Y.",
                "lastName": "Pang"
            },
            {
                "id": 37274683300,
                "preferredName": "K. Radecka",
                "firstName": "K.",
                "lastName": "Radecka"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496660",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496660",
        "articleTitle": "Semi-formal functional verification by EFSM traversing via NuSMV",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": "65",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37393575000,
                "preferredName": "Giuseppe Di Guglielmo",
                "firstName": "Giuseppe",
                "lastName": "Di Guglielmo"
            },
            {
                "id": 37274499900,
                "preferredName": "Franco Fummi",
                "firstName": "Franco",
                "lastName": "Fummi"
            },
            {
                "id": 37273819800,
                "preferredName": "Graziano Pravadelli",
                "firstName": "Graziano",
                "lastName": "Pravadelli"
            },
            {
                "id": 37946675600,
                "preferredName": "Stefano Soffia",
                "firstName": "Stefano",
                "lastName": "Soffia"
            },
            {
                "id": 37272856100,
                "preferredName": "Marco Roveri",
                "firstName": "Marco",
                "lastName": "Roveri"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496658",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496658",
        "articleTitle": "Towards analyzing functional coverage in SystemC TLM property checking",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37405557300,
                "preferredName": "Hoang M. Le",
                "firstName": "Hoang M.",
                "lastName": "Le"
            },
            {
                "id": 37086949736,
                "preferredName": "Daniel Gro\u00dfe",
                "firstName": "Daniel",
                "lastName": "Gro\u00dfe"
            },
            {
                "id": 37276502700,
                "preferredName": "Rolf Drechsler",
                "firstName": "Rolf",
                "lastName": "Drechsler"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496657",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496657",
        "articleTitle": "A case study of Time-Multiplexed Assertion Checking for post-silicon debugging",
        "volume": null,
        "issue": null,
        "startPage": "90",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37652151700,
                "preferredName": "Ming Gao",
                "firstName": "Ming",
                "lastName": "Gao"
            },
            {
                "id": 37275533100,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": "Kwang-Ting",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496668",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496668",
        "articleTitle": "Obtaining consistent global state dumps to interactively debug systems on chip with multiple clocks",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37267848900,
                "preferredName": "Bart Vermeulen",
                "firstName": "Bart",
                "lastName": "Vermeulen"
            },
            {
                "id": 37294784500,
                "preferredName": "Kees Goossens",
                "firstName": "Kees",
                "lastName": "Goossens"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496653",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496653",
        "articleTitle": "Automated synthesis of EDACs for FLASH memories with user-selectable correction capability",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37679507000,
                "preferredName": "Maurizio Caramia",
                "firstName": "Maurizio",
                "lastName": "Caramia"
            },
            {
                "id": 37670410300,
                "preferredName": "Michele Fabiano",
                "firstName": "Michele",
                "lastName": "Fabiano"
            },
            {
                "id": 37273951700,
                "preferredName": "Andrea Miele",
                "firstName": "Andrea",
                "lastName": "Miele"
            },
            {
                "id": 37843651700,
                "preferredName": "Roberto Piazza",
                "firstName": "Roberto",
                "lastName": "Piazza"
            },
            {
                "id": 37323155800,
                "preferredName": "Paolo Prinetto",
                "firstName": "Paolo",
                "lastName": "Prinetto"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496652",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496652",
        "articleTitle": "Automatic synthesis of OSCI TLM-2.0 models into RTL bus-based IPs",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "112",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37273824500,
                "preferredName": "Nicola Bombieri",
                "firstName": "Nicola",
                "lastName": "Bombieri"
            },
            {
                "id": 37274499900,
                "preferredName": "Franco Fummi",
                "firstName": "Franco",
                "lastName": "Fummi"
            },
            {
                "id": 37603637900,
                "preferredName": "Valerio Guarnieri",
                "firstName": "Valerio",
                "lastName": "Guarnieri"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496647",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496647",
        "articleTitle": "Model reduction techniques for the formal verification of hardware dependent software",
        "volume": null,
        "issue": null,
        "startPage": "148",
        "endPage": "153",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "Wolfgang Ecker",
                "firstName": "Wolfgang",
                "lastName": "Ecker"
            },
            {
                "id": 37280037700,
                "preferredName": "Volkan Esen",
                "firstName": "Volkan",
                "lastName": "Esen"
            },
            {
                "id": 37589596400,
                "preferredName": "Rainer Findenig",
                "firstName": "Rainer",
                "lastName": "Findenig"
            },
            {
                "id": 37279775900,
                "preferredName": "Thomas Steininger",
                "firstName": "Thomas",
                "lastName": "Steininger"
            },
            {
                "id": 37295546000,
                "preferredName": "Michael Velten",
                "firstName": "Michael",
                "lastName": "Velten"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496644",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496644",
        "articleTitle": "Verification of real-time properties for Hardware-dependent Software",
        "volume": null,
        "issue": null,
        "startPage": "154",
        "endPage": "159",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37272748300,
                "preferredName": "Wolfgang Mueller",
                "firstName": "Wolfgang",
                "lastName": "Mueller"
            },
            {
                "id": 37087369644,
                "preferredName": "Marcio F. da S. Oliveira",
                "firstName": "Marcio F.",
                "lastName": "da S. Oliveira"
            },
            {
                "id": 37409451800,
                "preferredName": "Henning Zabel",
                "firstName": "Henning",
                "lastName": "Zabel"
            },
            {
                "id": 37398143000,
                "preferredName": "Markus Becker",
                "firstName": "Markus",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496651",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496651",
        "articleTitle": "An ontology and constraint based approach to cache preloading",
        "volume": null,
        "issue": null,
        "startPage": "129",
        "endPage": "136",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37989725500,
                "preferredName": "Rajiv Bhatia",
                "firstName": "Rajiv",
                "lastName": "Bhatia"
            },
            {
                "id": 37564230700,
                "preferredName": "Eyal Bin",
                "firstName": "Eyal",
                "lastName": "Bin"
            },
            {
                "id": 37282161600,
                "preferredName": "Eitan Marcus",
                "firstName": "Eitan",
                "lastName": "Marcus"
            },
            {
                "id": 37947189300,
                "preferredName": "Gil Shurek",
                "firstName": "Gil",
                "lastName": "Shurek"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496669",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496669",
        "articleTitle": "System level simulation guided approach to improve the efficacy of clock-gating",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37312012000,
                "preferredName": "Sumit Ahuja",
                "firstName": "Sumit",
                "lastName": "Ahuja"
            },
            {
                "id": 37404196700,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37273499000,
                "preferredName": "Sandeep K. Shukla",
                "firstName": "Sandeep K.",
                "lastName": "Shukla"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496663",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496663",
        "articleTitle": "An improvement in decomposed reachability analysis for symbolic model checking",
        "volume": null,
        "issue": null,
        "startPage": "50",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37974194300,
                "preferredName": "Nicholas Donataccio",
                "firstName": "Nicholas",
                "lastName": "Donataccio"
            },
            {
                "id": 37289377700,
                "preferredName": "Hao Zheng",
                "firstName": "Hao",
                "lastName": "Zheng"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496650",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496650",
        "articleTitle": "Utility of transaction-level hardware models in refinement checking",
        "volume": null,
        "issue": null,
        "startPage": "121",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37698032100,
                "preferredName": "Yogesh Mahajan",
                "firstName": "Yogesh",
                "lastName": "Mahajan"
            },
            {
                "id": 37267339800,
                "preferredName": "Sharad Malik",
                "firstName": "Sharad",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496654",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496654",
        "articleTitle": "Fast and accurate UML State Chart modeling using TLM+ control flow abstraction",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37589596400,
                "preferredName": "Rainer Findenig",
                "firstName": "Rainer",
                "lastName": "Findenig"
            },
            {
                "id": 37089920414,
                "preferredName": "Thomas Leitner",
                "firstName": "Thomas",
                "lastName": "Leitner"
            },
            {
                "id": 37088095705,
                "preferredName": "Michael Veiten",
                "firstName": "Michael",
                "lastName": "Veiten"
            },
            {
                "id": 37280032700,
                "preferredName": "Wolfgang Ecker",
                "firstName": "Wolfgang",
                "lastName": "Ecker"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496656",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496656",
        "articleTitle": "Static analysis of deadends in SVA constraints",
        "volume": null,
        "issue": null,
        "startPage": "82",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37352081000,
                "preferredName": "Ashvin Dsouza",
                "firstName": "Ashvin",
                "lastName": "Dsouza"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496666",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496666",
        "articleTitle": "State space reductions for scalable verification of asynchronous designs",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": [
            {
                "id": 37667589200,
                "preferredName": "Haiqiong Yao",
                "firstName": "Haiqiong",
                "lastName": "Yao"
            },
            {
                "id": 37289377700,
                "preferredName": "Hao Zheng",
                "firstName": "Hao",
                "lastName": "Zheng"
            },
            {
                "id": 37290173800,
                "preferredName": "Chris J. Myers",
                "firstName": "Chris J.",
                "lastName": "Myers"
            }
        ]
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496673",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496673",
        "articleTitle": "Committee",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496672",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496672",
        "articleTitle": "Chairs' welcome message",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496671",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496671",
        "articleTitle": "[Copyright notice]",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496670",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496670",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "3",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    },
    {
        "publicationNumber": "5488975",
        "doi": "10.1109/HLDVT.2010.5496674",
        "publicationYear": "2010",
        "publicationDate": "10-12 June 2010",
        "articleNumber": "5496674",
        "articleTitle": "Table of contents",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "3",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)",
        "authors": []
    }
]