{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586273285858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586273285859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 23:28:05 2020 " "Processing started: Tue Apr 07 23:28:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586273285859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586273285859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_first_fpga -c my_first_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_first_fpga -c my_first_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586273285859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1586273286365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_first_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_first_fpga " "Found entity 1: my_first_fpga" {  } { { "my_first_fpga.bdf" "" { Schematic "C:/Users/94718/Desktop/FPGA_EDA_one/my_first_fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586273286438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586273286438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "C:/Users/94718/Desktop/FPGA_EDA_one/simple_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586273286447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586273286447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/94718/Desktop/FPGA_EDA_one/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586273286454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586273286454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus_mux " "Found entity 1: counter_bus_mux" {  } { { "counter_bus_mux.v" "" { Text "C:/Users/94718/Desktop/FPGA_EDA_one/counter_bus_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586273286461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586273286461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_first_fpga " "Elaborating entity \"my_first_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586273286547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "LEDR2\[3..0\] LEDR " "Bus \"LEDR2\[3..0\]\" found using same base name as \"LEDR\", which might lead to a name conflict." {  } { { "my_first_fpga.bdf" "" { Schematic "C:/Users/94718/Desktop/FPGA_EDA_one/my_first_fpga.bdf" { { 1128 1536 1712 1144 "LEDR2\[3..0\]" "" } { 1128 1536 1712 1144 "LEDR2\[3..0\]" "" } { 1128 1536 1712 1144 "LEDR2\[3..0\]" "" } { 1128 1536 1712 1144 "LEDR2\[3..0\]" "" } { 1128 1536 1712 1144 "LEDR2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1586273286554 ""}
{ "Error" "EGDFX_PINS_OVERLAP_ERROR" "LEDR\[3..0\] " "Pin \"LEDR\[3..0\]\" overlaps another pin, block, or symbol" {  } { { "my_first_fpga.bdf" "" { Schematic "C:/Users/94718/Desktop/FPGA_EDA_one/my_first_fpga.bdf" { { 1128 1536 1712 1144 "LEDR\[3..0\]" "" } } } }  } 0 275060 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1586273286554 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1586273286554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586273287102 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 07 23:28:07 2020 " "Processing ended: Tue Apr 07 23:28:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586273287102 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586273287102 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586273287102 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586273287102 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586273287763 ""}
