# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#  do /cadtools5/questa_custom/comp121/start_vsim.tcl /cadtools5/questa_custom
# /cadtools5/questa_custom
# /home/r49769hf/Questa/COMP12111
# .main_pane
# fpgaLoad
# after#447
# Info: Startup continues, no compilation required.
vsim Ex2.Traffic_Light
# vsim Ex2.Traffic_Light 
# Start time: 13:04:28 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Traffic_Light(fast)
vsim Ex2.Traffic_Light
# End time: 13:10:30 on Oct 18,2024, Elapsed time: 0:06:02
# Errors: 0, Warnings: 1
# vsim Ex2.Traffic_Light 
# Start time: 13:10:30 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Traffic_Light(fast)
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:34:10 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:34:10 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:34:10 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:34:10 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:34:10 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(41): 	always @ (posedge clock) 
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(41): near "always": syntax error, unexpected always, expecting ';'.
###### ./src/Ex2/Traffic_Light.v(45): 		if((state == 4 or state == 5 ) and D2) begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(45): near "or": syntax error, unexpected or.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:34:11 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:01 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:35:01 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:02 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:35:02 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:02 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(43): 		state = sate + 1;
# ** Error: ./src/Ex2/Traffic_Light.v(43): (vlog-2730) Undefined variable: 'sate'.
###### ./src/Ex2/Traffic_Light.v(45): 		if((state == 4 or state == 5 ) and D2) begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(45): near "or": syntax error, unexpected or.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:35:02 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:35:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:35:16 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:16 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(43): 		state = sate + 1;
# ** Error: ./src/Ex2/Traffic_Light.v(43): (vlog-2730) Undefined variable: 'sate'.
###### ./src/Ex2/Traffic_Light.v(45): 		if((state == 4 or state == 5 ) and D2) begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(45): near "or": syntax error, unexpected or.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:35:16 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:33 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:35:34 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:34 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:35:34 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:35:34 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(45): 		if((state == 4 or state == 5 ) and D2) begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(45): near "or": syntax error, unexpected or.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:35:34 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:36:36 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:36:36 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:36:36 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:36:36 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:36:36 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(48): 		else if (state == 12 || state == 13 ) && D1) begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(48): near "&&": syntax error, unexpected &&.
###### ./src/Ex2/Traffic_Light.v(55): 	begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(55): near "begin": syntax error, unexpected begin.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:36:36 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:36:55 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:36:55 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:36:55 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:36:55 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:36:55 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(45): 		if((state == 4 || state == 5 ) and D2) begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(45): near "and": syntax error, unexpected and.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:36:56 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:37:29 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:37:29 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:37:29 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:37:29 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:37:30 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(55): 	begin
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(55): near "begin": syntax error, unexpected begin.
###### ./src/Ex2/Traffic_Light.v(71): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(71): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:37:30 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:37:50 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:37:50 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:37:50 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:37:50 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:37:50 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(55): 		0, 8 : lightseq = R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(55): (vlog-2730) Undefined variable: 'R__R'.
###### ./src/Ex2/Traffic_Light.v(56): 		2,3, 4, 5, 6 : lightseq = RA_R;
# ** Error: ./src/Ex2/Traffic_Light.v(56): (vlog-2730) Undefined variable: 'RA_R'.
###### ./src/Ex2/Traffic_Light.v(57): 		7 : lightseq = A__R;
# ** Error: ./src/Ex2/Traffic_Light.v(57): (vlog-2730) Undefined variable: 'A__R'.
###### ./src/Ex2/Traffic_Light.v(58): 		9 : lightseq = R_RA;
# ** Error: ./src/Ex2/Traffic_Light.v(58): (vlog-2730) Undefined variable: 'R_RA'.
###### ./src/Ex2/Traffic_Light.v(60): 		15 : lightseq = R__A;
# ** Error: ./src/Ex2/Traffic_Light.v(60): (vlog-2730) Undefined variable: 'R__A'.
###### ./src/Ex2/Traffic_Light.v(61): 	end
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(61): near "end": syntax error, unexpected end.
###### ./src/Ex2/Traffic_Light.v(70): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(70): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 13:37:51 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:38:33 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:38:33 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:38:33 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:38:34 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:38:34 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(55): 		0, 8 : lightseq = R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(55): (vlog-2730) Undefined variable: 'R__R'.
###### ./src/Ex2/Traffic_Light.v(56): 		2,3, 4, 5, 6 : lightseq = RA_R;
# ** Error: ./src/Ex2/Traffic_Light.v(56): (vlog-2730) Undefined variable: 'RA_R'.
###### ./src/Ex2/Traffic_Light.v(57): 		7 : lightseq = A__R;
# ** Error: ./src/Ex2/Traffic_Light.v(57): (vlog-2730) Undefined variable: 'A__R'.
###### ./src/Ex2/Traffic_Light.v(58): 		9 : lightseq = R_RA;
# ** Error: ./src/Ex2/Traffic_Light.v(58): (vlog-2730) Undefined variable: 'R_RA'.
###### ./src/Ex2/Traffic_Light.v(60): 		15 : lightseq = R__A;
# ** Error: ./src/Ex2/Traffic_Light.v(60): (vlog-2730) Undefined variable: 'R__A'.
# End time: 13:38:34 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:39:11 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:39:12 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:39:12 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:39:12 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:39:12 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(55): 		0, 8 : lightseq = `R__R;
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(55): near ";": syntax error, unexpected ';'.
###### ./src/Ex2/Traffic_Light.v(56): 		2,3, 4, 5, 6 : lightseq = `RA_R;
# ** Error: ./src/Ex2/Traffic_Light.v(56): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(57): 		7 : lightseq = `A__R;
# ** Error: ./src/Ex2/Traffic_Light.v(57): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(58): 		9 : lightseq = `R_RA;
# ** Error: ./src/Ex2/Traffic_Light.v(58): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(59): 		10, 11, 12, 13, 14 : lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(59): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(60): 		15 : lightseq = `R__A;
# ** Error: ./src/Ex2/Traffic_Light.v(60): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 13:39:12 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:39:31 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:39:32 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:39:32 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:39:32 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:39:32 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 13:39:32 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:39:41 on Oct 18,2024, Elapsed time: 0:29:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 13:39:41 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:40:02 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:40:02 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:40:02 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:40:03 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:40:03 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 13:40:03 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:40:27 on Oct 18,2024, Elapsed time: 0:00:46
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
# vsim -voptargs="+acc" Ex2.Traffic_Light_Board GLIB.glbl -L BoardLib -L Ex1 
# Start time: 13:40:27 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 2 FSMs in module "AckieV2(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Uart_S7(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Keyboard(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Segments_Scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Board_reset(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 13:40:32 on Oct 18,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:42:22 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 13:42:22 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:42:22 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 13:42:22 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:42:23 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 13:42:23 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Board GLIB.glbl -L BoardLib -L Ex1 
# Start time: 13:42:27 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Traffic_Light_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 13:42:29 on Oct 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Board GLIB.glbl -L BoardLib 
# Start time: 13:43:47 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 2 FSMs in module "AckieV2(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "Uart_S7(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Keyboard(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Segments_Scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Board_reset(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 13:44:17 on Oct 18,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2, Suppressed Warnings: 1
# vsim -voptargs="+acc" Ex2.Traffic_Light_Board GLIB.glbl -L BoardLib 
# Start time: 13:44:17 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Traffic_Light_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 13:52:43 on Oct 18,2024, Elapsed time: 0:08:26
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 13:52:43 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(70)
#    Time: 100 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 70
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:06:14 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:06:15 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:06:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
###### ./src/Ex2/Traffic_Light_Testbench.v(54): clock = 1?b0; // Start with clock low
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light_Testbench.v(54): near "=": syntax error, unexpected '='.
# ** Error: ./src/Ex2/Traffic_Light_Testbench.v(54): (vlog-13205) Syntax error found in the scope following 'clock'. Is there a missing '::'?
# End time: 14:06:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:02 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:09:02 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:02 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
###### ./src/Ex2/Traffic_Light_Testbench.v(54): initial clk = 1'b0;
# ** Error: ./src/Ex2/Traffic_Light_Testbench.v(54): (vlog-2730) Undefined variable: 'clk'.
# End time: 14:09:02 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:24 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:09:25 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:25 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:09:25 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:25 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(42): 		asignal <= 0;
# ** Error: ./src/Ex2/Traffic_Light.v(42): (vlog-2730) Undefined variable: 'asignal'.
###### ./src/Ex2/Traffic_Light.v(43): 	always @ (posedge clk)
# ** Error: ./src/Ex2/Traffic_Light.v(43): (vlog-2730) Undefined variable: 'clk'.
# End time: 14:09:25 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:39 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:09:39 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:39 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:09:39 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:39 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(42): 		asignal <= 0;
# ** Error: ./src/Ex2/Traffic_Light.v(42): (vlog-2730) Undefined variable: 'asignal'.
###### ./src/Ex2/Traffic_Light.v(43): 	always @ (posedge clk)
# ** Error: ./src/Ex2/Traffic_Light.v(43): (vlog-2730) Undefined variable: 'clk'.
# End time: 14:09:40 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:09:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:09:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:09:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(42): 		asignal <= 0;
# ** Error: ./src/Ex2/Traffic_Light.v(42): (vlog-2730) Undefined variable: 'asignal'.
###### ./src/Ex2/Traffic_Light.v(43): 	always @ (posedge clk)
# ** Error: ./src/Ex2/Traffic_Light.v(43): (vlog-2730) Undefined variable: 'clk'.
# End time: 14:09:55 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:10:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:10:16 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:10:16 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:10:16 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:10:16 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 14:10:16 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:23 on Oct 18,2024, Elapsed time: 0:17:40
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 14:10:23 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(77)
#    Time: 250 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 77
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:19:40 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:19:41 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:19:41 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:19:41 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:19:41 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 14:19:41 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:46 on Oct 18,2024, Elapsed time: 0:09:23
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 14:19:46 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(77)
#    Time: 250 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 77
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:39:27 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Board.v 
# -- Compiling module Display_Decoder_Board
# 
# Top level modules:
# 	Display_Decoder_Board
# End time: 14:39:27 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:39:27 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Testbench.v 
# -- Compiling module Display_Decoder_Testbench
# 
# Top level modules:
# 	Display_Decoder_Testbench
# End time: 14:39:28 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:39:28 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder.v 
# -- Compiling module Display_Decoder
# 
# Top level modules:
# 	Display_Decoder
# End time: 14:39:28 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:39:30 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:39:30 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:39:31 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:39:31 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:39:31 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(48): 			4,5 : 
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(48): near "4": syntax error, unexpected INTEGER NUMBER, expecting ';'.
###### ./src/Ex2/Traffic_Light.v(93): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(93): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 14:39:31 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:41:13 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:41:14 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:41:14 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:41:14 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:41:14 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(48): 			4,5 : 
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(48): near "4": syntax error, unexpected INTEGER NUMBER, expecting ';'.
###### ./src/Ex2/Traffic_Light.v(93): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(93): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 14:41:14 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:41:43 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:41:43 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:41:43 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:41:44 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:41:44 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(48): 			4,5 : 
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(48): near "4": syntax error, unexpected INTEGER NUMBER, expecting ';'.
###### ./src/Ex2/Traffic_Light.v(93): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(93): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 14:41:44 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:45:22 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:45:22 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:45:22 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:45:22 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:45:22 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(48): 			4,5 : 
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(48): near "4": syntax error, unexpected INTEGER NUMBER, expecting ';'.
###### ./src/Ex2/Traffic_Light.v(93): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(93): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 14:45:23 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:46:16 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:46:16 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:46:16 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:46:17 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:46:17 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 14:46:17 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint sim:/glbl/*
# End time: 14:48:04 on Oct 18,2024, Elapsed time: 0:28:18
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 14:48:04 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 1 FSM in module "Traffic_Light(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:48:13 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:48:13 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:48:13 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
###### ./src/Ex2/Traffic_Light_Testbench.v(71): always
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light_Testbench.v(71): near "always": syntax error, unexpected always.
###### ./src/Ex2/Traffic_Light_Testbench.v(79): #100 $stop;
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light_Testbench.v(79): near "#": syntax error, unexpected '#'.
###### ./src/Ex2/Traffic_Light_Testbench.v(84): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light_Testbench.v(84): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 14:48:13 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:48:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:48:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:48:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:48:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:48:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 14:48:55 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:48:59 on Oct 18,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 14:48:59 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(77)
#    Time: 300 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 77
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:55:04 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:55:04 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:55:04 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:55:04 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:55:04 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 14:55:04 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Break key hit
# Simulation stop requested.
# End time: 14:55:13 on Oct 18,2024, Elapsed time: 0:06:14
# Errors: 0, Warnings: 2
# WLF meta update error: 
# Error while executing: run
# Usage: run {[<timesteps>[<time_units>]] | -all | -continue | -final | -finish | -init | -next | -over [<n>]} | {-step [<n>] [-current] [-out] [-over [<n>]] [-this "this ==<class_handle>]}
quit -sim
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 14:55:26 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 1 FSM in module "Traffic_Light(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(77)
#    Time: 300 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 77
add wave -position insertpoint sim:/glbl/*
run -all
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:58:52 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 14:58:53 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:58:53 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 14:58:53 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 14:58:53 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 14:58:53 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Break key hit
# Break in Module Traffic_Light_Testbench in file ./src/Ex2/Traffic_Light_Testbench.v
# End time: 14:58:58 on Oct 18,2024, Elapsed time: 0:03:32
# Errors: 0, Warnings: 2
# WLF meta update error: 
# Error while executing: run
# Usage: run {[<timesteps>[<time_units>]] | -all | -continue | -final | -finish | -init | -next | -over [<n>]} | {-step [<n>] [-current] [-out] [-over [<n>]] [-this "this ==<class_handle>]}
quit -sim
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 14:59:04 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(79)
#    Time: 4100 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 79
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:00:47 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:00:47 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:00:47 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:00:47 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:00:47 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:00:48 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:00:52 on Oct 18,2024, Elapsed time: 0:01:48
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:00:52 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(79)
#    Time: 4100 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 79
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:05:03 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:05:03 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:05:04 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:05:04 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:05:04 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:05:04 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 15:05:14 on Oct 18,2024, Elapsed time: 0:04:22
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:05:17 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(79)
#    Time: 4100 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 79
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:07:53 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:07:54 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:07:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:07:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:07:54 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:07:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Break key hit
quit -sim
# End time: 15:08:05 on Oct 18,2024, Elapsed time: 0:02:48
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:08:11 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:08:11 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:08:11 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:08:12 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:08:12 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(93): 			15:reset=1;
# ** Error: ./src/Ex2/Traffic_Light.v(93): (vlog-2110) Illegal reference to net "reset".
###### ./src/Ex2/Traffic_Light.v(103): 			reset <= 0;
# ** Error: ./src/Ex2/Traffic_Light.v(103): (vlog-2110) Illegal reference to net "reset".
# End time: 15:08:12 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:09:46 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:09:46 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:09:46 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:09:46 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:09:47 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:09:47 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:09:50 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(80)
#    Time: 4100 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 80
quit -sim
# End time: 15:10:59 on Oct 18,2024, Elapsed time: 0:01:09
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:11:13 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(80)
#    Time: 4100 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 80
quit -sim
# End time: 15:12:09 on Oct 18,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:12:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:12:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:12:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
###### ./src/Ex2/Traffic_Light_Testbench.v(71): 	initial reset = 1;
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light_Testbench.v(71): near "initial": syntax error, unexpected initial.
# End time: 15:12:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:12:30 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:12:30 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:12:30 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:12:31 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:12:31 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:12:31 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:12:36 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(81)
#    Time: 4200 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 81
quit -sim
# End time: 15:14:39 on Oct 18,2024, Elapsed time: 0:02:03
# Errors: 0, Warnings: 2
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:14:43 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:14:43 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:14:43 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:14:43 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:14:43 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:14:44 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:14:49 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# End time: 15:16:07 on Oct 18,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Board GLIB.glbl -L BoardLib -L Ex1 
# Start time: 15:16:07 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Traffic_Light_Board(fast)
# Loading BoardLib.BoardV3(fast)
# Loading BoardLib.Board_reset(fast)
# Loading unisims.ICAPE2(fast)
# Loading unisims.SIM_CONFIGE2(fast)
# Loading BoardLib.Clocks(fast)
# Loading BoardLib.Keyboard(fast)
# Loading BoardLib.Segments_Scan(fast)
# Loading BoardLib.Uart_S7(fast)
# Loading BoardLib.AckieV2(fast)
# Loading GLIB.glbl(fast)
# End time: 15:16:09 on Oct 18,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:20:37 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
quit -sim
# End time: 15:22:19 on Oct 18,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:22:24 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Board.v 
# -- Compiling module Display_Decoder_Board
# 
# Top level modules:
# 	Display_Decoder_Board
# End time: 15:22:25 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:22:25 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder_Testbench.v 
# -- Compiling module Display_Decoder_Testbench
# 
# Top level modules:
# 	Display_Decoder_Testbench
# End time: 15:22:25 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:22:25 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex1/Display_Decoder.v 
# -- Compiling module Display_Decoder
# 
# Top level modules:
# 	Display_Decoder
# End time: 15:22:25 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:22:34 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:22:34 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:22:35 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:22:35 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:22:35 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(111): 		0:lightseq = `R__R;
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(111): near ";": syntax error, unexpected ';'.
###### ./src/Ex2/Traffic_Light.v(112): 		1:lightseq = `RA_R;
# ** Error: ./src/Ex2/Traffic_Light.v(112): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(113): 		2:lightseq = `G__R;
# ** Error: ./src/Ex2/Traffic_Light.v(113): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(114): 		3:lightseq = `G__R;
# ** Error: ./src/Ex2/Traffic_Light.v(114): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(115): 		4:lightseq = `G__R;
# ** Error: ./src/Ex2/Traffic_Light.v(115): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(116): 		5:lightseq = `G__R;
# ** Error: ./src/Ex2/Traffic_Light.v(116): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(117): 		6:lightseq = `G__R;
# ** Error: ./src/Ex2/Traffic_Light.v(117): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(118): 		7:lightseq = `A__R;
# ** Error: ./src/Ex2/Traffic_Light.v(118): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(119): 		8:lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(119): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(120): 		9:lightseq = `R_RA;
# ** Error: ./src/Ex2/Traffic_Light.v(120): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(121): 		10:lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(121): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(122): 		11:lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(122): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(123): 		12:lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(123): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(124): 		13:lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(124): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(125): 		14:lightseq = `R__R;
# ** Error: ./src/Ex2/Traffic_Light.v(125): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(126): 		15:lightseq = `R__A;
# ** Error: ./src/Ex2/Traffic_Light.v(126): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 15:22:35 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:23:12 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:23:12 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:23:12 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:23:12 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:23:12 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:23:12 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:28:09 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:28:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:28:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:28:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:28:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:28:15 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(49): 			2:next_state=3;combinatorial logic
# ** Error: ./src/Ex2/Traffic_Light.v(49): (vlog-2730) Undefined variable: 'combinatorial'.
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(49): near "logic": syntax error, unexpected IDENTIFIER, expecting ':'.
###### ./src/Ex2/Traffic_Light.v(131): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(131): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 15:28:15 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# End time: 15:28:19 on Oct 18,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:28:19 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
quit -sim
# End time: 15:28:53 on Oct 18,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:28:56 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:28:56 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:28:56 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:28:57 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:28:57 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(49): 			2:next_state=3;combinatorial logic
# ** Error: ./src/Ex2/Traffic_Light.v(49): (vlog-2730) Undefined variable: 'combinatorial'.
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(49): near "logic": syntax error, unexpected IDENTIFIER, expecting ':'.
###### ./src/Ex2/Traffic_Light.v(131): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(131): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 15:28:57 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:29:13 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:29:13 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:29:13 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:29:14 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:29:14 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:29:14 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:29:18 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:32:07 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:32:07 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:32:08 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:32:08 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:32:08 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:32:08 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:32:35 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:32:35 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:32:35 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:32:36 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:32:36 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:32:36 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:32:40 on Oct 18,2024, Elapsed time: 0:03:22
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:32:40 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:34:46 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:34:46 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:34:46 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:34:47 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:34:47 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:34:47 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:34:51 on Oct 18,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:34:51 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:36:45 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 15:36:45 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:36:45 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 15:36:45 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 15:36:45 on Oct 18,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 15:36:46 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:36:49 on Oct 18,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 15:36:49 on Oct 18,2024
# Loading libssl.so
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# End time: 15:38:58 on Oct 18,2024, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
