read -sv run_verilog_mid/adder_32b_17_66_87199bddf36beba630b2636c614abae8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_66_87199bddf36beba630b2636c614abae8_yosys.v
