#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May  2 16:49:16 2024
# Process ID: 21356
# Current directory: D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13356 D:\NanoProcessor Final\NanoProcessor - Code Crafters\NanoProcessor\NanoProcessor\NanoProcessor.xpr
# Log file: D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/vivado.log
# Journal file: D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.xpr}
INFO: [Project 1-313] Project file moved from 'D:/NanoProcessor Final/NanoProcessor- Final Implement/NanoProcessor/NanoProcessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Microprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Microprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_to_1_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_2_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/MUX_8_to_1_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/Import/Slow_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sim_1/new/TB_Microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Microprocessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 077b93c6ecce45ecbfaafd4afad2a3ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Microprocessor_behav xil_defaultlib.TB_Microprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor_4bit [adder_subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_3bit [mux_2_to_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_to_1_4bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_microprocessor
Built simulation snapshot TB_Microprocessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Microprocessor_behav -key {Behavioral:sim_1:Functional:TB_Microprocessor} -tclbatch {TB_Microprocessor.tcl} -view {{D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/TB_Microprocessor_behav1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {D:/NanoProcessor Final/NanoProcessor - Code Crafters/NanoProcessor/NanoProcessor/TB_Microprocessor_behav1.wcfg}
source TB_Microprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Microprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
