

================================================================
== Vivado HLS Report for 'subtract_max'
================================================================
* Date:           Wed Dec 28 18:55:48 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        softmax
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      4|        0|    1779|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     144|    -|
|Register         |        -|      -|      780|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      4|      780|    1923|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_195_p2                   |     *    |      4|  0|  20|          32|          32|
    |indvar_flatten_next_fu_206_p2     |     +    |      0|  0|  71|          64|           1|
    |iter_fu_231_p2                    |     +    |      0|  0|  39|           1|          32|
    |ret_V_2_10_i_fu_602_p2            |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_11_i_fu_620_p2            |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_12_i_fu_638_p2            |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_13_i_fu_656_p2            |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_14_i_fu_674_p2            |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_1_i_fu_422_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_2_i_fu_440_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_3_i_fu_458_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_4_i_fu_476_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_5_i_fu_494_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_6_i_fu_512_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_7_i_fu_530_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_8_i_fu_548_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_9_i_fu_566_p2             |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_i_31_fu_584_p2            |     -    |      0|  0|  39|          32|          32|
    |ret_V_2_i_fu_404_p2               |     -    |      0|  0|  39|          32|          32|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_201_p2        |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i2_fu_212_p2             |   icmp   |      0|  0|  20|          32|          32|
    |tmp_19_10_i_fu_597_p2             |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_11_i_fu_615_p2             |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_12_i_fu_633_p2             |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_13_i_fu_651_p2             |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_14_i_fu_669_p2             |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_1_i_fu_417_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_2_i_fu_435_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_3_i_fu_453_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_4_i_fu_471_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_5_i_fu_489_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_6_i_fu_507_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_7_i_fu_525_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_8_i_fu_543_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_9_i_fu_561_p2              |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_i_30_fu_579_p2             |   icmp   |      0|  0|  21|          32|          33|
    |tmp_19_i_fu_399_p2                |   icmp   |      0|  0|  21|          32|          33|
    |tmp_i_32_fu_225_p2                |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |iter_i_mid2_fu_217_p3             |  select  |      0|  0|  32|           1|           1|
    |tmp_10_fu_607_p3                  |  select  |      0|  0|  36|           1|          33|
    |tmp_11_fu_625_p3                  |  select  |      0|  0|  36|           1|          33|
    |tmp_12_fu_643_p3                  |  select  |      0|  0|  36|           1|          33|
    |tmp_13_fu_661_p3                  |  select  |      0|  0|  36|           1|          33|
    |tmp_14_fu_679_p3                  |  select  |      0|  0|  36|           1|          33|
    |tmp_1_fu_427_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_2_fu_445_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_3_fu_463_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_4_fu_481_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_5_fu_499_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_6_fu_517_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_7_fu_535_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_8_fu_553_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_9_fu_571_p3                   |  select  |      0|  0|  36|           1|          33|
    |tmp_fu_409_p3                     |  select  |      0|  0|  36|           1|          33|
    |tmp_s_fu_589_p3                   |  select  |      0|  0|  36|           1|          33|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0|1779|        1273|        1738|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |in_proc_1_V_V_blk_n         |   9|          2|    1|          2|
    |in_proc_1_iter_c_V_V_blk_n  |   9|          2|    1|          2|
    |in_proc_1_iter_r_V_V_blk_n  |   9|          2|    1|          2|
    |in_sub_max_V_V_blk_n        |   9|          2|    1|          2|
    |in_sub_max_c_V_V_blk_n      |   9|          2|    1|          2|
    |in_sub_max_r_V_V_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_167      |   9|          2|   64|        128|
    |iter_i_reg_178              |   9|          2|   32|         64|
    |max_input_V_V_blk_n         |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 144|         31|  108|        219|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |bound_reg_741                           |  64|   0|   64|          0|
    |exitcond_flatten_reg_746                |   1|   0|    1|          0|
    |exitcond_flatten_reg_746_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_167                  |  64|   0|   64|          0|
    |iter_i_reg_178                          |  32|   0|   32|          0|
    |p_Result_10_i_reg_830                   |  32|   0|   32|          0|
    |p_Result_13_i_reg_842                   |  32|   0|   32|          0|
    |p_Result_14_i_reg_848                   |  32|   0|   32|          0|
    |p_Result_15_i_reg_854                   |  32|   0|   32|          0|
    |p_Result_16_i_reg_836                   |  32|   0|   32|          0|
    |p_Result_1_i_reg_770                    |  32|   0|   32|          0|
    |p_Result_2_i_reg_776                    |  32|   0|   32|          0|
    |p_Result_3_i_reg_782                    |  32|   0|   32|          0|
    |p_Result_4_i_reg_788                    |  32|   0|   32|          0|
    |p_Result_5_i_reg_794                    |  32|   0|   32|          0|
    |p_Result_6_i_reg_800                    |  32|   0|   32|          0|
    |p_Result_7_i_reg_806                    |  32|   0|   32|          0|
    |p_Result_8_i_reg_812                    |  32|   0|   32|          0|
    |p_Result_9_i_reg_818                    |  32|   0|   32|          0|
    |p_Result_i_reg_824                      |  32|   0|   32|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |tmp_15_reg_764                          |  32|   0|   32|          0|
    |tmp_V_4_reg_736                         |  32|   0|   32|          0|
    |tmp_V_5_reg_730                         |  32|   0|   32|          0|
    |tmp_V_fu_116                            |  32|   0|   32|          0|
    |tmp_i_32_reg_755                        |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 780|   0|  780|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     subtract_max     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     subtract_max     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     subtract_max     | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |     subtract_max     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     subtract_max     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     subtract_max     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     subtract_max     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     subtract_max     | return value |
|start_out                    | out |    1| ap_ctrl_hs |     subtract_max     | return value |
|start_write                  | out |    1| ap_ctrl_hs |     subtract_max     | return value |
|in_sub_max_c_V_V_dout        |  in |   32|   ap_fifo  |   in_sub_max_c_V_V   |    pointer   |
|in_sub_max_c_V_V_empty_n     |  in |    1|   ap_fifo  |   in_sub_max_c_V_V   |    pointer   |
|in_sub_max_c_V_V_read        | out |    1|   ap_fifo  |   in_sub_max_c_V_V   |    pointer   |
|in_sub_max_r_V_V_dout        |  in |   32|   ap_fifo  |   in_sub_max_r_V_V   |    pointer   |
|in_sub_max_r_V_V_empty_n     |  in |    1|   ap_fifo  |   in_sub_max_r_V_V   |    pointer   |
|in_sub_max_r_V_V_read        | out |    1|   ap_fifo  |   in_sub_max_r_V_V   |    pointer   |
|in_proc_1_iter_r_V_V_din     | out |   32|   ap_fifo  | in_proc_1_iter_r_V_V |    pointer   |
|in_proc_1_iter_r_V_V_full_n  |  in |    1|   ap_fifo  | in_proc_1_iter_r_V_V |    pointer   |
|in_proc_1_iter_r_V_V_write   | out |    1|   ap_fifo  | in_proc_1_iter_r_V_V |    pointer   |
|in_proc_1_iter_c_V_V_din     | out |   32|   ap_fifo  | in_proc_1_iter_c_V_V |    pointer   |
|in_proc_1_iter_c_V_V_full_n  |  in |    1|   ap_fifo  | in_proc_1_iter_c_V_V |    pointer   |
|in_proc_1_iter_c_V_V_write   | out |    1|   ap_fifo  | in_proc_1_iter_c_V_V |    pointer   |
|max_input_V_V_dout           |  in |   32|   ap_fifo  |     max_input_V_V    |    pointer   |
|max_input_V_V_empty_n        |  in |    1|   ap_fifo  |     max_input_V_V    |    pointer   |
|max_input_V_V_read           | out |    1|   ap_fifo  |     max_input_V_V    |    pointer   |
|in_sub_max_V_V_dout          |  in |  512|   ap_fifo  |    in_sub_max_V_V    |    pointer   |
|in_sub_max_V_V_empty_n       |  in |    1|   ap_fifo  |    in_sub_max_V_V    |    pointer   |
|in_sub_max_V_V_read          | out |    1|   ap_fifo  |    in_sub_max_V_V    |    pointer   |
|in_proc_1_V_V_din            | out |  512|   ap_fifo  |     in_proc_1_V_V    |    pointer   |
|in_proc_1_V_V_full_n         |  in |    1|   ap_fifo  |     in_proc_1_V_V    |    pointer   |
|in_proc_1_V_V_write          | out |    1|   ap_fifo  |     in_proc_1_V_V    |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32"   --->   Operation 7 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_sub_max_c_V_V) nounwind" [top_incremental.cpp:154]   --->   Operation 8 'read' 'tmp_V_5' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_sub_max_r_V_V) nounwind" [top_incremental.cpp:155]   --->   Operation 9 'read' 'tmp_V_4' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_proc_1_iter_r_V_V, i32 %tmp_V_4) nounwind" [top_incremental.cpp:156]   --->   Operation 10 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_proc_1_iter_c_V_V, i32 %tmp_V_5) nounwind" [top_incremental.cpp:157]   --->   Operation 11 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @in_proc_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_proc_1_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_proc_1_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @in_sub_max_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_sub_max_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_sub_max_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @max_input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_V_4 to i64" [top_incremental.cpp:155]   --->   Operation 19 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_5 to i64" [top_incremental.cpp:154]   --->   Operation 20 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [top_incremental.cpp:154]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %.preheader.i" [top_incremental.cpp:160]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i_ifconv ]"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%iter_i = phi i32 [ 0, %entry ], [ %iter, %._crit_edge.i_ifconv ]"   --->   Operation 24 'phi' 'iter_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [top_incremental.cpp:154]   --->   Operation 25 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.08ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 26 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %subtract_max.exit, label %.preheader.i.preheader" [top_incremental.cpp:154]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.99ns)   --->   "%exitcond_i2 = icmp eq i32 %iter_i, %tmp_V_5" [top_incremental.cpp:162]   --->   Operation 28 'icmp' 'exitcond_i2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.44ns)   --->   "%iter_i_mid2 = select i1 %exitcond_i2, i32 0, i32 %iter_i" [top_incremental.cpp:162]   --->   Operation 29 'select' 'iter_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%tmp_i_32 = icmp eq i32 %iter_i_mid2, 0" [top_incremental.cpp:167]   --->   Operation 30 'icmp' 'tmp_i_32' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_i_32, label %0, label %._crit_edge.i_ifconv" [top_incremental.cpp:167]   --->   Operation 31 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.01ns)   --->   "%iter = add nsw i32 1, %iter_i_mid2" [top_incremental.cpp:162]   --->   Operation 32 'add' 'iter' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 33 [1/1] (1.83ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @max_input_V_V) nounwind" [top_incremental.cpp:168]   --->   Operation 33 'read' 'tmp_V_9' <Predicate = (tmp_i_32)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %tmp_V_9, i32* %tmp_V" [top_incremental.cpp:168]   --->   Operation 34 'store' <Predicate = (tmp_i_32)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.83ns)   --->   "%tmp_V_7 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* @in_sub_max_V_V) nounwind" [top_incremental.cpp:171]   --->   Operation 35 'read' 'tmp_V_7' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i512 %tmp_V_7 to i32" [top_incremental.cpp:174]   --->   Operation 36 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 32, i32 63) nounwind" [top_incremental.cpp:174]   --->   Operation 37 'partselect' 'p_Result_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 64, i32 95) nounwind" [top_incremental.cpp:174]   --->   Operation 38 'partselect' 'p_Result_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 96, i32 127) nounwind" [top_incremental.cpp:174]   --->   Operation 39 'partselect' 'p_Result_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 128, i32 159) nounwind" [top_incremental.cpp:174]   --->   Operation 40 'partselect' 'p_Result_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_5_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 160, i32 191) nounwind" [top_incremental.cpp:174]   --->   Operation 41 'partselect' 'p_Result_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 192, i32 223) nounwind" [top_incremental.cpp:174]   --->   Operation 42 'partselect' 'p_Result_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_7_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 224, i32 255) nounwind" [top_incremental.cpp:174]   --->   Operation 43 'partselect' 'p_Result_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_8_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 256, i32 287) nounwind" [top_incremental.cpp:174]   --->   Operation 44 'partselect' 'p_Result_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_9_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 288, i32 319) nounwind" [top_incremental.cpp:174]   --->   Operation 45 'partselect' 'p_Result_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 320, i32 351) nounwind" [top_incremental.cpp:174]   --->   Operation 46 'partselect' 'p_Result_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_10_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 352, i32 383) nounwind" [top_incremental.cpp:174]   --->   Operation 47 'partselect' 'p_Result_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_16_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 384, i32 415) nounwind" [top_incremental.cpp:174]   --->   Operation 48 'partselect' 'p_Result_16_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_13_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 416, i32 447) nounwind" [top_incremental.cpp:174]   --->   Operation 49 'partselect' 'p_Result_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_14_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 448, i32 479) nounwind" [top_incremental.cpp:174]   --->   Operation 50 'partselect' 'p_Result_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_15_i = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_V_7, i32 480, i32 511) nounwind" [top_incremental.cpp:174]   --->   Operation 51 'partselect' 'p_Result_15_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16) nounwind" [top_incremental.cpp:162]   --->   Operation 52 'specregionbegin' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [top_incremental.cpp:164]   --->   Operation 53 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge.i_ifconv" [top_incremental.cpp:169]   --->   Operation 54 'br' <Predicate = (tmp_i_32)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_load = load i32* %tmp_V"   --->   Operation 55 'load' 'tmp_V_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.99ns)   --->   "%tmp_19_i = icmp eq i32 %tmp_15, -2147483648" [top_incremental.cpp:175]   --->   Operation 56 'icmp' 'tmp_19_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.01ns)   --->   "%ret_V_2_i = sub i32 %tmp_15, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 57 'sub' 'ret_V_2_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.44ns)   --->   "%tmp = select i1 %tmp_19_i, i32 -2147483648, i32 %ret_V_2_i" [top_incremental.cpp:178]   --->   Operation 58 'select' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.99ns)   --->   "%tmp_19_1_i = icmp eq i32 %p_Result_1_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 59 'icmp' 'tmp_19_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.01ns)   --->   "%ret_V_2_1_i = sub i32 %p_Result_1_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 60 'sub' 'ret_V_2_1_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.44ns)   --->   "%tmp_1 = select i1 %tmp_19_1_i, i32 -2147483648, i32 %ret_V_2_1_i" [top_incremental.cpp:178]   --->   Operation 61 'select' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.99ns)   --->   "%tmp_19_2_i = icmp eq i32 %p_Result_2_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 62 'icmp' 'tmp_19_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.01ns)   --->   "%ret_V_2_2_i = sub i32 %p_Result_2_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 63 'sub' 'ret_V_2_2_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.44ns)   --->   "%tmp_2 = select i1 %tmp_19_2_i, i32 -2147483648, i32 %ret_V_2_2_i" [top_incremental.cpp:178]   --->   Operation 64 'select' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.99ns)   --->   "%tmp_19_3_i = icmp eq i32 %p_Result_3_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 65 'icmp' 'tmp_19_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.01ns)   --->   "%ret_V_2_3_i = sub i32 %p_Result_3_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 66 'sub' 'ret_V_2_3_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.44ns)   --->   "%tmp_3 = select i1 %tmp_19_3_i, i32 -2147483648, i32 %ret_V_2_3_i" [top_incremental.cpp:178]   --->   Operation 67 'select' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.99ns)   --->   "%tmp_19_4_i = icmp eq i32 %p_Result_4_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 68 'icmp' 'tmp_19_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.01ns)   --->   "%ret_V_2_4_i = sub i32 %p_Result_4_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 69 'sub' 'ret_V_2_4_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.44ns)   --->   "%tmp_4 = select i1 %tmp_19_4_i, i32 -2147483648, i32 %ret_V_2_4_i" [top_incremental.cpp:178]   --->   Operation 70 'select' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.99ns)   --->   "%tmp_19_5_i = icmp eq i32 %p_Result_5_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 71 'icmp' 'tmp_19_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.01ns)   --->   "%ret_V_2_5_i = sub i32 %p_Result_5_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 72 'sub' 'ret_V_2_5_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.44ns)   --->   "%tmp_5 = select i1 %tmp_19_5_i, i32 -2147483648, i32 %ret_V_2_5_i" [top_incremental.cpp:178]   --->   Operation 73 'select' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.99ns)   --->   "%tmp_19_6_i = icmp eq i32 %p_Result_6_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 74 'icmp' 'tmp_19_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.01ns)   --->   "%ret_V_2_6_i = sub i32 %p_Result_6_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 75 'sub' 'ret_V_2_6_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.44ns)   --->   "%tmp_6 = select i1 %tmp_19_6_i, i32 -2147483648, i32 %ret_V_2_6_i" [top_incremental.cpp:178]   --->   Operation 76 'select' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.99ns)   --->   "%tmp_19_7_i = icmp eq i32 %p_Result_7_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 77 'icmp' 'tmp_19_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.01ns)   --->   "%ret_V_2_7_i = sub i32 %p_Result_7_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 78 'sub' 'ret_V_2_7_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.44ns)   --->   "%tmp_7 = select i1 %tmp_19_7_i, i32 -2147483648, i32 %ret_V_2_7_i" [top_incremental.cpp:178]   --->   Operation 79 'select' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.99ns)   --->   "%tmp_19_8_i = icmp eq i32 %p_Result_8_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 80 'icmp' 'tmp_19_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.01ns)   --->   "%ret_V_2_8_i = sub i32 %p_Result_8_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 81 'sub' 'ret_V_2_8_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.44ns)   --->   "%tmp_8 = select i1 %tmp_19_8_i, i32 -2147483648, i32 %ret_V_2_8_i" [top_incremental.cpp:178]   --->   Operation 82 'select' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.99ns)   --->   "%tmp_19_9_i = icmp eq i32 %p_Result_9_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 83 'icmp' 'tmp_19_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.01ns)   --->   "%ret_V_2_9_i = sub i32 %p_Result_9_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 84 'sub' 'ret_V_2_9_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.44ns)   --->   "%tmp_9 = select i1 %tmp_19_9_i, i32 -2147483648, i32 %ret_V_2_9_i" [top_incremental.cpp:178]   --->   Operation 85 'select' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.99ns)   --->   "%tmp_19_i_30 = icmp eq i32 %p_Result_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 86 'icmp' 'tmp_19_i_30' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.01ns)   --->   "%ret_V_2_i_31 = sub i32 %p_Result_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 87 'sub' 'ret_V_2_i_31' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.44ns)   --->   "%tmp_s = select i1 %tmp_19_i_30, i32 -2147483648, i32 %ret_V_2_i_31" [top_incremental.cpp:178]   --->   Operation 88 'select' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.99ns)   --->   "%tmp_19_10_i = icmp eq i32 %p_Result_10_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 89 'icmp' 'tmp_19_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.01ns)   --->   "%ret_V_2_10_i = sub i32 %p_Result_10_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 90 'sub' 'ret_V_2_10_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.44ns)   --->   "%tmp_10 = select i1 %tmp_19_10_i, i32 -2147483648, i32 %ret_V_2_10_i" [top_incremental.cpp:178]   --->   Operation 91 'select' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.99ns)   --->   "%tmp_19_11_i = icmp eq i32 %p_Result_16_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 92 'icmp' 'tmp_19_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.01ns)   --->   "%ret_V_2_11_i = sub i32 %p_Result_16_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 93 'sub' 'ret_V_2_11_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.44ns)   --->   "%tmp_11 = select i1 %tmp_19_11_i, i32 -2147483648, i32 %ret_V_2_11_i" [top_incremental.cpp:178]   --->   Operation 94 'select' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.99ns)   --->   "%tmp_19_12_i = icmp eq i32 %p_Result_13_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 95 'icmp' 'tmp_19_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.01ns)   --->   "%ret_V_2_12_i = sub i32 %p_Result_13_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 96 'sub' 'ret_V_2_12_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.44ns)   --->   "%tmp_12 = select i1 %tmp_19_12_i, i32 -2147483648, i32 %ret_V_2_12_i" [top_incremental.cpp:178]   --->   Operation 97 'select' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%tmp_19_13_i = icmp eq i32 %p_Result_14_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 98 'icmp' 'tmp_19_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.01ns)   --->   "%ret_V_2_13_i = sub i32 %p_Result_14_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 99 'sub' 'ret_V_2_13_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.44ns)   --->   "%tmp_13 = select i1 %tmp_19_13_i, i32 -2147483648, i32 %ret_V_2_13_i" [top_incremental.cpp:178]   --->   Operation 100 'select' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.99ns)   --->   "%tmp_19_14_i = icmp eq i32 %p_Result_15_i, -2147483648" [top_incremental.cpp:175]   --->   Operation 101 'icmp' 'tmp_19_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.01ns)   --->   "%ret_V_2_14_i = sub i32 %p_Result_15_i, %tmp_V_load" [top_incremental.cpp:174]   --->   Operation 102 'sub' 'ret_V_2_14_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.44ns)   --->   "%tmp_14 = select i1 %tmp_19_14_i, i32 -2147483648, i32 %ret_V_2_14_i" [top_incremental.cpp:178]   --->   Operation 103 'select' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_14, i32 %tmp_13, i32 %tmp_12, i32 %tmp_11, i32 %tmp_10, i32 %tmp_s, i32 %tmp_9, i32 %tmp_8, i32 %tmp_7, i32 %tmp_6, i32 %tmp_5, i32 %tmp_4, i32 %tmp_3, i32 %tmp_2, i32 %tmp_1, i32 %tmp)" [top_incremental.cpp:178]   --->   Operation 104 'bitconcatenate' 'tmp_V_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* @in_proc_1_V_V, i512 %tmp_V_8) nounwind" [top_incremental.cpp:181]   --->   Operation 105 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_i) nounwind" [top_incremental.cpp:182]   --->   Operation 106 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader.i" [top_incremental.cpp:162]   --->   Operation 107 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_sub_max_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_sub_max_r_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_proc_1_iter_r_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_proc_1_iter_c_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ max_input_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_sub_max_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in_proc_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V               (alloca         ) [ 0011110]
tmp_V_5             (read           ) [ 0011110]
tmp_V_4             (read           ) [ 0010000]
StgValue_10         (write          ) [ 0000000]
StgValue_11         (write          ) [ 0000000]
StgValue_12         (specinterface  ) [ 0000000]
StgValue_13         (specinterface  ) [ 0000000]
StgValue_14         (specinterface  ) [ 0000000]
StgValue_15         (specinterface  ) [ 0000000]
StgValue_16         (specinterface  ) [ 0000000]
StgValue_17         (specinterface  ) [ 0000000]
StgValue_18         (specinterface  ) [ 0000000]
cast                (zext           ) [ 0000000]
cast1               (zext           ) [ 0000000]
bound               (mul            ) [ 0001110]
StgValue_22         (br             ) [ 0011110]
indvar_flatten      (phi            ) [ 0001000]
iter_i              (phi            ) [ 0001000]
exitcond_flatten    (icmp           ) [ 0001110]
indvar_flatten_next (add            ) [ 0011110]
StgValue_27         (br             ) [ 0000000]
exitcond_i2         (icmp           ) [ 0000000]
iter_i_mid2         (select         ) [ 0000000]
tmp_i_32            (icmp           ) [ 0001110]
StgValue_31         (br             ) [ 0000000]
iter                (add            ) [ 0011110]
tmp_V_9             (read           ) [ 0000000]
StgValue_34         (store          ) [ 0000000]
tmp_V_7             (read           ) [ 0000000]
tmp_15              (trunc          ) [ 0001010]
p_Result_1_i        (partselect     ) [ 0001010]
p_Result_2_i        (partselect     ) [ 0001010]
p_Result_3_i        (partselect     ) [ 0001010]
p_Result_4_i        (partselect     ) [ 0001010]
p_Result_5_i        (partselect     ) [ 0001010]
p_Result_6_i        (partselect     ) [ 0001010]
p_Result_7_i        (partselect     ) [ 0001010]
p_Result_8_i        (partselect     ) [ 0001010]
p_Result_9_i        (partselect     ) [ 0001010]
p_Result_i          (partselect     ) [ 0001010]
p_Result_10_i       (partselect     ) [ 0001010]
p_Result_16_i       (partselect     ) [ 0001010]
p_Result_13_i       (partselect     ) [ 0001010]
p_Result_14_i       (partselect     ) [ 0001010]
p_Result_15_i       (partselect     ) [ 0001010]
tmp_i               (specregionbegin) [ 0000000]
StgValue_53         (specpipeline   ) [ 0000000]
StgValue_54         (br             ) [ 0000000]
tmp_V_load          (load           ) [ 0000000]
tmp_19_i            (icmp           ) [ 0000000]
ret_V_2_i           (sub            ) [ 0000000]
tmp                 (select         ) [ 0000000]
tmp_19_1_i          (icmp           ) [ 0000000]
ret_V_2_1_i         (sub            ) [ 0000000]
tmp_1               (select         ) [ 0000000]
tmp_19_2_i          (icmp           ) [ 0000000]
ret_V_2_2_i         (sub            ) [ 0000000]
tmp_2               (select         ) [ 0000000]
tmp_19_3_i          (icmp           ) [ 0000000]
ret_V_2_3_i         (sub            ) [ 0000000]
tmp_3               (select         ) [ 0000000]
tmp_19_4_i          (icmp           ) [ 0000000]
ret_V_2_4_i         (sub            ) [ 0000000]
tmp_4               (select         ) [ 0000000]
tmp_19_5_i          (icmp           ) [ 0000000]
ret_V_2_5_i         (sub            ) [ 0000000]
tmp_5               (select         ) [ 0000000]
tmp_19_6_i          (icmp           ) [ 0000000]
ret_V_2_6_i         (sub            ) [ 0000000]
tmp_6               (select         ) [ 0000000]
tmp_19_7_i          (icmp           ) [ 0000000]
ret_V_2_7_i         (sub            ) [ 0000000]
tmp_7               (select         ) [ 0000000]
tmp_19_8_i          (icmp           ) [ 0000000]
ret_V_2_8_i         (sub            ) [ 0000000]
tmp_8               (select         ) [ 0000000]
tmp_19_9_i          (icmp           ) [ 0000000]
ret_V_2_9_i         (sub            ) [ 0000000]
tmp_9               (select         ) [ 0000000]
tmp_19_i_30         (icmp           ) [ 0000000]
ret_V_2_i_31        (sub            ) [ 0000000]
tmp_s               (select         ) [ 0000000]
tmp_19_10_i         (icmp           ) [ 0000000]
ret_V_2_10_i        (sub            ) [ 0000000]
tmp_10              (select         ) [ 0000000]
tmp_19_11_i         (icmp           ) [ 0000000]
ret_V_2_11_i        (sub            ) [ 0000000]
tmp_11              (select         ) [ 0000000]
tmp_19_12_i         (icmp           ) [ 0000000]
ret_V_2_12_i        (sub            ) [ 0000000]
tmp_12              (select         ) [ 0000000]
tmp_19_13_i         (icmp           ) [ 0000000]
ret_V_2_13_i        (sub            ) [ 0000000]
tmp_13              (select         ) [ 0000000]
tmp_19_14_i         (icmp           ) [ 0000000]
ret_V_2_14_i        (sub            ) [ 0000000]
tmp_14              (select         ) [ 0000000]
tmp_V_8             (bitconcatenate ) [ 0000000]
StgValue_105        (write          ) [ 0000000]
empty               (specregionend  ) [ 0000000]
StgValue_107        (br             ) [ 0011110]
StgValue_108        (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_sub_max_c_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sub_max_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_sub_max_r_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sub_max_r_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_proc_1_iter_r_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_proc_1_iter_r_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_proc_1_iter_c_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_proc_1_iter_c_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_input_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_input_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_sub_max_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sub_max_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_proc_1_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_proc_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_V_5_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_V_4_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_10_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_11_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_V_9_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_9/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_V_7_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="512" slack="0"/>
<pin id="156" dir="0" index="1" bw="512" slack="0"/>
<pin id="157" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_7/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_105_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="512" slack="0"/>
<pin id="163" dir="0" index="2" bw="512" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="iter_i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iter_i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="iter_i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_i/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cast1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="bound_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="exitcond_flatten_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten_next_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond_i2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="iter_i_mid2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iter_i_mid2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_i_32_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_32/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="iter_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="StgValue_34_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="3"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_15_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="512" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Result_1_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="512" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="7" slack="0"/>
<pin id="251" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Result_2_i_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="512" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="0" index="3" bw="8" slack="0"/>
<pin id="261" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_3_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="512" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="0" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_4_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="512" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="0" index="3" bw="9" slack="0"/>
<pin id="281" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_5_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="512" slack="0"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="0" index="3" bw="9" slack="0"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_6_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="512" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="0" index="3" bw="9" slack="0"/>
<pin id="301" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_7_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="512" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="0" index="3" bw="9" slack="0"/>
<pin id="311" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_i/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Result_8_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="512" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="0" index="3" bw="10" slack="0"/>
<pin id="321" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Result_9_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="512" slack="0"/>
<pin id="329" dir="0" index="2" bw="10" slack="0"/>
<pin id="330" dir="0" index="3" bw="10" slack="0"/>
<pin id="331" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_i/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="512" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="0"/>
<pin id="340" dir="0" index="3" bw="10" slack="0"/>
<pin id="341" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Result_10_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="512" slack="0"/>
<pin id="349" dir="0" index="2" bw="10" slack="0"/>
<pin id="350" dir="0" index="3" bw="10" slack="0"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_i/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_16_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="10" slack="0"/>
<pin id="360" dir="0" index="3" bw="10" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_13_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="0" index="3" bw="10" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Result_14_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="512" slack="0"/>
<pin id="379" dir="0" index="2" bw="10" slack="0"/>
<pin id="380" dir="0" index="3" bw="10" slack="0"/>
<pin id="381" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_i/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_15_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="512" slack="0"/>
<pin id="389" dir="0" index="2" bw="10" slack="0"/>
<pin id="390" dir="0" index="3" bw="10" slack="0"/>
<pin id="391" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_i/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_V_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="4"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_19_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="ret_V_2_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_i/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_19_1_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1_i/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ret_V_2_1_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_1_i/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_19_2_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_2_i/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="ret_V_2_2_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_2_i/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_19_3_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_3_i/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ret_V_2_3_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_3_i/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_19_4_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_4_i/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="ret_V_2_4_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_4_i/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_19_5_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_5_i/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="ret_V_2_5_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_5_i/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_19_6_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_6_i/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="ret_V_2_6_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_6_i/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_19_7_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_7_i/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="ret_V_2_7_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_7_i/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_7_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_19_8_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_8_i/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="ret_V_2_8_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_8_i/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_8_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_19_9_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_9_i/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="ret_V_2_9_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_9_i/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_19_i_30_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i_30/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="ret_V_2_i_31_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_i_31/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_s_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_19_10_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_10_i/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ret_V_2_10_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_10_i/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_10_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_19_11_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_11_i/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="ret_V_2_11_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_11_i/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_11_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_19_12_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_12_i/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="ret_V_2_12_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_12_i/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_12_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_19_13_i_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_13_i/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="ret_V_2_13_i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_13_i/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_13_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_19_14_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_14_i/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="ret_V_2_14_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2_14_i/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_14_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="32" slack="0"/>
<pin id="683" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_V_8_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="512" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="0" index="3" bw="32" slack="0"/>
<pin id="692" dir="0" index="4" bw="32" slack="0"/>
<pin id="693" dir="0" index="5" bw="32" slack="0"/>
<pin id="694" dir="0" index="6" bw="32" slack="0"/>
<pin id="695" dir="0" index="7" bw="32" slack="0"/>
<pin id="696" dir="0" index="8" bw="32" slack="0"/>
<pin id="697" dir="0" index="9" bw="32" slack="0"/>
<pin id="698" dir="0" index="10" bw="32" slack="0"/>
<pin id="699" dir="0" index="11" bw="32" slack="0"/>
<pin id="700" dir="0" index="12" bw="32" slack="0"/>
<pin id="701" dir="0" index="13" bw="32" slack="0"/>
<pin id="702" dir="0" index="14" bw="32" slack="0"/>
<pin id="703" dir="0" index="15" bw="32" slack="0"/>
<pin id="704" dir="0" index="16" bw="32" slack="0"/>
<pin id="705" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_8/5 "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_V_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="3"/>
<pin id="726" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_V_5_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_V_4_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="741" class="1005" name="bound_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="746" class="1005" name="exitcond_flatten_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="750" class="1005" name="indvar_flatten_next_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_i_32_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_32 "/>
</bind>
</comp>

<comp id="759" class="1005" name="iter_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_15_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="770" class="1005" name="p_Result_1_i_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="p_Result_2_i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i "/>
</bind>
</comp>

<comp id="782" class="1005" name="p_Result_3_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_i "/>
</bind>
</comp>

<comp id="788" class="1005" name="p_Result_4_i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4_i "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_Result_5_i_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5_i "/>
</bind>
</comp>

<comp id="800" class="1005" name="p_Result_6_i_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6_i "/>
</bind>
</comp>

<comp id="806" class="1005" name="p_Result_7_i_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7_i "/>
</bind>
</comp>

<comp id="812" class="1005" name="p_Result_8_i_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="p_Result_9_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9_i "/>
</bind>
</comp>

<comp id="824" class="1005" name="p_Result_i_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="830" class="1005" name="p_Result_10_i_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10_i "/>
</bind>
</comp>

<comp id="836" class="1005" name="p_Result_16_i_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_Result_13_i_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_i "/>
</bind>
</comp>

<comp id="848" class="1005" name="p_Result_14_i_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14_i "/>
</bind>
</comp>

<comp id="854" class="1005" name="p_Result_15_i_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="126" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="120" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="112" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="189" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="171" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="171" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="182" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="182" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="217" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="148" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="154" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="154" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="154" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="154" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="154" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="154" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="154" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="154" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="154" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="154" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="154" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="76" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="78" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="154" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="80" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="154" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="84" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="154" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="88" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="90" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="154" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="154" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="96" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="98" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="403"><net_src comp="108" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="396" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="399" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="108" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="108" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="396" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="417" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="108" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="108" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="396" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="435" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="108" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="108" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="396" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="453" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="108" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="108" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="396" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="471" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="108" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="476" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="108" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="396" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="489" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="108" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="108" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="396" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="507" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="108" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="108" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="396" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="525" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="108" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="108" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="396" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="543" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="108" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="108" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="396" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="561" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="108" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="108" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="396" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="579" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="108" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="108" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="396" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="597" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="108" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="396" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="615" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="108" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="108" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="396" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="633" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="108" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="108" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="396" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="651" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="108" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="108" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="396" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="669" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="108" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="679" pin=2"/></net>

<net id="706"><net_src comp="110" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="707"><net_src comp="679" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="708"><net_src comp="661" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="709"><net_src comp="643" pin="3"/><net_sink comp="687" pin=3"/></net>

<net id="710"><net_src comp="625" pin="3"/><net_sink comp="687" pin=4"/></net>

<net id="711"><net_src comp="607" pin="3"/><net_sink comp="687" pin=5"/></net>

<net id="712"><net_src comp="589" pin="3"/><net_sink comp="687" pin=6"/></net>

<net id="713"><net_src comp="571" pin="3"/><net_sink comp="687" pin=7"/></net>

<net id="714"><net_src comp="553" pin="3"/><net_sink comp="687" pin=8"/></net>

<net id="715"><net_src comp="535" pin="3"/><net_sink comp="687" pin=9"/></net>

<net id="716"><net_src comp="517" pin="3"/><net_sink comp="687" pin=10"/></net>

<net id="717"><net_src comp="499" pin="3"/><net_sink comp="687" pin=11"/></net>

<net id="718"><net_src comp="481" pin="3"/><net_sink comp="687" pin=12"/></net>

<net id="719"><net_src comp="463" pin="3"/><net_sink comp="687" pin=13"/></net>

<net id="720"><net_src comp="445" pin="3"/><net_sink comp="687" pin=14"/></net>

<net id="721"><net_src comp="427" pin="3"/><net_sink comp="687" pin=15"/></net>

<net id="722"><net_src comp="409" pin="3"/><net_sink comp="687" pin=16"/></net>

<net id="723"><net_src comp="687" pin="17"/><net_sink comp="160" pin=2"/></net>

<net id="727"><net_src comp="116" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="733"><net_src comp="120" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="739"><net_src comp="126" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="744"><net_src comp="195" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="749"><net_src comp="201" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="206" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="758"><net_src comp="225" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="231" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="767"><net_src comp="242" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="773"><net_src comp="246" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="779"><net_src comp="256" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="785"><net_src comp="266" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="791"><net_src comp="276" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="797"><net_src comp="286" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="803"><net_src comp="296" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="809"><net_src comp="306" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="815"><net_src comp="316" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="821"><net_src comp="326" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="827"><net_src comp="336" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="833"><net_src comp="346" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="839"><net_src comp="356" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="845"><net_src comp="366" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="851"><net_src comp="376" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="857"><net_src comp="386" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="674" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_sub_max_c_V_V | {}
	Port: in_sub_max_r_V_V | {}
	Port: in_proc_1_iter_r_V_V | {1 }
	Port: in_proc_1_iter_c_V_V | {1 }
	Port: max_input_V_V | {}
	Port: in_sub_max_V_V | {}
	Port: in_proc_1_V_V | {5 }
 - Input state : 
	Port: subtract_max : in_sub_max_c_V_V | {1 }
	Port: subtract_max : in_sub_max_r_V_V | {1 }
	Port: subtract_max : in_proc_1_iter_r_V_V | {}
	Port: subtract_max : in_proc_1_iter_c_V_V | {}
	Port: subtract_max : max_input_V_V | {4 }
	Port: subtract_max : in_sub_max_V_V | {4 }
	Port: subtract_max : in_proc_1_V_V | {}
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_27 : 2
		exitcond_i2 : 1
		iter_i_mid2 : 2
		tmp_i_32 : 3
		StgValue_31 : 4
		iter : 3
	State 4
	State 5
		ret_V_2_i : 1
		tmp : 2
		ret_V_2_1_i : 1
		tmp_1 : 2
		ret_V_2_2_i : 1
		tmp_2 : 2
		ret_V_2_3_i : 1
		tmp_3 : 2
		ret_V_2_4_i : 1
		tmp_4 : 2
		ret_V_2_5_i : 1
		tmp_5 : 2
		ret_V_2_6_i : 1
		tmp_6 : 2
		ret_V_2_7_i : 1
		tmp_7 : 2
		ret_V_2_8_i : 1
		tmp_8 : 2
		ret_V_2_9_i : 1
		tmp_9 : 2
		ret_V_2_i_31 : 1
		tmp_s : 2
		ret_V_2_10_i : 1
		tmp_10 : 2
		ret_V_2_11_i : 1
		tmp_11 : 2
		ret_V_2_12_i : 1
		tmp_12 : 2
		ret_V_2_13_i : 1
		tmp_13 : 2
		ret_V_2_14_i : 1
		tmp_14 : 2
		tmp_V_8 : 3
		StgValue_105 : 4
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      ret_V_2_i_fu_404      |    0    |    0    |    39   |
|          |     ret_V_2_1_i_fu_422     |    0    |    0    |    39   |
|          |     ret_V_2_2_i_fu_440     |    0    |    0    |    39   |
|          |     ret_V_2_3_i_fu_458     |    0    |    0    |    39   |
|          |     ret_V_2_4_i_fu_476     |    0    |    0    |    39   |
|          |     ret_V_2_5_i_fu_494     |    0    |    0    |    39   |
|          |     ret_V_2_6_i_fu_512     |    0    |    0    |    39   |
|    sub   |     ret_V_2_7_i_fu_530     |    0    |    0    |    39   |
|          |     ret_V_2_8_i_fu_548     |    0    |    0    |    39   |
|          |     ret_V_2_9_i_fu_566     |    0    |    0    |    39   |
|          |     ret_V_2_i_31_fu_584    |    0    |    0    |    39   |
|          |     ret_V_2_10_i_fu_602    |    0    |    0    |    39   |
|          |     ret_V_2_11_i_fu_620    |    0    |    0    |    39   |
|          |     ret_V_2_12_i_fu_638    |    0    |    0    |    39   |
|          |     ret_V_2_13_i_fu_656    |    0    |    0    |    39   |
|          |     ret_V_2_14_i_fu_674    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |     iter_i_mid2_fu_217     |    0    |    0    |    32   |
|          |         tmp_fu_409         |    0    |    0    |    32   |
|          |        tmp_1_fu_427        |    0    |    0    |    32   |
|          |        tmp_2_fu_445        |    0    |    0    |    32   |
|          |        tmp_3_fu_463        |    0    |    0    |    32   |
|          |        tmp_4_fu_481        |    0    |    0    |    32   |
|          |        tmp_5_fu_499        |    0    |    0    |    32   |
|          |        tmp_6_fu_517        |    0    |    0    |    32   |
|  select  |        tmp_7_fu_535        |    0    |    0    |    32   |
|          |        tmp_8_fu_553        |    0    |    0    |    32   |
|          |        tmp_9_fu_571        |    0    |    0    |    32   |
|          |        tmp_s_fu_589        |    0    |    0    |    32   |
|          |        tmp_10_fu_607       |    0    |    0    |    32   |
|          |        tmp_11_fu_625       |    0    |    0    |    32   |
|          |        tmp_12_fu_643       |    0    |    0    |    32   |
|          |        tmp_13_fu_661       |    0    |    0    |    32   |
|          |        tmp_14_fu_679       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_201  |    0    |    0    |    29   |
|          |     exitcond_i2_fu_212     |    0    |    0    |    20   |
|          |       tmp_i_32_fu_225      |    0    |    0    |    20   |
|          |       tmp_19_i_fu_399      |    0    |    0    |    20   |
|          |      tmp_19_1_i_fu_417     |    0    |    0    |    20   |
|          |      tmp_19_2_i_fu_435     |    0    |    0    |    20   |
|          |      tmp_19_3_i_fu_453     |    0    |    0    |    20   |
|          |      tmp_19_4_i_fu_471     |    0    |    0    |    20   |
|          |      tmp_19_5_i_fu_489     |    0    |    0    |    20   |
|   icmp   |      tmp_19_6_i_fu_507     |    0    |    0    |    20   |
|          |      tmp_19_7_i_fu_525     |    0    |    0    |    20   |
|          |      tmp_19_8_i_fu_543     |    0    |    0    |    20   |
|          |      tmp_19_9_i_fu_561     |    0    |    0    |    20   |
|          |     tmp_19_i_30_fu_579     |    0    |    0    |    20   |
|          |     tmp_19_10_i_fu_597     |    0    |    0    |    20   |
|          |     tmp_19_11_i_fu_615     |    0    |    0    |    20   |
|          |     tmp_19_12_i_fu_633     |    0    |    0    |    20   |
|          |     tmp_19_13_i_fu_651     |    0    |    0    |    20   |
|          |     tmp_19_14_i_fu_669     |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_206 |    0    |    0    |    71   |
|          |         iter_fu_231        |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    mul   |        bound_fu_195        |    4    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_V_5_read_fu_120    |    0    |    0    |    0    |
|   read   |     tmp_V_4_read_fu_126    |    0    |    0    |    0    |
|          |     tmp_V_9_read_fu_148    |    0    |    0    |    0    |
|          |     tmp_V_7_read_fu_154    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  StgValue_10_write_fu_132  |    0    |    0    |    0    |
|   write  |  StgValue_11_write_fu_140  |    0    |    0    |    0    |
|          |  StgValue_105_write_fu_160 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |         cast_fu_189        |    0    |    0    |    0    |
|          |        cast1_fu_192        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_15_fu_242       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_Result_1_i_fu_246    |    0    |    0    |    0    |
|          |     p_Result_2_i_fu_256    |    0    |    0    |    0    |
|          |     p_Result_3_i_fu_266    |    0    |    0    |    0    |
|          |     p_Result_4_i_fu_276    |    0    |    0    |    0    |
|          |     p_Result_5_i_fu_286    |    0    |    0    |    0    |
|          |     p_Result_6_i_fu_296    |    0    |    0    |    0    |
|          |     p_Result_7_i_fu_306    |    0    |    0    |    0    |
|partselect|     p_Result_8_i_fu_316    |    0    |    0    |    0    |
|          |     p_Result_9_i_fu_326    |    0    |    0    |    0    |
|          |      p_Result_i_fu_336     |    0    |    0    |    0    |
|          |    p_Result_10_i_fu_346    |    0    |    0    |    0    |
|          |    p_Result_16_i_fu_356    |    0    |    0    |    0    |
|          |    p_Result_13_i_fu_366    |    0    |    0    |    0    |
|          |    p_Result_14_i_fu_376    |    0    |    0    |    0    |
|          |    p_Result_15_i_fu_386    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|       tmp_V_8_fu_687       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   1687  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       bound_reg_741       |   64   |
|  exitcond_flatten_reg_746 |    1   |
|indvar_flatten_next_reg_750|   64   |
|   indvar_flatten_reg_167  |   64   |
|       iter_i_reg_178      |   32   |
|        iter_reg_759       |   32   |
|   p_Result_10_i_reg_830   |   32   |
|   p_Result_13_i_reg_842   |   32   |
|   p_Result_14_i_reg_848   |   32   |
|   p_Result_15_i_reg_854   |   32   |
|   p_Result_16_i_reg_836   |   32   |
|    p_Result_1_i_reg_770   |   32   |
|    p_Result_2_i_reg_776   |   32   |
|    p_Result_3_i_reg_782   |   32   |
|    p_Result_4_i_reg_788   |   32   |
|    p_Result_5_i_reg_794   |   32   |
|    p_Result_6_i_reg_800   |   32   |
|    p_Result_7_i_reg_806   |   32   |
|    p_Result_8_i_reg_812   |   32   |
|    p_Result_9_i_reg_818   |   32   |
|     p_Result_i_reg_824    |   32   |
|       tmp_15_reg_764      |   32   |
|      tmp_V_4_reg_736      |   32   |
|      tmp_V_5_reg_730      |   32   |
|       tmp_V_reg_724       |   32   |
|      tmp_i_32_reg_755     |    1   |
+---------------------------+--------+
|           Total           |   866  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |  1687  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   866  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   866  |  1687  |
+-----------+--------+--------+--------+
