# Compile of Adder_Subtractor_4bit.vhd was successful.
# Compile of tb_adder_subtractor.vhd was successful.
vsim work.tb_adder_subtractor
# vsim work.tb_adder_subtractor 
# Start time: 22:23:37 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_adder_subtractor(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder_subtractor_4bit(structure)
# ** Warning: (vsim-3473) Component instance "UUT : RIPPLE4_ADDER" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_adder_subtractor/UUT File: C:/Users/bigbo/Desktop/hw lab/lab1/ex3 & 4/Adder_Subtractor_4bit.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_adder_subtractor/UUT/Result, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_adder_subtractor/Result.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_adder_subtractor/UUT/Cout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_adder_subtractor/Cout.
add wave -position insertpoint sim:/tb_adder_subtractor/*
run
quit -sim
# End time: 22:24:06 on Apr 09,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 10
# Compile of MY_HALFADDER.vhd was successful.
# Compile of MY_FULLADDER.vhd was successful.
# Compile of RIPPLE4_ADDER.vhd was successful.
# Compile of GENERIC_RIPPLE_ADDER.vhd was successful.
# Compile of Adder_Subtractor_4bit.vhd was successful.
# Compile of tb_adder_subtractor.vhd was successful.
vsim work.tb_adder_subtractor
# vsim work.tb_adder_subtractor 
# Start time: 22:27:06 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_adder_subtractor(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder_subtractor_4bit(structure)
# Loading work.ripple4_adder(structure)
# Loading work.my_fulladder(structural)
# Loading work.my_halfadder(behavior)
add wave -position insertpoint sim:/tb_adder_subtractor/*
run
run
run
run
run
run
quit -sim
# End time: 22:27:42 on Apr 09,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 11
