INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/HW/Lab3_3200105278_comOrg/Mul_Div/Mul_Div.srcs/sources_1/new/Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div32
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/OLab/HW/Lab3_3200105278_comOrg/Mul_Div/Mul_Div.srcs/sources_1/new/Div.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/HW/Lab3_3200105278_comOrg/Mul_Div/Mul_Div.srcs/sim_1/new/Div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_tb
