WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547208 heartbeat IPC: 3.92587 cumulative IPC: 3.92587 (Simulation time: 0 hr 1 min 51 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547209 cumulative IPC: 3.92587 (Simulation time: 0 hr 1 min 51 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547209 (Simulation time: 0 hr 1 min 51 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7366079 heartbeat IPC: 2.07518 cumulative IPC: 2.07518 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13764281 heartbeat IPC: 1.56294 cumulative IPC: 1.783 (Simulation time: 0 hr 8 min 16 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19390825 heartbeat IPC: 1.77729 cumulative IPC: 1.7811 (Simulation time: 0 hr 11 min 16 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24934029 heartbeat IPC: 1.80402 cumulative IPC: 1.78677 (Simulation time: 0 hr 14 min 26 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 31028963 heartbeat IPC: 1.64071 cumulative IPC: 1.75551 (Simulation time: 0 hr 17 min 0 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 28481755 cumulative IPC: 1.75551 (Simulation time: 0 hr 17 min 0 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 28481755 (Simulation time: 0 hr 17 min 0 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75551 instructions: 50000001 cycles: 28481755
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 31.0528
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723370  HIT:     496209  MISS:     227161
LLC LOAD         ACCESS:     307760  HIT:     207500  MISS:     100260
LLC RFO          ACCESS:     264594  HIT:     137795  MISS:     126799
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     150908  HIT:     150908  MISS:          0
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 230.998 cycles
cpu0_DTLB TOTAL       ACCESS:    9417277  HIT:    9343410  MISS:      73867
cpu0_DTLB LOAD         ACCESS:    9417277  HIT:    9343410  MISS:      73867
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.68245 cycles
cpu0_ITLB TOTAL       ACCESS:       9479  HIT:       9457  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9479  HIT:       9457  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 125.5 cycles
cpu0_L1D TOTAL       ACCESS:   11322899  HIT:    6147898  MISS:    5175001
cpu0_L1D LOAD         ACCESS:    7531914  HIT:    4495505  MISS:    3036409
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3789843  HIT:    1651666  MISS:    2138177
cpu0_L1D TRANSLATION  ACCESS:       1142  HIT:        727  MISS:        415
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.232 cycles
cpu0_L1I TOTAL       ACCESS:      12925  HIT:       9026  MISS:       3899
cpu0_L1I LOAD         ACCESS:      12925  HIT:       9026  MISS:       3899
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 86.2676 cycles
cpu0_L2C TOTAL       ACCESS:    1261601  HIT:     689067  MISS:     572534
cpu0_L2C LOAD         ACCESS:     630707  HIT:     322942  MISS:     307765
cpu0_L2C RFO          ACCESS:     279525  HIT:      14929  MISS:     264596
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351234  HIT:     351169  MISS:         65
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.074 cycles
cpu0_STLB TOTAL       ACCESS:      15744  HIT:      14887  MISS:        857
cpu0_STLB LOAD         ACCESS:      15744  HIT:      14887  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 258.437 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     142439
  ROW_BUFFER_MISS:      84400
 AVG DBUS CONGESTED CYCLE:    3.92618
 WQ ROW_BUFFER_HIT:      11598
  ROW_BUFFER_MISS:      35957  FULL:          0

