module SR_LATCH(S,R,Q,Q_BAR );
input S,R;
output  Q,Q_BAR;
assign Q=~(R|Q_BAR);
assign Q_BAR=~(S|Q);

endmodule


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
module SR_LATCH_TB();
reg S,R;
wire Q,Q_BAR;
SR_LATCH DUT(S,R,Q,Q_BAR);
initial
begin
S=0;R=0;
#5 S=0;R=1;
#5 S=1;R=0;
#5 S=1;R=1;
#5 $finish;
end
endmodule
