

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Enable Signal Generation</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Enable Signal Generation">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Enable Signal Generation" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="EnableSignalGeneration"
		  data-hnd-context="505"
		  data-hnd-title="Enable Signal Generation"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="ParameterizationofReaddataconstr.html" title="Parameterization of  Read data construct" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Block_sizeparameterinSystemVeril.html" title="Block_size parameter in SystemVerilog." role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Enable Signal Generation</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts523">Ena</span><a name="rtl_reg_enb"></a><span class="rvts523">ble for Register</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36">In IDS a &lt;reg_name&gt;_enb output port is used to determine on which register the data is written from SW side, i.e., when the field is HW writeable and is designated as "&lt;reg&gt;_&lt;field&gt;_in_enb," it creates an input enable signal on the hardware interface if true. When applied at the top, if false, prevents the creation of the "&lt;reg&gt;_&lt;field&gt;_in_enb" signal for the entire regmap.</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps35"><span class="rvts34">Property:</span></p>
<p class="rvps2"><span class="rvts31">rtl.reg_enb</span><span class="rvts176">= &lt;true/false&gt;</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_reg_enb/rtl_reg_enb.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_reg_enb/rtl_reg_enb.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_reg_enb/rtl_reg_enb.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_reg_enb/rtl_reg_enb.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 702px; height : 203px; padding : 1px;" src="lib/NewItem4788.png"></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 680px; height : 163px; padding : 1px;" src="lib/NewItem4789.png"></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts389">SystemRDL</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps2"><span class="rvts387">property rtl_reg_enb {type =boolean; component = addrmap|reg ; };</span></p>
<p class="rvps2"><span class="rvts387">&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">addrmap block_top {</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; name &nbsp;= "block_top Address Map";</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; reg reg_1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp;</span><span class="rvts1338">rtl_reg_enb = false ;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; } R1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts387">&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; reg_1 reg_1 @0x0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts389">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts387">module block_top_ids( &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // REGISTER : REG_1 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; </span><span class="rvts388">reg_1_enb</span><span class="rvts387">,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; reg_1_R1_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; reg_1_R1_in_enb,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; reg_1_R1_r,</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // REGISTER &nbsp;: REG_1 SIGNALS</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; wire reg_1_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; wire reg_1_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; </span><span class="rvts388">output reg_1_enb; // REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps22"><span class="rvts388">assign reg_1_enb = reg_1_wr_valid;</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_R1_q &lt;= 32'd0;</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">.</span></p>
<p class="rvps2"><span class="rvts387">endmodule</span></p>
<p class="rvps2"><span class="rvts388"><br/></span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts523">Enab</span><a name="rtl_field_enb"></a><span class="rvts523">le for Field</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36">For getting the similar behavior for field, i.e., an output enable signal for determining on which field the data is being written from SW side</span><span class="rvts34">, we can use the property </span><span class="rvts36">&nbsp;“</span><span class="rvts31">rtl.field_enb</span><span class="rvts36">”. This property works hierarchically with </span><span class="rvts36">value </span><span class="rvts36">as</span><span class="rvts34"> true/false. By default, it is false. This property will work with or without the multi-out option.</span></p>
<p class="rvps2"><span class="rvts600"><br/></span></p>
<p class="rvps35"><span class="rvts34">Property:</span></p>
<p class="rvps2"><span class="rvts31">rtl.field_enb</span><span class="rvts176">= &lt;true/false&gt;</span><span class="rvts600">&nbsp;</span></p>
<p class="rvps2"><span class="rvts600"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_field_enb/rtl_field_enb.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_field_enb/rtl_field_enb.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_field_enb/rtl_field_enb.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_field_enb/rtl_field_enb.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts600"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 660px; height : 384px; padding : 1px;" src="lib/NewItem4992.png"></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 571px; height : 268px; padding : 1px;" src="lib/NewItem4993.png"></p>
<p class="rvps2"><span class="rvts386">SystemRDL</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts370">property rtl_field_enb {type =boolean; component = addrmap|regfile|reg|field ; };</span></p>
<p class="rvps2"><span class="rvts370">property registered {type =string; component = reg | field ; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts370">addrmap block_1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; name &nbsp;= "block_1 Address Map";</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg Reg1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; </span><span class="rvts373">rtl_field_enb</span><span class="rvts370"> = true ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } F1[31:16] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; </span><span class="rvts373">rtl_field_enb</span><span class="rvts370"> = true ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } F2[15:0] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg Reg2 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;</span><span class="rvts373">rtl_field_enb</span><span class="rvts370"> = true ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;registered = "false" ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; registered = "false" ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } F1[31:16] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; registered = "false" ;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } F2[15:0] = 16'h0;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; Reg1 Reg1 @0x0;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; Reg2 Reg2 @0x4;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts389">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts370">// REGISTER : REG1 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F2_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F2_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F2_r,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_r,&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//&nbsp; port for fld_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">Reg1_F1_enb,</span></p>
<p class="rvps2"><span class="rvts1337">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">Reg1_F2_enb</span><span class="rvts370">,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : REG2 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F2_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F2_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F2_r,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_in_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_r,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//port for fld_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">Reg2_F1_enb,</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F2_enb,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//output signal for Reg1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output Reg1_enb; // REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg [15 : 0] Reg1_F2_q; // FIELD : F2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [16- 1 : 0] Reg1_F2_in;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input Reg1_F2_in_enb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output [15 : 0] Reg1_F2_r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg [15 : 0] Reg1_F1_q; // FIELD : F1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [16- 1 : 0] Reg1_F1_in;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input Reg1_F1_in_enb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output [15 : 0] Reg1_F1_r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// output port Reg1 port for fld_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">output&nbsp; Reg1_F1_enb;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;output&nbsp; Reg1_F2_enb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//output signal for Reg2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output Reg2_enb; // REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [15 : 0] Reg2_F2_q; // FIELD : F2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [16- 1 : 0] Reg2_F2_in;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input Reg2_F2_in_enb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output [15 : 0] Reg2_F2_r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;wire [15 : 0] Reg2_F1_q; // FIELD : F1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [16- 1 : 0] Reg2_F1_in;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input Reg2_F1_in_enb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output [15 : 0] Reg2_F1_r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// output port Reg2 port for fld_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">output&nbsp; Reg2_F1_enb;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;output&nbsp; Reg2_F2_enb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//assign for Reg1_F2_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign Reg1_F2_enb= Reg2_wr_valid &amp;&amp; (|reg_enb[15:0]); //code for fld_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Reg1_F2_r = Reg1_F2_q; // Field : F2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//assign for Reg1_F1_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;assign Reg1_F1_enb= Reg2_wr_valid &amp;&amp; (|reg_enb[31:16]); //change for fld_enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Reg1_F1_r = Reg1_F1_q; // Field : F1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Reg1_rd_data&nbsp; = Reg1_rd_valid ? {Reg1_F1_q, Reg1_F2_q} : 32'd0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;//assign for Reg2_F2_enb&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts373">&nbsp;assign Reg2_F2_enb = Reg2_wr_valid &amp;&amp; (|reg_enb[15:0]); //code for fld enb</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Reg2_F2_q = Reg2_F2_in_enb ? Reg2_F2_in : (Reg2_wr_valid ? (wr_data [15 : 0] </span><span class="rvts373">&nbsp;&amp;&amp; reg_enb[15:0])</span><span class="rvts370">&nbsp; &nbsp; : Reg2_F2_in);&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;assign Reg2_F2_r = Reg2_F2_q; // Field : F2</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;//assign for Reg2_F1</span><span class="rvts430">_enb</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;assign Reg2_F1_enb = Reg2_wr_valid &amp;&amp; (|reg_enb[31:16]);&nbsp; //change for fld_enb&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;assign Reg2_F1_q = Reg2_F1_in_enb ? Reg2_F1_in : (Reg2_wr_valid ? (wr_data [31 : 16]</span><span class="rvts373"> &amp;&amp; reg_enb[31:16]</span><span class="rvts370">) : Reg2_F1_in);</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;assign Reg2_F1_r = Reg2_F1_q; // Field : F1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;assign Reg2_rd_data&nbsp; = Reg2_rd_valid ? {Reg2_F1_q, Reg2_F2_q} : 32'd0;</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><a name="vhdl"></a><span class="rvts389">Generated VHDL Output</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts35">&nbsp;</span><span class="rvts34">Signals for different fields in record :&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type block1_enb_outrec is record</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--: REG1</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 :&nbsp; std_logic;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--: REG1_F1</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_F1 :&nbsp; std_logic;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--: REG1_F2</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_F2 :&nbsp; std_logic;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end record;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">reg_out_enb.reg1_F1 &lt;= '1'&nbsp; when wr_valid_reg1 = '1'&nbsp; and (or_reduce (reg_enb&nbsp; (31 downto 16))) =&nbsp; '1' else '0';</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">reg_out_enb.reg1_F2 &lt;= '1'&nbsp; when wr_valid_reg1 = '1'&nbsp; and (or_reduce (reg_enb&nbsp; (15 downto 0))) =&nbsp; '1' else '0';</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note:</span><span class="rvts6"> </span><span class="rvts118">For generating the vhdl output, it is mandatory to use the </span><span class="rvts55">-fast_vhdl switch.</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts126">rtl_hw</span><a name="rtl_hw_enb"></a><span class="rvts126">_enb</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_enb/rtl_hw_enb.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_enb/rtl_hw_enb.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_enb/rtl_hw_enb.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_enb/rtl_hw_enb.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 774px; height : 183px; padding : 1px;" src="lib/NewItem4822.png"></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 763px; height : 167px; padding : 1px;" src="lib/NewItem4823.png"></p>
<p class="rvps3"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts389">SystemRDL</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts430">property rtl_hw_enb {type =boolean; component = addrmap|reg|field ; };</span></p>
<p class="rvps2"><span class="rvts430">property rtl_precedence {type =string; component = addrmap|regfile|reg|field ;};</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts430">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp; reg reg1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp;rtl_hw_enb = false ;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp;rtl_precedence = "sw" ;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; hw = w;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; } F1[31:0] = 32'h02;</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; reg1 reg1 @0x0;</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts430">};</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts389">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg1_F1_q &lt;= 32'd2;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts388">if (reg1_wr_valid)</span><span class="rvts388"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts388"> //F1 : SW Write</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts388">reg1_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb &nbsp;[31 : 0] ) | (reg1_F1_q &amp; (~reg_enb &nbsp;[31 : 0] ));</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts388">reg1_F1_q &lt;= reg1_F1_in;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; end //end always</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><a name="F23084"></a><span class="rvts175">Support of rtl.hw_enb property with parity</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 665px; height : 324px; padding : 1px;" src="lib/NewItem5336.png"></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Verilog RTL Output:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps159"><span class="rvts451">&nbsp;</span><span class="rvts370">// ===================================================</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Parity logic for Reg1</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// ===================================================</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if(!reset_l)</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_parity_reg &lt;= ~parity_gen({32'd0});</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(Reg1_wr_valid)</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_parity_reg &lt;= ~parity_gen({(wr_data[31:0] &amp; reg_enb[31:0])});</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">else</span></p>
<p class="rvps159"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps159"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_parity_reg &lt;= parity_gen({Reg1_F1_in});</span></p>
<p class="rvps159"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end //end clk</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// ===================================================</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Reg1_parity_error = Reg1_rd_valid ? ~(parity_gen({Reg1_F1_q}))^Reg1_parity_reg : 1'b0;</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Reg1_rd_data&nbsp; = Reg1_rd_valid ? {Reg1_F1_q} : 32'd0;</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps159"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Perr = Reg1_parity_error;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts389">rtl_preced</span><a name="rtl_precedence"></a><span class="rvts389">ence</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts60">This property </span><span class="rvts36">Prioritizes the HW or SW access for the write operation.</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_precedence/rtl_precedence.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_precedence/rtl_precedence.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_precedence/rtl_precedence.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_precedence/rtl_precedence.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 706px; height : 340px; padding : 1px;" src="lib/NewItem4826.png"></p>
<p class="rvps3"><img alt="" style="width : 703px; height : 135px; padding : 1px;" src="lib/NewItem4827.png"></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 737px; height : 208px; padding : 1px;" src="lib/NewItem4828.png"></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts389">SystemRDL</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps2"><span class="rvts420">property cdc_clock {type =string; component = reg | field;};</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts420">property rtl_hw_enb {type =boolean; component = addrmap|reg|field;};</span></p>
<p class="rvps2"><span class="rvts420">property rtl_precedence {type =string; component = addrmap|regfile|reg|field;};</span></p>
<p class="rvps2"><span class="rvts420">property cdc_reset {type = string; component = addrmap;};</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">addrmap block1_csr {</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; cdc_reset = "hw_rst" ;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; reg normal {&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = na;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts420">&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; reg data {&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; cdc_clock = "hw_clock" ;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts420">&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; reg status {&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; cdc_clock = "hw_clock:handshake" ;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; rtl_hw_enb = false ;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; rtl_precedence = "sw" ;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = w;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; woclr = true;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts420">&nbsp;</span></p>
<p class="rvps2"><span class="rvts420">&nbsp; normal normal @0x0;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; data data @0x4;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">&nbsp; status status @0x8;</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420">};</span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts389">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts387">always @(posedge hw_clock) begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; if ( !hw_rst )</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_F_r_ff0 &lt;= 32'd0;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_F_r_ff1 &lt;= 32'd0;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_F_r_ff1 &lt;= data_F_r_ff0;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_F_r_ff0 &lt;= data_F_q;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_F_q &lt;= 32'd0;</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; if (data_wr_valid)</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> //F : SW Write</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_F_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb &nbsp;[31 : 0] ) | (data_F_q &amp; (~reg_enb &nbsp;[31 : 0] ));</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; end //end always</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com">Free EPub and documentation generator</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

