/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module DecadeCounterAgain(clk, reset, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [3:0] q;
  reg [3:0] q;
  wire _00_;
  wire _01_;
  wire [1:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [3:0] _08_;
  always @(posedge clk)
    if (_05_) q[0] <= 1'h1;
    else q[0] <= _07_[0];
  always @(posedge clk)
    if (_05_) q[1] <= 1'h0;
    else q[1] <= _08_[1];
  always @(posedge clk)
    if (_05_) q[2] <= 1'h0;
    else q[2] <= _08_[2];
  always @(posedge clk)
    if (_05_) q[3] <= 1'h0;
    else q[3] <= _08_[3];
  assign _00_ = ~q[3];
  assign _05_ = reset | _04_;
  assign _08_[1] = q[1] ^ q[0];
  assign _08_[2] = q[2] ^ _06_[1];
  assign _08_[3] = q[3] ^ _06_[2];
  assign _06_[2] = q[2] & _06_[1];
  assign _06_[1] = q[1] & q[0];
  assign _03_ = _02_[0] | _02_[1];
  assign _02_[0] = q[0] | _01_;
  assign _02_[1] = q[2] | _00_;
  assign _04_ = ~_03_;
  assign _07_[0] = ~q[0];
  assign _01_ = ~q[1];
  assign _07_[3:1] = q[3:1];
  assign _08_[0] = _07_[0];
  assign _06_[0] = q[0];
endmodule
