---
layout: default
title: SRC Poster - MICRO 2018
---

# ACM SRC at MICRO-51 Accepted Papers

|                                                        |  
| ----------------------------------------------------- | 
| <a href="https://katalog.uu.se/profile/?id=N15-914">Christos Sakalis</a>.<br>[Ghost Loads: Side-Effect Free Speculative Memory Accesses]({{ site.baseurl }}/SRC/posters/1_sakalis.pdf) |
|Mayank Parasar and Tushar Krishna.<br>[Guaranteeing Deadlock Freedom in Arbitrary Network Topologies using Packet Swaps]({{ site.baseurl }}/SRC/posters/2_parasar.pdf)|
|Chao Zhang, Yuan Zeng and <a href="https://www.lehigh.edu/~xig515/Home.html">Xiaochen Guo</a>.<br>[A Fine-Grained Cache with Adaptive Merged Block]({{ site.baseurl }}/SRC/posters/3_zhang.pdf)|
|<a href="https://sites.google.com/site/gururajshome/home">Gururaj Saileshwar</a> and <a href="http://moin.ece.gatech.edu/">Moinuddin Qureshi</a>.<br>[Probabilistic Integrity for Low-Overhead Secure Memories]({{ site.baseurl }}/SRC/posters/4_saileshwar.pdf) |
| Tomoki Tajimi, Yuki Futamase, Masaki Hayashi, Ryota Shioya, <a href="http://researchmap.jp/goshima/">Masahiro Goshima</a> and Tomoaki Tsumura.<br>[Speculatively Granting Conflicting Accesses on Hardware Transactional Memory]({{ site.baseurl }}/SRC/posters/5_tajimi.pdf) |
|<a href="https://sara-ayman-metwalli.jimdosite.com/">Sara Metwalli</a> and <a href="https://sites.google.com/site/yukoharaazumi/home">Yuko Hara-Azumi</a>.<br>[SEA-AC: Symbolic Execution-based Analysis towards Approximate Computing]({{ site.baseurl }}/SRC/posters/6_metwalli.pdf) |
| Ricardo Alves, <a href="http://ditec.um.es/~aros/">Alberto Ros</a>, Stefanos Kaxiras and David Black-Schaffer.<br>[Investigating the Use of the Store-Buffer as a Filter-Cache]({{ site.baseurl }}/SRC/posters/7_alves.pdf) |
| Cecil Accetti, Eshton Robateau and Peilin Liu.<br>[Tackling Computer Security Issues Through Lazy, Stackless Functional Programming Architectures]({{ site.baseurl }}/SRC/posters/8_accetti.pdf) |
| Katie Lim and David Wentzlaff.<br>[Building a Heterogeneous ISA Research Platform Using the OpenPiton Framework]({{ site.baseurl }}/SRC/posters/9_lim.pdf) |
| Reoma Matsuo, Ryota Shioya and Hideki Ando.<br>[Improving Instruction Fetch Throughput with Dynamic Control of Pipeline Structure]({{ site.baseurl }}/SRC/posters/10_matsuo.pdf) |
| <a href="http://www.it.uu.se/katalog/mehal217">Mehdi Alipour</a>, Rakesh Kumar, <a href="http://www.it.uu.se/katalog/steka984">Stefanos Kaxiras</a> and <a href="http://www.it.uu.se/katalog/davbl791">David Black-Schaffer</a>.<br>[Minimum Out-of-Order Core]({{ site.baseurl }}/SRC/posters/11_alipour.pdf) |
| Behzad Salami, Osman Unsal and Adrian Cristal. <br>[UnderVolt_FNN: An Energy-Efficient and Fault-Resilient Low-Voltage FPGA-based DNN Accelerator]({{ site.baseurl }}/SRC/posters/12_salami.pdf) |
|Pranav Gokhale, Jonathan Baker and <a href="http://people.cs.uchicago.edu/~ftchong/">Frederic Chong</a>.<br>[Improved Quantum Circuits with Qudits and Dirty Ancillae]({{ site.baseurl }}/SRC/posters/13_gokhale.pdf) |
|<a href="http://www.aes.tu-berlin.de/menue/team/researchers/lal_sohan/">Sohan Lal</a> and <a href="https://www.aes.tu-berlin.de/menue/team/prof_dr_ben_juurlink/">Ben Juurlink</a>.<br>[A Case for Memory Access Granularity Aware Selective Lossy Compression for GPUs]({{ site.baseurl }}/SRC/posters/14_lal.pdf) |
|<a href="http://www.princeton.edu/~adif/">Adi Fuchs</a> and <a href="http://www.princeton.edu/~wentzlaf/">David Wentzlaff</a>.<br>[The Interplay of Transistors and Accelerators]({{ site.baseurl }}/SRC/posters/15_fuchs.pdf) |
| Kyosuke Tanaka, <a href="http://www.hpc.is.uec.ac.jp/yamaki_lab/">Hayato Yamaki</a>, <a href="http://www.hpc.is.uec.ac.jp/miwa_lab/">Shinobu Miwa</a> and <a href="http://www.hpc.is.uec.ac.jp/honda_lab/">Hiroki Honda</a>.<br>[Optimizing Memory Hierarchy within an Internet Router for High-Throughput and Energy-Efficient Packet Processing]({{ site.baseurl }}/SRC/posters/16_tanaka.pdf) |
|<a href="http://massemibrahim.github.io/">Mohamed Ibrahim</a>, Hongyuan Liu, Onur Kayiran and Adwait Jog.<br>[Design and Analysis of Efficient Inter-core Communication in GPUs]({{ site.baseurl }}/SRC/posters/17_ibrahim.pdf) |
|Weizhe Hua, Christopher De Sa, Zhiru Zhang and G. Edward Suh.<br>[Accelerating Neural Networks using Channel Gating]({{ site.baseurl }}/SRC/posters/18_hua.pdf) |
|Tatsuya Hoshino and Koji Inoue.<br>[Time-Domain Neural Network with Superconducting Single-Flux-Quantum Devices]({{ site.baseurl }}/SRC/posters/19_hoshino.pdf) |
|<a href="http://www.cs.toronto.edu/~bojian/">Bojian Zheng</a> and <a href="http://www.cs.toronto.edu/~pekhimenko/">Gennady Pekhimenko</a>.<br>[EcoRNN: Efficient Computing of LSTM RNN on GPUs]({{ site.baseurl }}/SRC/posters/20_zheng.pdf) |
|Hiroki Yamane, Daiki Yamakawa, Yasuhiko Nakashima, Hiroya Ikeda and Mutsumi Kimura.<br>[Development and Evaluation of Letter Reproduction System using Cellular Neural Network and Oxide Semiconductor Synapses]({{ site.baseurl }}/SRC/posters/21_yamane.pdf) |
|Hyoukjun Kwon and Tushar Krishna.<br>[MAESTRO: An Open-source Infrastructure for the Cost-Benefit Analysis of Dataflows within Deep Learning Accelerators]({{ site.baseurl }}/SRC/posters/22_kwon.pdf) |
|Koki Ishida, Masamitsu Tanaka, Takatsugu Ono and Koji Inoue.<br>[Prototype Design of 30 GHz Superconducting Single-Flux-Quantum Microprocessor Towards Cryogenic General Purpose Computing]({{ site.baseurl }}/SRC/posters/23_ishida.pdf) |
|Ushio Jimbo, Ryota Shioya and Masahiro Goshima.<br>[Clocking Scheme That Realizes Ballistic Signal Flow]({{ site.baseurl }}/SRC/posters/24_jimbo.pdf) |
|Yu-Shun Hsiao, Yun-Chen Lo and Ren-Shuo Liu.<br>[FlexNet: Neural Networks with Inherent Inference-Time Bitwidth Flexibility]({{ site.baseurl }}/SRC/posters/25_hsiao.pdf) |
|David Schlais, Heng Zhuo and Mikko Lipasti.<br>[Configurable Tightly-Coupled FPGA-style fabric for Fine-Grained Acceleration]({{ site.baseurl }}/SRC/posters/26_schlais.pdf) |
{: .table .table-striped }

