# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile WatchChip.mpf
# Loading project WatchChip
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of binToBCD.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v failed with 3 errors.
# Compile of stateController.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of bcdToSeg7.v was successful.
# 9 compiles, 1 failed with 3 errors.
vlog ../digital_clock/digital_clock_time.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:06:24 on Nov 12,2023
# vlog -reportprogress 300 ../digital_clock/digital_clock_time.v 
# -- Compiling module Digital_Clock
# ** Error (suppressible): ../digital_clock/digital_clock_time.v(32): (vlog-13299) Undefined variable: 'clk'.
# ** Error: ../digital_clock/digital_clock_time.v(2): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ../digital_clock/digital_clock_time.v(2): (vlog-13294) Identifier must be declared with a port mode: clk.
# End time: 10:06:24 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/ella/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/vlog failed.
vlog ../digital_clock/digital_clock_time.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:06:52 on Nov 12,2023
# vlog -reportprogress 300 ../digital_clock/digital_clock_time.v 
# -- Compiling module Digital_Clock
# 
# Top level modules:
# 	Digital_Clock
# End time: 10:06:52 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart; run -all
# No Design Loaded!
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 10:07:00 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v(58): (vopt-2685) [TFMPC] - Too few port connections for 'clock'.  Expected 11, found 10.
# ** Warning: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v(58): (vopt-2718) [TFMPC] - Missing connection for port 'clk'.
# ** Warning: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v(69): (vopt-2685) [TFMPC] - Too few port connections for 'stopwatch'.  Expected 11, found 10.
# ** Warning: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v(69): (vopt-2718) [TFMPC] - Missing connection for port 'clk'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: ../digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: ../digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: ../digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: ../digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
add wave -position insertpoint sim:/WatchChipTb/watch/*
run -all
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of binToBCD.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of bcdToSeg7.v was successful.
# 9 compiles, 0 failed with no errors.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# Compile of WatchChip_tb.v was successful.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# Compile of digital_clock_time.v was successful.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
add wave -position insertpoint sim:/WatchChipTb/watch/clock/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
run -all
# Compile of digital_clock_time.v was successful.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 69
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of binToBCD.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of bcdToSeg7.v was successful.
# 9 compiles, 0 failed with no errors.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v(70): (vopt-2685) [TFMPC] - Too few port connections for 'stopwatch'.  Expected 11, found 10.
# ** Warning: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v(70): (vopt-2718) [TFMPC] - Missing connection for port 'clk'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
run -all
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# Compile of stateController.v was successful.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# Compile of stateController.v was successful.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# Compile of WatchChip_tb.v was successful.
# Compile of stateController.v was successful.
# 2 compiles, 0 failed with no errors.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of binToBCD.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of bcdToSeg7.v was successful.
# 9 compiles, 0 failed with no errors.
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of binToBCD.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v failed with 2 errors.
# Compile of Seg7Dsiplay.v was successful.
# Compile of bcdToSeg7.v was successful.
# 9 compiles, 1 failed with 2 errors.
vlog ../stateController/stateController.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:12:49 on Nov 12,2023
# vlog -reportprogress 300 ../stateController/stateController.v 
# -- Compiling module watch_fsm
# ** Error: (vlog-13069) ../stateController/stateController.v(55): near "posedge": syntax error, unexpected posedge, expecting or or ')' or ','.
# ** Error: ../stateController/stateController.v(106): (vlog-13205) Syntax error found in the scope following 'run_time'. Is there a missing '::'?
# End time: 11:12:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/ella/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/vlog failed.
vlog ../stateController/stateController.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:14:45 on Nov 12,2023
# vlog -reportprogress 300 ../stateController/stateController.v 
# -- Compiling module watch_fsm
# 
# Top level modules:
# 	watch_fsm
# End time: 11:14:45 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
vlog ../stateController/stateController.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:15:08 on Nov 12,2023
# vlog -reportprogress 300 ../stateController/stateController.v 
# -- Compiling module watch_fsm
# 
# Top level modules:
# 	watch_fsm
# End time: 11:15:08 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart; run -all
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
add wave -position insertpoint sim:/WatchChipTb/watch/stopwatch/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Digital_Clock(fast__1)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
run -all
# Compile of WatchChip.v was successful.
# Compile of stateController.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /run/media/ella/Data/Documents/School/ECE5710/ECE5710_WatchChip/RTL/WatchChip/WatchChip.v Line: 70
run -all
