|LAB-IV
HS <= VGA_Interface_block:inst.HS
CLK_50 => PLL:inst1.inclk0
CLK_50 => Sprite_Processor:inst6.clk
CLK_50 => Memory_Reader_FSM:inst5.iCLK
CLK_50 => Data_Segment_RAM:inst4.clock
RST => VGA_Interface_block:inst.rst
RST => Sprite_Processor:inst6.rst
RST => Memory_Reader_FSM:inst5.iRST
RST => GPU_processador:inst3.rst
SRAM_DQ[0] <> SRAM_Controller:inst2.SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_Controller:inst2.SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_Controller:inst2.SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_Controller:inst2.SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_Controller:inst2.SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_Controller:inst2.SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_Controller:inst2.SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_Controller:inst2.SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_Controller:inst2.SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_Controller:inst2.SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_Controller:inst2.SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_Controller:inst2.SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_Controller:inst2.SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_Controller:inst2.SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_Controller:inst2.SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_Controller:inst2.SRAM_DQ[15]
VS <= VGA_Interface_block:inst.VS
BLANK <= VGA_Interface_block:inst.BLANK
VGA_SYNC <= VGA_Interface_block:inst.VGA_SYNC
VGA_CLK <= VGA_Interface_block:inst.VGA_CLK
SRAM_UB_N <= SRAM_Controller:inst2.SRAM_UB_N
SRAM_LB_N <= SRAM_Controller:inst2.SRAM_LB_N
SRAM_CE_N <= SRAM_Controller:inst2.SRAM_CE_N
SRAM_OE_N <= SRAM_Controller:inst2.SRAM_OE_N
SRAM_WE_N <= SRAM_Controller:inst2.SRAM_WE_N
B[0] <= VGA_Interface_block:inst.B[0]
B[1] <= VGA_Interface_block:inst.B[1]
B[2] <= VGA_Interface_block:inst.B[2]
B[3] <= VGA_Interface_block:inst.B[3]
B[4] <= VGA_Interface_block:inst.B[4]
B[5] <= VGA_Interface_block:inst.B[5]
B[6] <= VGA_Interface_block:inst.B[6]
B[7] <= VGA_Interface_block:inst.B[7]
G[0] <= VGA_Interface_block:inst.G[0]
G[1] <= VGA_Interface_block:inst.G[1]
G[2] <= VGA_Interface_block:inst.G[2]
G[3] <= VGA_Interface_block:inst.G[3]
G[4] <= VGA_Interface_block:inst.G[4]
G[5] <= VGA_Interface_block:inst.G[5]
G[6] <= VGA_Interface_block:inst.G[6]
G[7] <= VGA_Interface_block:inst.G[7]
R[0] <= VGA_Interface_block:inst.R[0]
R[1] <= VGA_Interface_block:inst.R[1]
R[2] <= VGA_Interface_block:inst.R[2]
R[3] <= VGA_Interface_block:inst.R[3]
R[4] <= VGA_Interface_block:inst.R[4]
R[5] <= VGA_Interface_block:inst.R[5]
R[6] <= VGA_Interface_block:inst.R[6]
R[7] <= VGA_Interface_block:inst.R[7]
SRAM_ADDR[0] <= SRAM_Controller:inst2.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAM_Controller:inst2.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAM_Controller:inst2.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAM_Controller:inst2.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAM_Controller:inst2.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAM_Controller:inst2.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAM_Controller:inst2.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAM_Controller:inst2.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAM_Controller:inst2.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAM_Controller:inst2.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAM_Controller:inst2.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAM_Controller:inst2.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAM_Controller:inst2.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAM_Controller:inst2.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAM_Controller:inst2.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAM_Controller:inst2.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAM_Controller:inst2.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAM_Controller:inst2.SRAM_ADDR[17]
SRAM_ADDR[18] <= SRAM_Controller:inst2.SRAM_ADDR[18]
SRAM_ADDR[19] <= SRAM_Controller:inst2.SRAM_ADDR[19]


|LAB-IV|VGA_Interface_block:inst
clk => B[0]~reg0.CLK
clk => B[1]~reg0.CLK
clk => B[2]~reg0.CLK
clk => B[3]~reg0.CLK
clk => B[4]~reg0.CLK
clk => B[5]~reg0.CLK
clk => B[6]~reg0.CLK
clk => B[7]~reg0.CLK
clk => G[0]~reg0.CLK
clk => G[1]~reg0.CLK
clk => G[2]~reg0.CLK
clk => G[3]~reg0.CLK
clk => G[4]~reg0.CLK
clk => G[5]~reg0.CLK
clk => G[6]~reg0.CLK
clk => G[7]~reg0.CLK
clk => R[0]~reg0.CLK
clk => R[1]~reg0.CLK
clk => R[2]~reg0.CLK
clk => R[3]~reg0.CLK
clk => R[4]~reg0.CLK
clk => R[5]~reg0.CLK
clk => R[6]~reg0.CLK
clk => R[7]~reg0.CLK
clk => v_pos[0]~reg0.CLK
clk => v_pos[1]~reg0.CLK
clk => v_pos[2]~reg0.CLK
clk => v_pos[3]~reg0.CLK
clk => v_pos[4]~reg0.CLK
clk => v_pos[5]~reg0.CLK
clk => v_pos[6]~reg0.CLK
clk => v_pos[7]~reg0.CLK
clk => v_pos[8]~reg0.CLK
clk => v_pos[9]~reg0.CLK
clk => h_pos[0]~reg0.CLK
clk => h_pos[1]~reg0.CLK
clk => h_pos[2]~reg0.CLK
clk => h_pos[3]~reg0.CLK
clk => h_pos[4]~reg0.CLK
clk => h_pos[5]~reg0.CLK
clk => h_pos[6]~reg0.CLK
clk => h_pos[7]~reg0.CLK
clk => h_pos[8]~reg0.CLK
clk => h_pos[9]~reg0.CLK
clk => VGA_CLK.DATAIN
clk => oAddress[0]~reg0.CLK
clk => oAddress[1]~reg0.CLK
clk => oAddress[2]~reg0.CLK
clk => oAddress[3]~reg0.CLK
clk => oAddress[4]~reg0.CLK
clk => oAddress[5]~reg0.CLK
clk => oAddress[6]~reg0.CLK
clk => oAddress[7]~reg0.CLK
clk => oAddress[8]~reg0.CLK
clk => oAddress[9]~reg0.CLK
clk => oAddress[10]~reg0.CLK
clk => oAddress[11]~reg0.CLK
clk => oAddress[12]~reg0.CLK
clk => oAddress[13]~reg0.CLK
clk => oAddress[14]~reg0.CLK
clk => oAddress[15]~reg0.CLK
clk => oAddress[16]~reg0.CLK
clk => oAddress[17]~reg0.CLK
clk => oAddress[18]~reg0.CLK
clk => oAddress[19]~reg0.CLK
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => h_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => v_pos.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
rst => oAddress.OUTPUTSELECT
R_in[0] => R.DATAB
R_in[1] => R.DATAB
R_in[2] => R.DATAB
R_in[3] => R.DATAB
R_in[4] => R.DATAB
R_in[5] => R.DATAB
R_in[6] => R.DATAB
R_in[7] => R.DATAB
G_in[0] => G.DATAB
G_in[1] => G.DATAB
G_in[2] => G.DATAB
G_in[3] => G.DATAB
G_in[4] => G.DATAB
G_in[5] => G.DATAB
G_in[6] => G.DATAB
G_in[7] => G.DATAB
B_in[0] => B.DATAB
B_in[1] => B.DATAB
B_in[2] => B.DATAB
B_in[3] => B.DATAB
B_in[4] => B.DATAB
B_in[5] => B.DATAB
B_in[6] => B.DATAB
B_in[7] => B.DATAB
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
VS <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
BLANK <= b_flag.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
h_pos[0] <= h_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[1] <= h_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[2] <= h_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[3] <= h_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[4] <= h_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[5] <= h_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[6] <= h_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[7] <= h_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[8] <= h_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[9] <= h_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[0] <= v_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[1] <= v_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[2] <= v_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[3] <= v_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[4] <= v_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[5] <= v_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[6] <= v_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[7] <= v_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[8] <= v_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[9] <= v_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB-IV|PLL:inst1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|LAB-IV|PLL:inst1|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LAB-IV|PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LAB-IV|Sprite_Processor:inst6
R_in[0] => R_out[0].DATAIN
R_in[1] => R_out[1].DATAIN
R_in[2] => R_out[2].DATAIN
R_in[3] => R_out[3].DATAIN
R_in[4] => R_out[4].DATAIN
R_in[5] => R_out[5].DATAIN
R_in[6] => R_out[6].DATAIN
R_in[7] => R_out[7].DATAIN
G_in[0] => G_out[0].DATAIN
G_in[1] => G_out[1].DATAIN
G_in[2] => G_out[2].DATAIN
G_in[3] => G_out[3].DATAIN
G_in[4] => G_out[4].DATAIN
G_in[5] => G_out[5].DATAIN
G_in[6] => G_out[6].DATAIN
G_in[7] => G_out[7].DATAIN
B_in[0] => B_out[0].DATAIN
B_in[1] => B_out[1].DATAIN
B_in[2] => B_out[2].DATAIN
B_in[3] => B_out[3].DATAIN
B_in[4] => B_out[4].DATAIN
B_in[5] => B_out[5].DATAIN
B_in[6] => B_out[6].DATAIN
B_in[7] => B_out[7].DATAIN
clk => EstadoAtual_FSM1~1.DATAIN
rst => EstadoAtual_FSM1.OUTPUTSELECT
rst => EstadoAtual_FSM1.OUTPUTSELECT
rst => EstadoAtual_FSM1.OUTPUTSELECT
rst => EstadoAtual_FSM1.OUTPUTSELECT
rst => EstadoAtual_FSM1.OUTPUTSELECT
rst => EstadoAtual_FSM1.OUTPUTSELECT
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => ~NO_FANOUT~
H_pos_in[0] => Equal1.IN31
H_pos_in[1] => Equal1.IN30
H_pos_in[2] => Equal1.IN29
H_pos_in[3] => Equal1.IN28
H_pos_in[4] => Equal1.IN27
H_pos_in[5] => Equal1.IN26
H_pos_in[6] => Equal1.IN25
H_pos_in[7] => Equal1.IN24
H_pos_in[8] => Equal1.IN23
H_pos_in[9] => Equal1.IN22
V_pos_in[0] => Equal0.IN4
V_pos_in[1] => Equal0.IN3
V_pos_in[2] => Equal0.IN2
V_pos_in[3] => Equal0.IN1
V_pos_in[4] => Equal0.IN0
V_pos_in[5] => Equal0.IN31
V_pos_in[6] => Equal0.IN30
V_pos_in[7] => Equal0.IN29
V_pos_in[8] => Equal0.IN28
V_pos_in[9] => Equal0.IN27
R_out[0] <= R_in[0].DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_in[1].DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_in[2].DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_in[3].DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_in[4].DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_in[5].DB_MAX_OUTPUT_PORT_TYPE
R_out[6] <= R_in[6].DB_MAX_OUTPUT_PORT_TYPE
R_out[7] <= R_in[7].DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_in[0].DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_in[1].DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_in[2].DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_in[3].DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_in[4].DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_in[5].DB_MAX_OUTPUT_PORT_TYPE
G_out[6] <= G_in[6].DB_MAX_OUTPUT_PORT_TYPE
G_out[7] <= G_in[7].DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_in[0].DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_in[1].DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_in[2].DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_in[3].DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_in[4].DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_in[5].DB_MAX_OUTPUT_PORT_TYPE
B_out[6] <= B_in[6].DB_MAX_OUTPUT_PORT_TYPE
B_out[7] <= B_in[7].DB_MAX_OUTPUT_PORT_TYPE
wren_out <= <GND>
addr_out[0] <= addr_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|LAB-IV|Memory_Reader_FSM:inst5
iDATA[0] => oRED.DATAB
iDATA[1] => oRED.DATAB
iDATA[2] => oRED.DATAB
iDATA[3] => oRED.DATAB
iDATA[4] => oRED.DATAB
iDATA[5] => oGREEN.DATAB
iDATA[6] => oGREEN.DATAB
iDATA[7] => oGREEN.DATAB
iDATA[8] => oGREEN.DATAB
iDATA[9] => oGREEN.DATAB
iDATA[10] => oGREEN.DATAB
iDATA[11] => oBLUE.DATAB
iDATA[12] => oBLUE.DATAB
iDATA[13] => oBLUE.DATAB
iDATA[14] => oBLUE.DATAB
iDATA[15] => oBLUE.DATAB
iCLK => EstadoAtual[0]~reg0.CLK
iCLK => EstadoAtual[1]~reg0.CLK
iCLK => EstadoAtual[2]~reg0.CLK
iRST => EstadoAtual.OUTPUTSELECT
iRST => EstadoAtual.OUTPUTSELECT
iADDR[0] => oADDR.DATAB
iADDR[1] => oADDR.DATAB
iADDR[2] => oADDR.DATAB
iADDR[3] => oADDR.DATAB
iADDR[4] => oADDR.DATAB
iADDR[5] => oADDR.DATAB
iADDR[6] => oADDR.DATAB
iADDR[7] => oADDR.DATAB
iADDR[8] => oADDR.DATAB
iADDR[9] => oADDR.DATAB
iADDR[10] => oADDR.DATAB
iADDR[11] => oADDR.DATAB
iADDR[12] => oADDR.DATAB
iADDR[13] => oADDR.DATAB
iADDR[14] => oADDR.DATAB
iADDR[15] => oADDR.DATAB
iADDR[16] => oADDR.DATAB
iADDR[17] => oADDR.DATAB
iADDR[18] => oADDR.DATAB
iADDR[19] => oADDR.DATAB
oWE_N <= <VCC>
oOE_N <= <GND>
oCE_N <= <GND>
oLB_N <= <GND>
oUB_N <= <GND>
oADDR[0] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[1] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[2] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[3] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[4] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[5] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[6] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[7] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[8] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[9] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[10] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[11] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[12] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[13] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[14] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[15] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[16] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[17] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[18] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oADDR[19] <= oADDR.DB_MAX_OUTPUT_PORT_TYPE
oRED[0] <= <GND>
oRED[1] <= <GND>
oRED[2] <= <GND>
oRED[3] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[4] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[5] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[6] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oRED[7] <= oRED.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[0] <= <GND>
oGREEN[1] <= <GND>
oGREEN[2] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[3] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[4] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[5] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[6] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oGREEN[7] <= oGREEN.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[0] <= <GND>
oBLUE[1] <= <GND>
oBLUE[2] <= <GND>
oBLUE[3] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[4] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[5] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[6] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
oBLUE[7] <= oBLUE.DB_MAX_OUTPUT_PORT_TYPE
EstadoAtual[0] <= EstadoAtual[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EstadoAtual[1] <= EstadoAtual[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EstadoAtual[2] <= EstadoAtual[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB-IV|SRAM_Controller:inst2
iRST_N => ~NO_FANOUT~
iCLK => ~NO_FANOUT~
iWE_N => SRAM_WE_N.DATAIN
iWE_N => SRAM_DQ[15].OE
iWE_N => SRAM_DQ[14].OE
iWE_N => SRAM_DQ[13].OE
iWE_N => SRAM_DQ[12].OE
iWE_N => SRAM_DQ[11].OE
iWE_N => SRAM_DQ[10].OE
iWE_N => SRAM_DQ[9].OE
iWE_N => SRAM_DQ[8].OE
iWE_N => SRAM_DQ[7].OE
iWE_N => SRAM_DQ[6].OE
iWE_N => SRAM_DQ[5].OE
iWE_N => SRAM_DQ[4].OE
iWE_N => SRAM_DQ[3].OE
iWE_N => SRAM_DQ[2].OE
iWE_N => SRAM_DQ[1].OE
iWE_N => SRAM_DQ[0].OE
iOE_N => SRAM_OE_N.DATAIN
iCE_N => SRAM_CE_N.DATAIN
iLB_N => SRAM_LB_N.DATAIN
iUB_N => SRAM_UB_N.DATAIN
iADDR[0] => SRAM_ADDR[0].DATAIN
iADDR[1] => SRAM_ADDR[1].DATAIN
iADDR[2] => SRAM_ADDR[2].DATAIN
iADDR[3] => SRAM_ADDR[3].DATAIN
iADDR[4] => SRAM_ADDR[4].DATAIN
iADDR[5] => SRAM_ADDR[5].DATAIN
iADDR[6] => SRAM_ADDR[6].DATAIN
iADDR[7] => SRAM_ADDR[7].DATAIN
iADDR[8] => SRAM_ADDR[8].DATAIN
iADDR[9] => SRAM_ADDR[9].DATAIN
iADDR[10] => SRAM_ADDR[10].DATAIN
iADDR[11] => SRAM_ADDR[11].DATAIN
iADDR[12] => SRAM_ADDR[12].DATAIN
iADDR[13] => SRAM_ADDR[13].DATAIN
iADDR[14] => SRAM_ADDR[14].DATAIN
iADDR[15] => SRAM_ADDR[15].DATAIN
iADDR[16] => SRAM_ADDR[16].DATAIN
iADDR[17] => SRAM_ADDR[17].DATAIN
iADDR[18] => SRAM_ADDR[18].DATAIN
iADDR[19] => SRAM_ADDR[19].DATAIN
iDATA[0] => SRAM_DQ[0].DATAIN
iDATA[1] => SRAM_DQ[1].DATAIN
iDATA[2] => SRAM_DQ[2].DATAIN
iDATA[3] => SRAM_DQ[3].DATAIN
iDATA[4] => SRAM_DQ[4].DATAIN
iDATA[5] => SRAM_DQ[5].DATAIN
iDATA[6] => SRAM_DQ[6].DATAIN
iDATA[7] => SRAM_DQ[7].DATAIN
iDATA[8] => SRAM_DQ[8].DATAIN
iDATA[9] => SRAM_DQ[9].DATAIN
iDATA[10] => SRAM_DQ[10].DATAIN
iDATA[11] => SRAM_DQ[11].DATAIN
iDATA[12] => SRAM_DQ[12].DATAIN
iDATA[13] => SRAM_DQ[13].DATAIN
iDATA[14] => SRAM_DQ[14].DATAIN
iDATA[15] => SRAM_DQ[15].DATAIN
oDATA[0] <= oDATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12].DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13].DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14].DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_WE_N <= iWE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= iOE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= iCE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= iLB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= iUB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= iADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= iADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= iADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= iADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= iADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= iADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= iADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= iADDR[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= iADDR[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= iADDR[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= iADDR[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= iADDR[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= iADDR[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= iADDR[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= iADDR[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= iADDR[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= iADDR[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= iADDR[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= iADDR[18].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= iADDR[19].DB_MAX_OUTPUT_PORT_TYPE


|LAB-IV|Data_Segment_RAM:inst4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_skf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_skf1:auto_generated.data_a[0]
data_a[1] => altsyncram_skf1:auto_generated.data_a[1]
data_a[2] => altsyncram_skf1:auto_generated.data_a[2]
data_a[3] => altsyncram_skf1:auto_generated.data_a[3]
data_a[4] => altsyncram_skf1:auto_generated.data_a[4]
data_a[5] => altsyncram_skf1:auto_generated.data_a[5]
data_a[6] => altsyncram_skf1:auto_generated.data_a[6]
data_a[7] => altsyncram_skf1:auto_generated.data_a[7]
data_a[8] => altsyncram_skf1:auto_generated.data_a[8]
data_a[9] => altsyncram_skf1:auto_generated.data_a[9]
data_a[10] => altsyncram_skf1:auto_generated.data_a[10]
data_a[11] => altsyncram_skf1:auto_generated.data_a[11]
data_a[12] => altsyncram_skf1:auto_generated.data_a[12]
data_a[13] => altsyncram_skf1:auto_generated.data_a[13]
data_a[14] => altsyncram_skf1:auto_generated.data_a[14]
data_a[15] => altsyncram_skf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_skf1:auto_generated.address_a[0]
address_a[1] => altsyncram_skf1:auto_generated.address_a[1]
address_a[2] => altsyncram_skf1:auto_generated.address_a[2]
address_a[3] => altsyncram_skf1:auto_generated.address_a[3]
address_a[4] => altsyncram_skf1:auto_generated.address_a[4]
address_a[5] => altsyncram_skf1:auto_generated.address_a[5]
address_a[6] => altsyncram_skf1:auto_generated.address_a[6]
address_a[7] => altsyncram_skf1:auto_generated.address_a[7]
address_a[8] => altsyncram_skf1:auto_generated.address_a[8]
address_a[9] => altsyncram_skf1:auto_generated.address_a[9]
address_a[10] => altsyncram_skf1:auto_generated.address_a[10]
address_a[11] => altsyncram_skf1:auto_generated.address_a[11]
address_a[12] => altsyncram_skf1:auto_generated.address_a[12]
address_a[13] => altsyncram_skf1:auto_generated.address_a[13]
address_a[14] => altsyncram_skf1:auto_generated.address_a[14]
address_a[15] => altsyncram_skf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_skf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_skf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_skf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_skf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_skf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_skf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_skf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_skf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_skf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_skf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_skf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_skf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_skf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_skf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_skf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_skf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_skf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_qob:mux2.result[0]
q_a[1] <= mux_qob:mux2.result[1]
q_a[2] <= mux_qob:mux2.result[2]
q_a[3] <= mux_qob:mux2.result[3]
q_a[4] <= mux_qob:mux2.result[4]
q_a[5] <= mux_qob:mux2.result[5]
q_a[6] <= mux_qob:mux2.result[6]
q_a[7] <= mux_qob:mux2.result[7]
q_a[8] <= mux_qob:mux2.result[8]
q_a[9] <= mux_qob:mux2.result[9]
q_a[10] <= mux_qob:mux2.result[10]
q_a[11] <= mux_qob:mux2.result[11]
q_a[12] <= mux_qob:mux2.result[12]
q_a[13] <= mux_qob:mux2.result[13]
q_a[14] <= mux_qob:mux2.result[14]
q_a[15] <= mux_qob:mux2.result[15]
wren_a => decode_rsa:decode3.enable


|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|decode_rsa:decode3
data[0] => w_anode823w[1].IN0
data[0] => w_anode840w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode860w[1].IN1
data[0] => w_anode870w[1].IN0
data[0] => w_anode880w[1].IN1
data[0] => w_anode890w[1].IN0
data[0] => w_anode900w[1].IN1
data[1] => w_anode823w[2].IN0
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN1
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN0
data[1] => w_anode880w[2].IN0
data[1] => w_anode890w[2].IN1
data[1] => w_anode900w[2].IN1
data[2] => w_anode823w[3].IN0
data[2] => w_anode840w[3].IN0
data[2] => w_anode850w[3].IN0
data[2] => w_anode860w[3].IN0
data[2] => w_anode870w[3].IN1
data[2] => w_anode880w[3].IN1
data[2] => w_anode890w[3].IN1
data[2] => w_anode900w[3].IN1
enable => w_anode823w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode880w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode900w[1].IN0
eq[0] <= w_anode823w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE


|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode911w[1].IN0
data[0] => w_anode929w[1].IN1
data[0] => w_anode940w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode973w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode911w[2].IN0
data[1] => w_anode929w[2].IN0
data[1] => w_anode940w[2].IN1
data[1] => w_anode951w[2].IN1
data[1] => w_anode962w[2].IN0
data[1] => w_anode973w[2].IN0
data[1] => w_anode984w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode911w[3].IN0
data[2] => w_anode929w[3].IN0
data[2] => w_anode940w[3].IN0
data[2] => w_anode951w[3].IN0
data[2] => w_anode962w[3].IN1
data[2] => w_anode973w[3].IN1
data[2] => w_anode984w[3].IN1
data[2] => w_anode995w[3].IN1
eq[0] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode940w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE


|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|mux_qob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|LAB-IV|GPU_processador:inst3
h_pos[0] => LessThan4.IN10
h_pos[0] => LessThan5.IN10
h_pos[0] => LessThan8.IN10
h_pos[0] => LessThan9.IN10
h_pos[1] => LessThan4.IN9
h_pos[1] => LessThan5.IN9
h_pos[1] => LessThan8.IN9
h_pos[1] => LessThan9.IN9
h_pos[2] => LessThan4.IN8
h_pos[2] => LessThan5.IN8
h_pos[2] => LessThan8.IN8
h_pos[2] => LessThan9.IN8
h_pos[3] => LessThan4.IN7
h_pos[3] => LessThan5.IN7
h_pos[3] => LessThan8.IN7
h_pos[3] => LessThan9.IN7
h_pos[4] => LessThan4.IN6
h_pos[4] => LessThan5.IN6
h_pos[4] => LessThan8.IN6
h_pos[4] => LessThan9.IN6
h_pos[5] => LessThan4.IN5
h_pos[5] => LessThan5.IN5
h_pos[5] => LessThan8.IN5
h_pos[5] => LessThan9.IN5
h_pos[6] => LessThan4.IN4
h_pos[6] => LessThan5.IN4
h_pos[6] => LessThan8.IN4
h_pos[6] => LessThan9.IN4
h_pos[7] => LessThan4.IN3
h_pos[7] => LessThan5.IN3
h_pos[7] => LessThan8.IN3
h_pos[7] => LessThan9.IN3
h_pos[8] => LessThan4.IN2
h_pos[8] => LessThan5.IN2
h_pos[8] => LessThan8.IN2
h_pos[8] => LessThan9.IN2
h_pos[9] => LessThan4.IN1
h_pos[9] => LessThan5.IN1
h_pos[9] => LessThan8.IN1
h_pos[9] => LessThan9.IN1
v_pos[0] => LessThan2.IN10
v_pos[0] => LessThan3.IN10
v_pos[0] => LessThan6.IN10
v_pos[0] => LessThan7.IN10
v_pos[1] => LessThan2.IN9
v_pos[1] => LessThan3.IN9
v_pos[1] => LessThan6.IN9
v_pos[1] => LessThan7.IN9
v_pos[2] => LessThan2.IN8
v_pos[2] => LessThan3.IN8
v_pos[2] => LessThan6.IN8
v_pos[2] => LessThan7.IN8
v_pos[3] => LessThan2.IN7
v_pos[3] => LessThan3.IN7
v_pos[3] => LessThan6.IN7
v_pos[3] => LessThan7.IN7
v_pos[4] => LessThan2.IN6
v_pos[4] => LessThan3.IN6
v_pos[4] => LessThan6.IN6
v_pos[4] => LessThan7.IN6
v_pos[5] => LessThan2.IN5
v_pos[5] => LessThan3.IN5
v_pos[5] => LessThan6.IN5
v_pos[5] => LessThan7.IN5
v_pos[6] => LessThan2.IN4
v_pos[6] => LessThan3.IN4
v_pos[6] => LessThan6.IN4
v_pos[6] => LessThan7.IN4
v_pos[7] => LessThan2.IN3
v_pos[7] => LessThan3.IN3
v_pos[7] => LessThan6.IN3
v_pos[7] => LessThan7.IN3
v_pos[8] => LessThan2.IN2
v_pos[8] => LessThan3.IN2
v_pos[8] => LessThan6.IN2
v_pos[8] => LessThan7.IN2
v_pos[9] => LessThan2.IN1
v_pos[9] => LessThan3.IN1
v_pos[9] => LessThan6.IN1
v_pos[9] => LessThan7.IN1
clk => v_pos_maximo2[0].CLK
clk => v_pos_maximo2[1].CLK
clk => v_pos_maximo2[2].CLK
clk => v_pos_maximo2[3].CLK
clk => v_pos_maximo2[4].CLK
clk => v_pos_maximo2[5].CLK
clk => v_pos_maximo2[6].CLK
clk => v_pos_maximo2[7].CLK
clk => v_pos_maximo2[8].CLK
clk => v_pos_maximo2[9].CLK
clk => v_pos_minimo2[0].CLK
clk => v_pos_minimo2[1].CLK
clk => v_pos_minimo2[2].CLK
clk => v_pos_minimo2[3].CLK
clk => v_pos_minimo2[4].CLK
clk => v_pos_minimo2[5].CLK
clk => v_pos_minimo2[6].CLK
clk => v_pos_minimo2[7].CLK
clk => v_pos_minimo2[8].CLK
clk => v_pos_minimo2[9].CLK
clk => v_pos_maximo[0].CLK
clk => v_pos_maximo[1].CLK
clk => v_pos_maximo[2].CLK
clk => v_pos_maximo[3].CLK
clk => v_pos_maximo[4].CLK
clk => v_pos_maximo[5].CLK
clk => v_pos_maximo[6].CLK
clk => v_pos_maximo[7].CLK
clk => v_pos_maximo[8].CLK
clk => v_pos_maximo[9].CLK
clk => v_pos_minimo[0].CLK
clk => v_pos_minimo[1].CLK
clk => v_pos_minimo[2].CLK
clk => v_pos_minimo[3].CLK
clk => v_pos_minimo[4].CLK
clk => v_pos_minimo[5].CLK
clk => v_pos_minimo[6].CLK
clk => v_pos_minimo[7].CLK
clk => v_pos_minimo[8].CLK
clk => v_pos_minimo[9].CLK
clk => h_pos_maximo2[0].CLK
clk => h_pos_maximo2[1].CLK
clk => h_pos_maximo2[2].CLK
clk => h_pos_maximo2[3].CLK
clk => h_pos_maximo2[4].CLK
clk => h_pos_maximo2[5].CLK
clk => h_pos_maximo2[6].CLK
clk => h_pos_maximo2[7].CLK
clk => h_pos_maximo2[8].CLK
clk => h_pos_maximo2[9].CLK
clk => h_pos_minimo2[0].CLK
clk => h_pos_minimo2[1].CLK
clk => h_pos_minimo2[2].CLK
clk => h_pos_minimo2[3].CLK
clk => h_pos_minimo2[4].CLK
clk => h_pos_minimo2[5].CLK
clk => h_pos_minimo2[6].CLK
clk => h_pos_minimo2[7].CLK
clk => h_pos_minimo2[8].CLK
clk => h_pos_minimo2[9].CLK
clk => h_pos_maximo[0].CLK
clk => h_pos_maximo[1].CLK
clk => h_pos_maximo[2].CLK
clk => h_pos_maximo[3].CLK
clk => h_pos_maximo[4].CLK
clk => h_pos_maximo[5].CLK
clk => h_pos_maximo[6].CLK
clk => h_pos_maximo[7].CLK
clk => h_pos_maximo[8].CLK
clk => h_pos_maximo[9].CLK
clk => h_pos_minimo[0].CLK
clk => h_pos_minimo[1].CLK
clk => h_pos_minimo[2].CLK
clk => h_pos_minimo[3].CLK
clk => h_pos_minimo[4].CLK
clk => h_pos_minimo[5].CLK
clk => h_pos_minimo[6].CLK
clk => h_pos_minimo[7].CLK
clk => h_pos_minimo[8].CLK
clk => h_pos_minimo[9].CLK
clk => contador_segundo[0]~reg0.CLK
clk => contador_segundo[1]~reg0.CLK
clk => contador_segundo[2]~reg0.CLK
clk => contador_segundo[3]~reg0.CLK
clk => contador_segundo[4]~reg0.CLK
clk => contador_segundo[5]~reg0.CLK
clk => contador_segundo[6]~reg0.CLK
clk => contador_segundo[7]~reg0.CLK
clk => contador_segundo[8]~reg0.CLK
clk => contador_segundo[9]~reg0.CLK
clk => contador_segundo[10]~reg0.CLK
clk => contador_segundo[11]~reg0.CLK
clk => contador_segundo[12]~reg0.CLK
clk => contador_segundo[13]~reg0.CLK
clk => contador_segundo[14]~reg0.CLK
clk => contador_segundo[15]~reg0.CLK
clk => contador_segundo[16]~reg0.CLK
clk => contador_segundo[17]~reg0.CLK
clk => contador_segundo[18]~reg0.CLK
clk => contador_segundo[19]~reg0.CLK
clk => contador_segundo[20]~reg0.CLK
clk => contador_segundo[21]~reg0.CLK
clk => contador_segundo[22]~reg0.CLK
clk => contador_segundo[23]~reg0.CLK
clk => contador_segundo[24]~reg0.CLK
clk => contador_segundo[25]~reg0.CLK
clk => clock_segundo~reg0.CLK
clk => B_out[0]~reg0.CLK
clk => B_out[1]~reg0.CLK
clk => B_out[2]~reg0.CLK
clk => B_out[3]~reg0.CLK
clk => B_out[4]~reg0.CLK
clk => B_out[5]~reg0.CLK
clk => B_out[6]~reg0.CLK
clk => B_out[7]~reg0.CLK
clk => G_out[0]~reg0.CLK
clk => G_out[1]~reg0.CLK
clk => G_out[2]~reg0.CLK
clk => G_out[3]~reg0.CLK
clk => G_out[4]~reg0.CLK
clk => G_out[5]~reg0.CLK
clk => G_out[6]~reg0.CLK
clk => G_out[7]~reg0.CLK
clk => R_out[0]~reg0.CLK
clk => R_out[1]~reg0.CLK
clk => R_out[2]~reg0.CLK
clk => R_out[3]~reg0.CLK
clk => R_out[4]~reg0.CLK
clk => R_out[5]~reg0.CLK
clk => R_out[6]~reg0.CLK
clk => R_out[7]~reg0.CLK
clk => indice[0]~reg0.CLK
clk => indice[1]~reg0.CLK
clk => indice[2]~reg0.CLK
clk => indice[3]~reg0.CLK
clk => indice[4]~reg0.CLK
clk => indice[5]~reg0.CLK
clk => indice[6]~reg0.CLK
clk => indice[7]~reg0.CLK
rst => indice.OUTPUTSELECT
rst => indice.OUTPUTSELECT
rst => indice.OUTPUTSELECT
rst => clock_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => contador_segundo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_minimo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_maximo.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_minimo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => v_pos_maximo2.OUTPUTSELECT
rst => h_pos_maximo2[0].ENA
rst => h_pos_maximo2[1].ENA
rst => h_pos_maximo2[2].ENA
rst => h_pos_maximo2[3].ENA
rst => h_pos_maximo2[4].ENA
rst => h_pos_maximo2[5].ENA
rst => h_pos_maximo2[6].ENA
rst => h_pos_maximo2[7].ENA
rst => h_pos_maximo2[8].ENA
rst => h_pos_maximo2[9].ENA
rst => h_pos_minimo2[0].ENA
rst => h_pos_minimo2[1].ENA
rst => h_pos_minimo2[2].ENA
rst => h_pos_minimo2[3].ENA
rst => h_pos_minimo2[4].ENA
rst => h_pos_minimo2[5].ENA
rst => h_pos_minimo2[6].ENA
rst => h_pos_minimo2[7].ENA
rst => h_pos_minimo2[8].ENA
rst => h_pos_minimo2[9].ENA
rst => h_pos_maximo[0].ENA
rst => h_pos_maximo[1].ENA
rst => h_pos_maximo[2].ENA
rst => h_pos_maximo[3].ENA
rst => h_pos_maximo[4].ENA
rst => h_pos_maximo[5].ENA
rst => h_pos_maximo[6].ENA
rst => h_pos_maximo[7].ENA
rst => h_pos_maximo[8].ENA
rst => h_pos_maximo[9].ENA
rst => h_pos_minimo[0].ENA
rst => h_pos_minimo[1].ENA
rst => h_pos_minimo[2].ENA
rst => h_pos_minimo[3].ENA
rst => h_pos_minimo[4].ENA
rst => h_pos_minimo[5].ENA
rst => h_pos_minimo[6].ENA
rst => h_pos_minimo[7].ENA
rst => h_pos_minimo[8].ENA
rst => h_pos_minimo[9].ENA
indice[0] <= indice[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[1] <= indice[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[2] <= indice[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[3] <= indice[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[4] <= indice[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[5] <= indice[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[6] <= indice[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indice[7] <= indice[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[0] <= R_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[6] <= R_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[7] <= R_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[6] <= G_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[7] <= G_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[6] <= B_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[7] <= B_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_segundo <= clock_segundo~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[0] <= contador_segundo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[1] <= contador_segundo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[2] <= contador_segundo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[3] <= contador_segundo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[4] <= contador_segundo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[5] <= contador_segundo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[6] <= contador_segundo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[7] <= contador_segundo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[8] <= contador_segundo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[9] <= contador_segundo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[10] <= contador_segundo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[11] <= contador_segundo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[12] <= contador_segundo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[13] <= contador_segundo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[14] <= contador_segundo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[15] <= contador_segundo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[16] <= contador_segundo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[17] <= contador_segundo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[18] <= contador_segundo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[19] <= contador_segundo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[20] <= contador_segundo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[21] <= contador_segundo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[22] <= contador_segundo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[23] <= contador_segundo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[24] <= contador_segundo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contador_segundo[25] <= contador_segundo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


