<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-3" LaunchTime="1587379631">
  <File Type="PA-TCL" Name="UPzynq20_test_design_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="UPzynq20_test_design_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="UPzynq20_test_design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="UPzynq20_test_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="UPzynq20_test_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="UPzynq20_test_design_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/UPzynq20_test_design/UPzynq20_test_design.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/UPzynq20_test_design/hdl/UPzynq20_test_design_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UPzynq20_test_design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/pins.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/pins.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_IP_AXI_ADC_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_IP_AXI_PWM_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_IP_AXI_LEDS_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="UPzynq20_test_design_processing_system7_0_0"/>
</GenRun>
