
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sensores.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b Sensores.vhd -u Sensores.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed May 24 09:24:43 2017

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Sensores.vhd (line 47, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 50, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 53, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 56, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 62, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 65, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 68, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 71, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 77, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 80, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 83, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 86, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 92, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 95, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 98, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 101, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 107, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 110, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 113, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 116, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 122, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 125, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 128, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 131, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 137, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 140, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 143, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 146, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 152, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 155, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 158, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 161, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 176, col 15):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 177, col 16):  Note: Substituting module 'add_vi_v_us' for '+'.
Sensores.vhd (line 178, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 180, col 17):  Note: Substituting module 'add_vi_v_us' for '+'.
Sensores.vhd (line 182, col 22):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 183, col 17):  Note: Substituting module 'sub_vi_v_us' for '-'.
Sensores.vhd (line 184, col 18):  Note: Substituting module 'cmp_vv_us_bl' for '='.
Sensores.vhd (line 186, col 15):  Note: Substituting module 'sub_vi_v_us' for '-'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed May 24 09:24:43 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed May 24 09:24:44 2017

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.
State variable 'edo_act' is represented by a Bit_vector (0 to 2).
State encoding (sequential) for 'edo_act' is:
	e0 :=	b"000";
	e1 :=	b"001";
	e2 :=	b"010";
	e3 :=	b"011";
	e4 :=	b"100";
	e5 :=	b"101";
	e6 :=	b"110";
	e7 :=	b"111";
State variable 'edo_sig' is represented by a Bit_vector (0 to 2).
State encoding (sequential) for 'edo_sig' is:
	e0 :=	b"000";
	e1 :=	b"001";
	e2 :=	b"010";
	e3 :=	b"011";
	e4 :=	b"100";
	e5 :=	b"101";
	e6 :=	b"110";
	e7 :=	b"111";
Linking 'C:\Archivos de programa\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	edo_actSBV_0
	edo_sigSBV_0
	edo_actSBV_1
	edo_sigSBV_1
	edo_actSBV_2
	edo_sigSBV_2
	z_1
	z_0
	\MODULE_1:g2:a0:eqa_1\
	\MODULE_1:g2:a0:eqa_0\
	\MODULE_4:g2:a0:eqa_1\
	\MODULE_4:g2:a0:eqa_0\


Deleted 12 User equations/components.
Deleted 11 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 72 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 156 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (09:24:48)

Input File(s): Sensores.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : Sensores.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:24:48)

Messages:
  Information: Process virtual '\d(0)D\'\d(0)D\ ... expanded.
  Information: Process virtual '\d(1)D\'\d(1)D\ ... expanded.
  Information: Process virtual '\d(2)D\'\d(2)D\ ... expanded.
  Information: Process virtual '\u(0)D\'\u(0)D\ ... expanded.
  Information: Process virtual '\u(1)D\'\u(1)D\ ... expanded.
  Information: Process virtual '\u(2)D\'\u(2)D\ ... expanded.
  Information: Process virtual '\u(3)D\'\u(3)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         d(0).D d(1).D d(2).D u(0).D u(1).D u(2).D u(3).D

  Information: Selected logic optimization OFF for signals:
         d(0).AR d(0).C d(1).AR d(1).C d(2).AR d(2).C u(0).AR u(0).C u(1).AR
         u(1).C u(2).AR u(2).C u(3).AR u(3).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (09:24:48)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (09:24:48)
</CYPRESSTAG>

    d(0).D =
          /d(0).Q * e(0) * /e(1) * u(0).Q * /u(1).Q * /u(2).Q * u(3).Q 
        + /d(0).Q * /e(0) * e(1) * /u(0).Q * /u(1).Q * /u(2).Q * /u(3).Q 
        + d(0).Q * e(0) * e(1) 
        + d(0).Q * /e(0) * u(3).Q 
        + d(0).Q * /e(1) * /u(0).Q 
        + d(0).Q * u(0).Q * /u(3).Q 
        + d(0).Q * u(2).Q 
        + d(0).Q * u(1).Q 

    d(0).AR =
          clr 

    d(0).SP =
          GND

    d(0).C =
          clk 

    d(1).D =
          d(0).Q * /d(1).Q * e(0) * /e(1) * u(0).Q * /u(1).Q * /u(2).Q * 
          u(3).Q 
        + /d(0).Q * /d(1).Q * /e(0) * e(1) * /u(0).Q * /u(1).Q * /u(2).Q * 
          /u(3).Q 
        + d(0).Q * d(1).Q * e(1) 
        + /d(0).Q * d(1).Q * u(0).Q 
        + d(1).Q * /e(0) * u(3).Q 
        + d(1).Q * e(0) * /u(0).Q 
        + d(1).Q * /e(1) * /u(3).Q 
        + d(1).Q * u(2).Q 
        + d(1).Q * u(1).Q 

    d(1).AR =
          clr 

    d(1).SP =
          GND

    d(1).C =
          clk 

    d(2).D =
          d(0).Q * d(1).Q * /d(2).Q * e(0) * /e(1) * u(0).Q * /u(1).Q * 
          /u(2).Q * u(3).Q 
        + /d(0).Q * /d(1).Q * /d(2).Q * /e(0) * e(1) * /u(0).Q * /u(1).Q * 
          /u(2).Q * /u(3).Q 
        + d(1).Q * d(2).Q * e(1) 
        + /d(1).Q * d(2).Q * u(0).Q 
        + d(2).Q * /e(0) * u(3).Q 
        + /d(0).Q * d(2).Q * /e(1) 
        + d(2).Q * e(0) * /u(0).Q 
        + d(0).Q * d(2).Q * /u(3).Q 
        + d(2).Q * u(2).Q 
        + d(2).Q * u(1).Q 

    d(2).AR =
          clr 

    d(2).SP =
          GND

    d(2).C =
          clk 

    u(0).D =
          e(0) * e(1) * u(0).Q 
        + /e(0) * /e(1) * u(0).Q 
        + /e(0) * e(1) * /u(0).Q 
        + e(0) * /e(1) * /u(0).Q 

    u(0).AR =
          clr 

    u(0).SP =
          GND

    u(0).C =
          clk 

    u(1).D =
          e(0) * /e(1) * u(0).Q * /u(1).Q * u(2).Q 
        + /e(0) * e(1) * /u(0).Q * /u(1).Q * u(3).Q 
        + /e(0) * e(1) * /u(0).Q * /u(1).Q * u(2).Q 
        + e(0) * /e(1) * u(0).Q * /u(1).Q * /u(3).Q 
        + e(1) * u(0).Q * u(1).Q 
        + /e(0) * /e(1) * u(1).Q 
        + e(0) * /u(0).Q * u(1).Q 

    u(1).AR =
          clr 

    u(1).SP =
          GND

    u(1).C =
          clk 

    u(2).D =
          /e(0) * e(1) * /u(0).Q * /u(1).Q * /u(2).Q * u(3).Q 
        + e(0) * /e(1) * u(0).Q * u(1).Q * /u(2).Q 
        + e(0) * e(1) * u(2).Q 
        + /e(0) * u(1).Q * u(2).Q 
        + /e(1) * /u(0).Q * u(2).Q 
        + u(0).Q * /u(1).Q * u(2).Q 

    u(2).AR =
          clr 

    u(2).SP =
          GND

    u(2).C =
          clk 

    u(3).D =
          e(0) * /e(1) * u(0).Q * u(1).Q * u(2).Q * /u(3).Q 
        + /e(0) * e(1) * /u(0).Q * /u(1).Q * /u(2).Q * /u(3).Q 
        + e(1) * u(0).Q * u(3).Q 
        + /e(0) * u(2).Q * u(3).Q 
        + /e(0) * /e(1) * u(3).Q 
        + e(0) * /u(0).Q * u(3).Q 
        + /u(1).Q * u(2).Q * u(3).Q 
        + u(1).Q * /u(2).Q * u(3).Q 

    u(3).AR =
          clr 

    u(3).SP =
          GND

    u(3).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (09:24:48)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (09:24:48)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
           e(1) =| 2|                                  |23|* not used       
           e(0) =| 3|                                  |22|* not used       
       not used *| 4|                                  |21|* not used       
       not used *| 5|                                  |20|= d(2)           
       not used *| 6|                                  |19|= d(1)           
       not used *| 7|                                  |18|= d(0)           
       not used *| 8|                                  |17|= u(3)           
       not used *| 9|                                  |16|= u(2)           
       not used *|10|                                  |15|= u(1)           
       not used *|11|                                  |14|= u(0)           
       not used *|12|                                  |13|= clr            
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (09:24:48)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    3  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          11  /   22   = 50  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  u(0)            |   4  |   8  |
                 | 15  |  u(1)            |   7  |  10  |
                 | 16  |  u(2)            |   6  |  12  |
                 | 17  |  u(3)            |   8  |  14  |
                 | 18  |  d(0)            |   8  |  16  |
                 | 19  |  d(1)            |   9  |  16  |
                 | 20  |  d(2)            |  10  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  Unused          |   0  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             52  / 121   = 42  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (09:24:48)

Messages:
  Information: Output file 'Sensores.pin' created.
  Information: Output file 'Sensores.jed' created.

  Usercode:    
  Checksum:    2817



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 09:24:48
