#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  9 06:15:50 2020
# Process ID: 39988
# Current directory: /home/nsundriyal/L1_Data_Gen
# Command line: vivado
# Log file: /home/nsundriyal/L1_Data_Gen/vivado.log
# Journal file: /home/nsundriyal/L1_Data_Gen/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nsundriyal/Packetizer/Packetizer.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {/home/nsundriyal/ecpri_MUX /home/nsundriyal/eCPRI/o-ran-linux-master /home/nsundriyal/Ethernet_MUX /home/nsundriyal/L1toORAN} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/nsundriyal/ecpri_MUX /home/nsundriyal/eCPRI/o-ran-linux-master /home/nsundriyal/Ethernet_MUX /home/nsundriyal/L1toORAN /home/nsundriyal/L1_Data_Gen} [current_project]
update_ip_catalog
open_bd_design {/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:L1_Data_Gen:1.0 L1_Data_Gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:L1toORAN:1.0 L1toORAN_0
endgroup
set_property location {0.5 -116 -45} [get_bd_cells L1_Data_Gen_0]
connect_bd_intf_net [get_bd_intf_pins L1_Data_Gen_0/L1_data_out_V] [get_bd_intf_pins L1toORAN_0/L1_axis_V]
regenerate_bd_layout
connect_bd_net [get_bd_pins L1_Data_Gen_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins L1_Data_Gen_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins L1toORAN_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins L1toORAN_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
generate_target Simulation [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nsundriyal/Packetizer/Packetizer.ip_user_files/sim_scripts -ip_user_files_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files -ipstatic_source_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/modelsim} {questa=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/questa} {ies=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/ies} {xcelium=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/xcelium} {vcs=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/vcs} {riviera=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
close_sim
launch_simulation
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
restart
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
restart
restart
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:L1toORAN:1.0 [get_ips  design_1_L1toORAN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_L1toORAN_0_0] -no_script -sync -force -quiet
save_wave_config {/home/nsundriyal/Packetizer/Packetizer.wcfg}
close_sim
generate_target Simulation [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nsundriyal/Packetizer/Packetizer.ip_user_files/sim_scripts -ip_user_files_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files -ipstatic_source_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/modelsim} {questa=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/questa} {ies=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/ies} {xcelium=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/xcelium} {vcs=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/vcs} {riviera=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
run 10 us
update_ip_catalog -rebuild
open_bd_design {/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:L1toORAN:1.0 [get_ips  design_1_L1toORAN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_L1toORAN_0_0] -no_script -sync -force -quiet
save_wave_config {/home/nsundriyal/Packetizer/Packetizer.wcfg}
close_sim
generate_target Simulation [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nsundriyal/Packetizer/Packetizer.ip_user_files/sim_scripts -ip_user_files_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files -ipstatic_source_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/modelsim} {questa=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/questa} {ies=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/ies} {xcelium=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/xcelium} {vcs=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/vcs} {riviera=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
close_sim
