OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/image_proc/runs/first_run/tmp/merged.nom.lef
[INFO ODB-0223]     Created 14 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/image_proc/runs/first_run/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/image_proc/runs/first_run/tmp/signoff/36-fpga_sobel_top.p.def
[INFO ODB-0128] Design: fpga_sobel_top
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0130]     Created 33 pins.
[INFO ODB-0131]     Created 479463 components and 1785713 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1781808 connections.
[INFO ODB-0133]     Created 1074 nets and 3892 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/image_proc/runs/first_run/tmp/signoff/36-fpga_sobel_top.p.def
define_corners Typical
read_liberty -corner Typical /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/image_proc/runs/first_run/tmp/17-fpga_sobel_top.sdc'…
[WARNING] Did not save OpenROAD database!
Writing netlist to '/openlane/designs/image_proc/runs/first_run/tmp/signoff/36-fpga_sobel_top.nl.v'…
Writing powered netlist to '/openlane/designs/image_proc/runs/first_run/tmp/signoff/36-fpga_sobel_top.pnl.v'…
