// This file was generated by the create_regs script
#define APHY_CSR_BASE                                            0x7ee06000
#define APHY_CSR_ADDR_REV_ID                                     HW_REGISTER_RW( 0x7ee06000 ) 
#define APHY_CSR_GLBL_ADDR_DLL_RESET                             HW_REGISTER_RW( 0x7ee06004 ) 
#define APHY_CSR_GLBL_ADDR_DLL_RECAL                             HW_REGISTER_RW( 0x7ee06008 ) 
#define APHY_CSR_GLBL_ADDR_DLL_CNTRL                             HW_REGISTER_RW( 0x7ee0600c ) 
#define APHY_CSR_GLBL_ADDR_DLL_PH_LD_VAL                         HW_REGISTER_RW( 0x7ee06010 ) 
#define APHY_CSR_ADDR_MASTER_DLL_OUTPUT                          HW_REGISTER_RW( 0x7ee06014 ) 
#define APHY_CSR_ADDR_SLAVE_DLL_OFFSET                           HW_REGISTER_RW( 0x7ee06018 ) 
#define APHY_CSR_GLBL_ADR_MSTR_DLL_BYPEN                         HW_REGISTER_RW( 0x7ee0601c ) 
#define APHY_CSR_GLBL_ADR_DLL_LOCK_STAT                          HW_REGISTER_RW( 0x7ee06020 ) 
#define APHY_CSR_DDR_PLL_GLOBAL_RESET                            HW_REGISTER_RW( 0x7ee06024 ) 
#define APHY_CSR_DDR_PLL_POST_DIV_RESET                          HW_REGISTER_RW( 0x7ee06028 ) 
#define APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL0                         HW_REGISTER_RW( 0x7ee0602c ) 
#define APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL1                         HW_REGISTER_RW( 0x7ee06030 ) 
#define APHY_CSR_DDR_PLL_MDIV_VALUE                              HW_REGISTER_RW( 0x7ee06034 ) 
#define APHY_CSR_DDR_PLL_CONFIG_CNTRL                            HW_REGISTER_RW( 0x7ee06038 ) 
#define APHY_CSR_DDR_PLL_MISC_CNTRL                              HW_REGISTER_RW( 0x7ee0603c ) 
#define APHY_CSR_DDR_PLL_SPRDSPECT_CTRL0                         HW_REGISTER_RW( 0x7ee06040 ) 
#define APHY_CSR_DDR_PLL_SPRDSPECT_CTRL1                         HW_REGISTER_RW( 0x7ee06044 ) 
#define APHY_CSR_DDR_PLL_LOCK_STATUS                             HW_REGISTER_RW( 0x7ee06048 ) 
#define APHY_CSR_DDR_PLL_HOLD_CH                                 HW_REGISTER_RW( 0x7ee0604c ) 
#define APHY_CSR_DDR_PLL_ENABLE_CH                               HW_REGISTER_RW( 0x7ee06050 ) 
#define APHY_CSR_DDR_PLL_BYPASS                                  HW_REGISTER_RW( 0x7ee06054 ) 
#define APHY_CSR_DDR_PLL_PWRDWN                                  HW_REGISTER_RW( 0x7ee06058 ) 
#define APHY_CSR_DDR_PLL_CH0_DESKEW_CTRL                         HW_REGISTER_RW( 0x7ee0605c ) 
#define APHY_CSR_DDR_PLL_CH1_DESKEW_CTRL                         HW_REGISTER_RW( 0x7ee06060 ) 
#define APHY_CSR_DDR_PLL_DESKEW_STATUS                           HW_REGISTER_RW( 0x7ee06064 ) 
#define APHY_CSR_ADDR_PAD_DRV_SLEW_CTRL                          HW_REGISTER_RW( 0x7ee06068 ) 
#define APHY_CSR_ADDR_PAD_MISC_CTRL                              HW_REGISTER_RW( 0x7ee0606c ) 
#define APHY_CSR_ADDR_PVT_COMP_CTRL                              HW_REGISTER_RW( 0x7ee06070 ) 
#define APHY_CSR_ADDR_PVT_COMP_OVRD_CTRL                         HW_REGISTER_RW( 0x7ee06074 ) 
#define APHY_CSR_ADDR_PVT_COMP_STATUS                            HW_REGISTER_RW( 0x7ee06078 ) 
#define APHY_CSR_ADDR_PVT_COMP_DEBUG                             HW_REGISTER_RW( 0x7ee0607c ) 
#define APHY_CSR_PHY_BIST_CNTRL_SPR                              HW_REGISTER_RW( 0x7ee06080 ) 
#define APHY_CSR_PHY_BIST_CA_CRC_SPR                             HW_REGISTER_RW( 0x7ee06084 ) 
#define APHY_CSR_ADDR_SPR0_RW                                    HW_REGISTER_RW( 0x7ee06088 ) 
#define APHY_CSR_ADDR_SPR1_RO                                    HW_REGISTER_RW( 0x7ee0608c ) 
#define APHY_CSR_ADDR_SPR_RO                                     HW_REGISTER_RW( 0x7ee06090 ) 
