LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY HA IS
    PORT (
        in_1 : IN STD_LOGIC;
        in_2 : IN STD_LOGIC;
        S : OUT STD_LOGIC;
        Cout : OUT STD_LOGIC
    );
END HA;

ARCHITECTURE rtl OF HA IS
BEGIN
    S <= in_b1 XOR in_b2;
    Cout <= in_b1 AND in_b2;
END rtl;







SECBIT : IF (I = 1) GENERATE
U01 : FA PORT MAP(
  in_b1 => A(I),
  in_b2 => B(I),
  Cin => C(I),
  S => m_output(I-1),
  Cout => carry(I)
);
U11: HA PORT MAP(
  in_b1 =>carry(I-1) ,
  in_b2 =>m_output(I-1) ,
  S => Output(I),
  Cout => carry(I)
);
END GENERATE terAdd;