// Seed: 2390582948
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output logic [7:0] id_2;
  inout logic [7:0] id_1;
  assign id_3 = id_1[-1];
  assign id_2[-1] = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd41
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  logic [1 'b0 : id_3] id_9;
  ;
  assign id_2[-1] = id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_9
  );
endmodule
