library ieee;
use ieee.std_logic_1164.all;
entity dec7seg is
port(
bcd: in std_logic_vector(3 downto 0);
HEX: out std_logic_vector(6 downto 0)
);
end;
architecture a of dec7seg is
begin
with bcd select
HEX<= 
"1000000" when "0000",
"1111001" when "0001",
"1000000" when "0010",
"1000000" when "0011",
"1000000" when "0100",
"1000000" when "0101",
"1000000" when "0110",
"1000000" when "0111",
"1000000" when "1000",
"1000000" when "1001",
"1000000" when others;
end a;