read_verilog ../top.v
synth -encfile enc.file
write_verilog synth.v
