Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 00:27:39 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   499 |
| Unused register locations in slices containing registers |   922 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            3 |
|      3 |            4 |
|      4 |           19 |
|      5 |           16 |
|      6 |            6 |
|      7 |           47 |
|      8 |           27 |
|      9 |            6 |
|     10 |           18 |
|     11 |            3 |
|     12 |           14 |
|     13 |            8 |
|     14 |           10 |
|     15 |            5 |
|    16+ |          307 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1387 |          506 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |            1224 |          462 |
| Yes          | No                    | No                     |           11955 |         3410 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            6386 |         1578 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                                                        Set/Reset Signal                                                                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_1_in                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                               | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                               |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                         | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_2_U/usedw[6]_i_1__12_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_1_U/usedw[6]_i_1__21_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_0_U/usedw[6]_i_1__22_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_3_U/usedw[6]_i_1__11_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_2_U/usedw[6]_i_1__20_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_1_U/usedw[6]_i_1__13_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_3_U/usedw[6]_i_1__19_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_0_U/usedw[6]_i_1__10_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_1_U/usedw[6]_i_1__9_n_0                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_2_U/usedw[6]_i_1__8_n_0                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_3_U/usedw[6]_i_1_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_0_U/usedw[6]_i_1__0_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                            | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_1_U/usedw[6]_i_1__1_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_2_U/usedw[6]_i_1__2_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_3_U/usedw[6]_i_1__3_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/empty_n_reg_1[0]                                                                                                                                                                                              | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/dout_valid_reg_6[0]                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/dout_valid_reg_4[0]                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/E[0]                                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_0_U/usedw[6]_i_1__14_n_0                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/dout_valid_reg_2[0]                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/E[0]                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/empty_n_reg[0]                                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/empty_n_reg_0[0]                                                                                                                                                                                              | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/dout_valid_reg_0[0]                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_0                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_0                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_1_U/usedw[6]_i_1__17_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_2_U/usedw[6]_i_1__16_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_0_U/usedw[6]_i_1__18_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                             |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                             |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_3_U/usedw[6]_i_1__15_n_0                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/fixedData_V_tlast_V_U/mOutPtr[7]_i_1_n_0                                                                                                                                                                             | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/ce_r                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_0_U/usedw[9]_i_1__3_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_1_U/usedw[9]_i_1__0_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_0_U/usedw[9]_i_1_n_0                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_2_U/usedw[9]_i_1__1_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_1_U/usedw[9]_i_1__4_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_2_U/usedw[9]_i_1__5_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_3_U/usedw[9]_i_1__6_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/usedw[9]_i_1__2_n_0                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                             |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                      |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/indexGeneration_U0/indexGeneration_U0_Vj_idx_V_data_V_1_write                                                                                                                                              | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_0_U/full_n_reg_0                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_0_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/ap_CS_fsm_state15                                                                                                                                                                           | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/t_V_1_reg_226                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/p_19_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/ap_CS_fsm_state2                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/ap_NS_fsm1                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/t_V_reg_110_0                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                            |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                            |                                                                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                    |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_1_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_3_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vj_idx_V_data_V_2_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_2_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_1_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_0_U/pop                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                                                           |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1_n_0 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/O[1]                                                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_0                   |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/ap_enable_reg_pp0_iter1_i_1__2_n_0                                                                                                                                                                           | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                 |                                                                                                                                                                                                                                                                                                                               |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                              |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                           |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                             |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7                              |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                              |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                              |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/ce_r                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7                           |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                              |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7                              |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162/GapJunctionIP_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7                              |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7                             |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                             |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/ce_r_reg                               |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126/GapJunctionIP_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/indexGeneration_U0/E[0]                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/ce_r_reg                               |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/GapJunctionIP_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7                             |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/indexGeneration_U0/ap_CS_fsm_reg[2]_2[0]                                                                                                                                                                   | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/indexGeneration_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                   | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/indexGeneration_U0/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                   | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                        |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                                                               |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                        |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/readVoltages_U0_voltagesBackup_address0[0]                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               12 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/block_reg_5350                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                               |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/i_op_assign_reg_3401                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/t_V_reg_2370                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                  |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_NS_fsm19_out                                                                                                                                                                                            | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/E[0]                                                                                                                                                                                                                                                             |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                      |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/grp_getConductances_fu_70_C_data_V_data_3_write                                                                                                                            | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/p_i_reg_1210                                                                                                                                                                                                                     |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/j_V_reg_4240                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/grp_getVoltages_fu_86_V_data_V_data_3_write                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/ap_NS_fsm1                                                                                                                                                                                                                           |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_BLOCK_NUMB_4_U/U_fifo_w27_d3_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_rowBegin_V_U/U_fifo_w27_d3_A_x_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_rowEnd_V_c_U/U_fifo_w27_d3_A_x_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/start_for_execute_Block_codeRe_U0_U/shiftReg_ce                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/indexGeneration_U0/tmp_data_0_V_reg_134[26]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/simConfig_rowsToSimu_U/U_fifo_w27_d3_A_ram/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/simConfig_BLOCK_NUMB_U/U_fifo_w27_d3_A_ram/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                                              |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/ap_NS_fsm11_out                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                                               |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/pop                                                                                                                                                                                                           | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/pop_0                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_3_reg_8360                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_3_4_reg_841[31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_0_4_reg_8110                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_0_reg_806[31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_1_4_reg_8210                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_2_reg_8260                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_1_reg_816[31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/pop                                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_1_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/pop_7                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/pop_9                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_data_2_4_reg_831[31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/pop_1                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/pop_10                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/pop_2                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/pop_8                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_3_U/pop                                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[19]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we12                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we0332_out                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we0332_out                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we0230_out                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we0230_out                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we02                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we02                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/V_temp_data_U/I_calc_F_temp_data_ram_U/E[0]                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/ap_sync_reg_readVoltages_U0_ap_ready_reg_0[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/output_V_data_1_load_B                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/ce_r                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_2_U/pop                                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_1_U/pop                                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_0_U/pop                                                                                                                                                                                                | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_3_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_2_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_1_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/tmp_53_i_i_reg_5800                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_acc_V_data_0_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_3_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_0_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_V_data_2_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/output_V_data_1_payload_A[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/int_FirstRow[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/int_LastRow[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/int_size[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_1_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_0_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_2_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_V_data_3_U/pop                                                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_0_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_1_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/start_for_execute_Block_codeRe_U0_U/execute_Block_codeRe_U0_ap_ready                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_2_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/F_acc_V_data_3_U/pop                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we1327_out                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we1327_out                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we13                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we13                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we1225_out                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we1225_out                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/we12                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                            |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129/GapJunctionIP_ap_fexp_11_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                            |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                     |               13 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                               |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                           |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |               15 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                            |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/full_n_reg_1[0]                                                                                                                                                                             | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_4                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/full_n_reg_2[0]                                                                                                                                                                             | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_7                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_6                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_5                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_0                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_3                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_1                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_2                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_3                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_4                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_5                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/push_6                                                                                                                                                                                                       | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/full_n_reg_3[0]                                                                                                                                                                             | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/full_n_reg[0]                                                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/full_n_reg_0[0]                                                                                                                                                                             | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push                                                                                                                                                                                                          | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_data_V_data_1_U/push                                                                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_9                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/push_0                                                                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/push_1                                                                                                                                                                                               | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/push                                                                                                                                                                                                 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/push_2                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/push_3                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/push_4                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/push_5                                                                                                                                                                     | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/push_8                                                                                                                                                                                                        | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |               14 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                                    |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                          |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1_U198/GapJunctionIP_ap_dadd_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                              |                7 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U199/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                             |                8 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                             |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_rowsToSimu_2_U/U_fifo_w27_d2_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_rowsToSimu_5_U/U_fifo_w27_d2_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_rowsToSimu_1_U/U_fifo_w27_d2_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/V_SIZE_c_i_U/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/simConfig_BLOCK_NUMB_6_U/U_fifo_w27_d2_A_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/V_SIZE_c_i_U/internal_full_n_reg_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               14 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/tmp_data_0_V_1_reg_4290                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               21 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/writeV2calc_U0_simConfig_BLOCK_NUMBERS_V_read                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |                8 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/simConfig_rowBegin_V_2_U/U_fifo_w27_d2_A_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                               |               12 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/simConfig_rowEnd_V_c_U/U_fifo_w27_d2_A_ram/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/start_for_indexGeneration_U0_U/indexGeneration_U0_simConfig_BLOCK_NUMBERS_V_read                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_BLOCK_NUMB_1_U/U_fifo_w27_d2_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |                9 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_BLOCK_NUMB_5_U/U_fifo_w27_d2_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               18 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/simConfig_BLOCK_NUMB_2_U/U_fifo_w27_d2_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/ap_CS_fsm_state7                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |                9 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/ap_phi_mux_indvar_flatten_phi_fu_174_p41                                                                                                                                                                      | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/indvar_flatten_reg_170[53]_i_1_n_0                                                                                                                                                                                                                                  |               16 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/p_33_in                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               14 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/ap_CS_fsm_state4                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                               |               14 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/indvar_flatten_next_reg_3070                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                               |               14 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/indvar_flatten_reg_172[55]_i_2_n_0                                                                                                                                                                           | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/indvar_flatten_reg_172                                                                                                                                                                                                                                             |               14 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/writeV2calc_U0_Vi_idx_V_data_V_3_read                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               12 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_62_2_i_i_i_reg_4200                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               14 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_60_1_i_i_i_reg_3750                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_62_1_i_i_i_reg_4150                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               17 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_60_2_i_i_i_reg_3800                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               13 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |               32 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_data_2_3_reg_3540                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_data_0_reg_4300                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_data_2_reg_4400                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_3380                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_2_reg_7460                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_61_1_i_i_i_reg_3950                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/t_V_reg_2370                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_61_2_i_i_i_reg_4000                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/tmp_data_0_reg_4590                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/writeV2calc_U0/ap_enable_reg_pp0_iter10                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/ap_CS_fsm_state20                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg16_out                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                                          |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_reg_7260                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_3_reg_7560                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               27 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_4_reg_766[31]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_5_reg_7760                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_6_reg_786[31]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/input_V_data_0_load_B                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/input_V_data_0_payload_A[63]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/size_c_U/U_fifo_w32_d2_A_x_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/size_c17_U/U_fifo_w32_d2_A_x_ram/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_7_reg_796[31]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/grp_fu_378_ce                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |               41 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_fptrunc_64ns_32_2_1_U195/grp_fu_96_ce                                                                                                                             |                                                                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/size_assign_channel_U/U_fifo_w32_d2_A_x_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/V_SIZE_c_i_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/dataTemp1_1_reg_7360                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/ap_CS_fsm_state3                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |               17 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg15_out                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                   |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                                       |               13 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                                               |                9 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                                                                         |               10 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                                                               |               10 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                               |               18 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                         |               18 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                                                                                                                      |               11 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/blockControl_U0_simConfig_BLOCK_NUMBERS_V_read                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               31 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[98]_i_1_n_0                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                            |               23 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[98]_i_1__0_n_0                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                            |               19 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                            |               18 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                     |               18 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getConductances_fu_70/ap_NS_fsm12_out                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                               |               24 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/start_for_acc_U0_U/grp_fu_285_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               20 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/blockControl_U0/grp_getVoltages_fu_86/ap_NS_fsm10_out                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                               |               17 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_0_U/full_n_reg_0                                                                                                                                                                           | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |               24 |             95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/GapJunctionIP_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               19 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |               26 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/ap_CS_fsm_state12                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                               |               31 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               39 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/ap_phi_mux_indvar_flatten_phi_fu_174_p41                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               39 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i205_i_i_reg_5710                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               45 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i250_i_i_reg_6510                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               46 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i257_i_i_reg_6710                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               37 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i276_i_i_reg_6910                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               37 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i283_i_i_reg_7110                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               43 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/tmp_data_reg_332[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                               |               35 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212/ce_r                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                               |               60 |            219 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/I_calc_U0/tmp_data_0_9_reg_5600                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |               64 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/F_vector_data_0_3_reg_4860                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                               |               68 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i_i_i_reg_5310                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                               |               83 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/tmp_1_i224_i_i_reg_5910                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |               67 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_CS_fsm_reg[5]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/grp_readCalcData_fu_181_ap_start_reg2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |               82 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ap_CS_fsm_reg[4]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                               |               37 |            268 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/grp_readCalcData_fu_181_ap_start_reg1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |              120 |            384 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/grp_readCalcData_fu_181_ap_start_reg338_out                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                               |              107 |            384 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |              106 |            410 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                               |              256 |            448 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/V_read_U0/Vi_idx_V_data_V_3_U/SR[0]                                                                                                                                                                                                                                        |              234 |            591 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163/aclken                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                               |              224 |            849 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GapJunctionIP_0/inst/grp_execute_fu_148/calc_U0/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120/ce_r                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                               |              332 |           1146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                               |              507 |           1439 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


