Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: CRC_PWM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CRC_PWM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CRC_PWM"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : CRC_PWM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\Projekty\VSLI\lab2\PWM_CRC\PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <a_PWM> of entity <pwm>.
Parsing VHDL file "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_decoder.vhd" into library work
Parsing entity <CRC_decoder>.
Parsing architecture <a_CRC_decoder> of entity <crc_decoder>.
Parsing VHDL file "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_coder.vhd" into library work
Parsing entity <CRC_coder>.
Parsing architecture <a_CRC_coder> of entity <crc_coder>.
Parsing VHDL file "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_PWM.vhd" into library work
Parsing entity <CRC_PWM>.
Parsing architecture <a_CRC_PWM> of entity <crc_pwm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CRC_PWM> (architecture <a_CRC_PWM>) from library <work>.

Elaborating entity <CRC_coder> (architecture <a_CRC_coder>) from library <work>.

Elaborating entity <PWM> (architecture <a_PWM>) from library <work>.
WARNING:HDLCompiler:92 - "G:\Projekty\VSLI\lab2\PWM_CRC\PWM.vhd" Line 30: nr_w should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\Projekty\VSLI\lab2\PWM_CRC\PWM.vhd" Line 63: start should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\Projekty\VSLI\lab2\PWM_CRC\PWM.vhd" Line 64: filling should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\Projekty\VSLI\lab2\PWM_CRC\PWM.vhd" Line 69: start should be on the sensitivity list of the process

Elaborating entity <CRC_decoder> (architecture <a_CRC_decoder>) from library <work>.
WARNING:HDLCompiler:92 - "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_decoder.vhd" Line 82: crc_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_decoder.vhd" Line 83: data_in_crc_decoder should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CRC_PWM>.
    Related source file is "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_PWM.vhd".
    Summary:
	no macro.
Unit <CRC_PWM> synthesized.

Synthesizing Unit <CRC_coder>.
    Related source file is "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_coder.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <CRC_coder> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "G:\Projekty\VSLI\lab2\PWM_CRC\PWM.vhd".
    Found 8-bit register for signal <filling>.
    Found 1-bit register for signal <start>.
    Found 8-bit register for signal <count_out>.
    Found 8-bit register for signal <data_in>.
    Found 8-bit register for signal <period>.
    Found 8-bit adder for signal <data_out[7]_GND_7_o_add_3_OUT> created at line 39.
    Found 8-bit adder for signal <count_out[7]_GND_7_o_add_11_OUT> created at line 55.
    Found 8-bit 4-to-1 multiplexer for signal <GND_7_o_period[7]_mux_21_OUT> created at line 78.
    Found 8-bit comparator equal for signal <count_out[7]_period[7]_equal_11_o> created at line 52
    Found 8-bit comparator greater for signal <count_out[7]_filling[7]_LessThan_16_o> created at line 64
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <PWM> synthesized.

Synthesizing Unit <CRC_decoder>.
    Related source file is "G:\Projekty\VSLI\lab2\PWM_CRC\CRC_decoder.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator equal for signal <CRC_in[15]_CRC_o[15]_equal_1_o> created at line 82
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <CRC_decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Registers                                            : 5
 1-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 20
 1-bit xor2                                            : 18
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <count_out>: 1 register on signal <count_out>.
Unit <PWM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 20
 1-bit xor2                                            : 18
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CRC_PWM> ...

Optimizing unit <PWM> ...

Optimizing unit <CRC_decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CRC_PWM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CRC_PWM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 84
#      GND                         : 1
#      LUT2                        : 21
#      LUT3                        : 5
#      LUT4                        : 12
#      LUT5                        : 4
#      LUT6                        : 20
#      MUXCY                       : 12
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 33
#      FD                          : 8
#      FDCE                        : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 13
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  407600     0%  
 Number of Slice LUTs:                   62  out of  203800     0%  
    Number used as Logic:                62  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     67
   Number with an unused Flip Flop:      34  out of     67    50%  
   Number with an unused LUT:             5  out of     67     7%  
   Number of fully used LUT-FF pairs:    28  out of     67    41%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    500     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_global                         | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.093ns (Maximum Frequency: 477.806MHz)
   Minimum input arrival time before clock: 1.240ns
   Maximum output required time after clock: 3.015ns
   Maximum combinational path delay: 2.333ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_global'
  Clock period: 2.093ns (frequency: 477.806MHz)
  Total number of paths / destination ports: 759 / 32
-------------------------------------------------------------------------
Delay:               2.093ns (Levels of Logic = 10)
  Source:            PWM_block/count_out_5 (FF)
  Destination:       PWM_block/count_out_7 (FF)
  Source Clock:      clk_global rising
  Destination Clock: clk_global rising

  Data Path: PWM_block/count_out_5 to PWM_block/count_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  PWM_block/count_out_5 (PWM_block/count_out_5)
     LUT6:I0->O            9   0.043   0.450  PWM_block/count_out[7]_period[7]_equal_11_o82 (PWM_block/count_out[7]_period[7]_equal_11_o81)
     LUT6:I4->O            1   0.043   0.339  PWM_block/count_out[7]_period[7]_equal_11_o_inv1 (PWM_block/count_out[7]_period[7]_equal_11_o_inv)
     MUXCY:CI->O           1   0.014   0.000  PWM_block/Mcount_count_out_cy<0> (PWM_block/Mcount_count_out_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  PWM_block/Mcount_count_out_cy<1> (PWM_block/Mcount_count_out_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  PWM_block/Mcount_count_out_cy<2> (PWM_block/Mcount_count_out_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  PWM_block/Mcount_count_out_cy<3> (PWM_block/Mcount_count_out_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  PWM_block/Mcount_count_out_cy<4> (PWM_block/Mcount_count_out_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  PWM_block/Mcount_count_out_cy<5> (PWM_block/Mcount_count_out_cy<5>)
     MUXCY:CI->O           0   0.014   0.000  PWM_block/Mcount_count_out_cy<6> (PWM_block/Mcount_count_out_cy<6>)
     XORCY:CI->O           1   0.262   0.000  PWM_block/Mcount_count_out_xor<7> (PWM_block/Mcount_count_out7)
     FDCE:D                   -0.000          PWM_block/count_out_7
    ----------------------------------------
    Total                      2.093ns (0.678ns logic, 1.414ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_global'
  Total number of paths / destination ports: 180 / 66
-------------------------------------------------------------------------
Offset:              1.240ns (Levels of Logic = 3)
  Source:            data_in_global<2> (PAD)
  Destination:       PWM_block/period_7 (FF)
  Destination Clock: clk_global rising

  Data Path: data_in_global<2> to PWM_block/period_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.647  data_in_global_2_IBUF (data_in_global_2_IBUF)
     LUT6:I0->O            3   0.043   0.507  PWM_block/Madd_data_out[7]_GND_7_o_add_3_OUT_xor<5>111 (PWM_block/Madd_data_out[7]_GND_7_o_add_3_OUT_xor<5>11)
     LUT4:I1->O            2   0.043   0.000  PWM_block/Madd_data_out[7]_GND_7_o_add_3_OUT_xor<7>11 (PWM_block/data_out[7]_GND_7_o_add_3_OUT<7>)
     FDCE:D                   -0.000          PWM_block/filling_7
    ----------------------------------------
    Total                      1.240ns (0.086ns logic, 1.154ns route)
                                       (6.9% logic, 93.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_global'
  Total number of paths / destination ports: 313 / 9
-------------------------------------------------------------------------
Offset:              3.015ns (Levels of Logic = 10)
  Source:            PWM_block/data_in_4 (FF)
  Destination:       data_out_global<7> (PAD)
  Source Clock:      clk_global rising

  Data Path: PWM_block/data_in_4 to data_out_global<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.539  PWM_block/data_in_4 (PWM_block/data_in_4)
     LUT4:I0->O            2   0.043   0.355  decoder_block/CRC_o<0>31 (decoder_block/CRC_o<0>_bdd2)
     LUT5:I4->O            2   0.043   0.500  decoder_block/CRC_o<0>11 (decoder_block/CRC_o<0>)
     LUT6:I3->O            1   0.043   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_lut<0> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<0> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<1> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<2> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<3> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<3>)
     MUXCY:CI->O           8   0.150   0.444  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<4> (decoder_block/CRC_in[15]_CRC_o[15]_equal_1_o)
     LUT2:I0->O            1   0.043   0.339  decoder_block/Mmux_data_out_crc_decoder11 (data_out_global_0_OBUF)
     OBUF:I->O                 0.000          data_out_global_0_OBUF (data_out_global<0>)
    ----------------------------------------
    Total                      3.015ns (0.837ns logic, 2.178ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 200 / 8
-------------------------------------------------------------------------
Delay:               2.333ns (Levels of Logic = 10)
  Source:            data_in_global<4> (PAD)
  Destination:       data_out_global<7> (PAD)

  Data Path: data_in_global<4> to data_out_global<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.641  data_in_global_4_IBUF (data_in_global_4_IBUF)
     LUT6:I0->O            1   0.043   0.350  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_lut<0>_SW1 (N18)
     LUT6:I5->O            1   0.043   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_lut<0> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<0> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<1> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<2> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<3> (decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<3>)
     MUXCY:CI->O           8   0.150   0.444  decoder_block/Mcompar_CRC_in[15]_CRC_o[15]_equal_1_o_cy<4> (decoder_block/CRC_in[15]_CRC_o[15]_equal_1_o)
     LUT2:I0->O            1   0.043   0.339  decoder_block/Mmux_data_out_crc_decoder11 (data_out_global_0_OBUF)
     OBUF:I->O                 0.000          data_out_global_0_OBUF (data_out_global<0>)
    ----------------------------------------
    Total                      2.333ns (0.558ns logic, 1.775ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_global
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_global     |    2.093|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.15 secs
 
--> 

Total memory usage is 445676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

