Loading plugins phase: Elapsed time ==> 1s.656ms
Initializing data phase: Elapsed time ==> 12s.515ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -d CY8C5588AXI-060 -s C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Generated_Source\PSoC5 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0035: warning: Voltage Reference Warning: Vref '' is connected to terminal 'vminus' of '\ADC_SAR_B:ADC_SAR\' but no direct hardware connection exists.
 * C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\TopDesign\TopDesign.cysch (Instance 'vRef_8')
 * C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_v1_50\PSoC5\ADC_SAR_v1_50.cysch (Instance 'ADC_SAR')

ADD: pft.M0035: warning: Voltage Reference Warning: Vref '' is connected to terminal 'vminus' of '\ADC_SAR_A:ADC_SAR\' but no direct hardware connection exists.
 * C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\TopDesign\TopDesign.cysch (Instance 'vRef_7')
 * C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_v1_50\PSoC5\ADC_SAR_v1_50.cysch (Instance 'ADC_SAR')

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 38s.609ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.453ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Proto 2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -dcpsoc3 Proto 2.v -verilog
======================================================================

======================================================================
Compiling:  Proto 2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -dcpsoc3 Proto 2.v -verilog
======================================================================

======================================================================
Compiling:  Proto 2.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -dcpsoc3 -verilog Proto 2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Mar 05 10:03:30 2011


======================================================================
Compiling:  Proto 2.v
Program  :   vpp
Options  :    -yv2 -q10 Proto 2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Mar 05 10:03:30 2011

Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_50\CyControlReg_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_0\demux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_50\AMuxSeq_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_50\CyStatusReg_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Proto 2.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Proto 2.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -dcpsoc3 -verilog Proto 2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Mar 05 10:03:31 2011

Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\codegentemp\Proto 2.ctl'.
Linking 'C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\codegentemp\Proto 2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_50\CyControlReg_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_0\demux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_50\AMuxSeq_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_50\CyStatusReg_v1_50.v'.

tovif:  No errors.


======================================================================
Compiling:  Proto 2.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -dcpsoc3 -verilog Proto 2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Mar 05 10:03:32 2011

Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\codegentemp\Proto 2.ctl'.
Linking 'C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\codegentemp\Proto 2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_50\CyControlReg_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_0\demux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_50\AMuxSeq_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_50\CyStatusReg_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2787
	Net_2788
	Net_2789
	Net_2790
	Net_2791
	Net_2487
	Net_2460


Deleted 7 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing zero to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_15 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_14 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_13 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_12 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_11 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_10 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_9 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_8 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_7 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Col_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \Matrix_CR:clk\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Matrix_CR:rst\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Signal_In_A_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing Net_2660 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \ADC_SAR_B:vp_ctl_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vp_ctl_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vn_ctl_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vn_ctl_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vp_ctl_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vp_ctl_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vn_ctl_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:vn_ctl_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_B:soc\ to \LCD:tmpOE__LCDPort_net_0\
Aliasing \PGA_Stage2_B:Net_37\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_B:Net_38\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_B:Net_39\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_B:Net_47\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_B:Net_36\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_B:Net_37\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_B:Net_38\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_B:Net_40\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vp_ctl_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vp_ctl_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vn_ctl_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vn_ctl_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vp_ctl_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vp_ctl_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vn_ctl_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:vn_ctl_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_A:soc\ to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Signal_In_B_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_2_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Vref_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \VDAC8_0:Net_83\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \VDAC8_0:Net_81\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \VDAC8_0:Net_82\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Filter:Net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Filter:Net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Filter:Net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Debug_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \VDAC8_Debug:Net_83\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \VDAC8_Debug:Net_81\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \VDAC8_Debug:Net_82\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Reserved_net_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Reserved_net_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Reserved_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Reserved_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Reserved_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Reserved_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \Sync_1:Net_52\ to \LCD:tmpOE__LCDPort_net_0\
Aliasing \Sync_1:tmp__cydff_1_reg\\S\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Sync_1:tmp__cydff_2_asyncReset\ to \Sync_1:tmp__cydff_1_asyncReset\
Aliasing \Sync_1:tmp__cydff_2_clk\ to \Sync_1:tmp__cydff_1_clk\
Aliasing \Sync_1:tmp__cydff_2_reg\\S\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_7 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_A_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Row_B_net_7 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_6 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_5 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_4 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Row_B_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Debug_IRQ_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Row_IO_A_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \PGA_Stage1_A:Net_36\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_A:Net_37\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_A:Net_38\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage1_A:Net_40\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Matrix_Switch_ISR_Time_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Opamp_A_out_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Opamp_B_out_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Opamp_A_plus_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Opamp_B_plus_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing \Matrix_Channel:clk\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Matrix_Channel:rst\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_A:Net_37\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_A:Net_38\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_A:Net_39\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PGA_Stage2_A:Net_47\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \USBUART:tmpOE__dp_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \USBUART:tmpOE__dm_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Soft_Filter_Time_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_Row_IO_B_net_0 to \LCD:tmpOE__LCDPort_net_0\
Aliasing tmpOE__Pin_1_net_0 to \LCD:tmpOE__LCDPort_net_0\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire zero[8] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire tmpOE__Pin_Col_net_15[26] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_14[27] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_13[28] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_12[29] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_11[30] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_10[31] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_9[32] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_8[33] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_7[34] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_6[35] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_5[36] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_4[37] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_3[38] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_2[39] = zero[8]
Removing Lhs of wire tmpOE__Pin_Col_net_1[40] = zero[8]
Removing Rhs of wire tmpOE__Pin_Col_net_0[41] = \LCD:tmpOE__LCDPort_net_0\[7]
Removing Rhs of wire Net_2530[42] = \demux_1:tmp__demux_1_15_reg\[524]
Removing Rhs of wire Net_2529[43] = \demux_1:tmp__demux_1_14_reg\[523]
Removing Rhs of wire Net_2528[44] = \demux_1:tmp__demux_1_13_reg\[522]
Removing Rhs of wire Net_2527[45] = \demux_1:tmp__demux_1_12_reg\[521]
Removing Rhs of wire Net_2526[46] = \demux_1:tmp__demux_1_11_reg\[520]
Removing Rhs of wire Net_2525[47] = \demux_1:tmp__demux_1_10_reg\[519]
Removing Rhs of wire Net_2524[48] = \demux_1:tmp__demux_1_9_reg\[518]
Removing Rhs of wire Net_2523[49] = \demux_1:tmp__demux_1_8_reg\[517]
Removing Rhs of wire Net_631[50] = \demux_1:tmp__demux_1_7_reg\[516]
Removing Rhs of wire Net_630[51] = \demux_1:tmp__demux_1_6_reg\[515]
Removing Rhs of wire Net_2218[52] = \demux_1:tmp__demux_1_5_reg\[514]
Removing Rhs of wire Net_2217[53] = \demux_1:tmp__demux_1_4_reg\[513]
Removing Rhs of wire Net_2216[54] = \demux_1:tmp__demux_1_3_reg\[512]
Removing Rhs of wire Net_626[55] = \demux_1:tmp__demux_1_2_reg\[511]
Removing Rhs of wire Net_625[56] = \demux_1:tmp__demux_1_1_reg\[510]
Removing Rhs of wire Net_632[57] = \demux_1:tmp__demux_1_0_reg\[505]
Removing Rhs of wire output_enable[93] = \Matrix_CR:control_1\[97]
Removing Rhs of wire mtx_reset[95] = \Matrix_CR:control_0\[96]
Removing Rhs of wire input_enable[98] = \Matrix_CR:control_2\[99]
Removing Lhs of wire \Matrix_CR:clk\[110] = zero[8]
Removing Lhs of wire \Matrix_CR:rst\[111] = zero[8]
Removing Lhs of wire tmpOE__Pin_Signal_In_A_net_0[114] = tmpOE__Pin_Col_net_0[41]
Removing Rhs of wire row_count_2[126] = \Matrix_Channel:control_2\[527]
Removing Rhs of wire row_count_1[127] = \Matrix_Channel:control_1\[526]
Removing Rhs of wire row_count_0[128] = \Matrix_Channel:control_0\[525]
Removing Lhs of wire Net_2660[129] = tmpOE__Pin_Col_net_0[41]
Removing Rhs of wire Net_2644[137] = \demux_2:tmp__demux_2_0_reg\[125]
Removing Rhs of wire Net_2653[138] = \demux_2:tmp__demux_2_1_reg\[130]
Removing Rhs of wire Net_2647[139] = \demux_2:tmp__demux_2_2_reg\[131]
Removing Rhs of wire Net_2655[140] = \demux_2:tmp__demux_2_3_reg\[132]
Removing Rhs of wire Net_2649[141] = \demux_2:tmp__demux_2_4_reg\[133]
Removing Rhs of wire Net_2657[142] = \demux_2:tmp__demux_2_5_reg\[134]
Removing Rhs of wire Net_2651[143] = \demux_2:tmp__demux_2_6_reg\[135]
Removing Rhs of wire Net_2659[144] = \demux_2:tmp__demux_2_7_reg\[136]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_0\[153] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_2\[154] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_1\[155] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_3\[156] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_1\[157] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vp_ctl_3\[158] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_0\[159] = zero[8]
Removing Lhs of wire \ADC_SAR_B:vn_ctl_2\[160] = zero[8]
Removing Lhs of wire \ADC_SAR_B:Net_188\[163] = \ADC_SAR_B:Net_221\[162]
Removing Lhs of wire \ADC_SAR_B:soc\[169] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \PGA_Stage2_B:Net_37\[198] = zero[8]
Removing Lhs of wire \PGA_Stage2_B:Net_40\[199] = zero[8]
Removing Lhs of wire \PGA_Stage2_B:Net_38\[200] = zero[8]
Removing Lhs of wire \PGA_Stage2_B:Net_39\[201] = zero[8]
Removing Lhs of wire \PGA_Stage2_B:Net_47\[203] = zero[8]
Removing Lhs of wire \PGA_Stage1_B:Net_36\[212] = zero[8]
Removing Lhs of wire \PGA_Stage1_B:Net_39\[213] = zero[8]
Removing Lhs of wire \PGA_Stage1_B:Net_37\[214] = zero[8]
Removing Lhs of wire \PGA_Stage1_B:Net_38\[215] = zero[8]
Removing Lhs of wire \PGA_Stage1_B:Net_40\[217] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_0\[222] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_2\[223] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_1\[224] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_3\[225] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_1\[226] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vp_ctl_3\[227] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_0\[228] = zero[8]
Removing Lhs of wire \ADC_SAR_A:vn_ctl_2\[229] = zero[8]
Removing Lhs of wire \ADC_SAR_A:Net_188\[232] = \ADC_SAR_A:Net_221\[231]
Removing Lhs of wire \ADC_SAR_A:soc\[238] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Signal_In_B_net_0[261] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_2_net_0[267] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Vref_net_0[281] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \VDAC8_0:Net_83\[296] = zero[8]
Removing Lhs of wire \VDAC8_0:Net_81\[297] = zero[8]
Removing Lhs of wire \VDAC8_0:Net_82\[298] = zero[8]
Removing Lhs of wire \Filter:Net_1\[301] = zero[8]
Removing Lhs of wire \Filter:Net_4\[303] = zero[8]
Removing Lhs of wire \Filter:Net_5\[304] = zero[8]
Removing Lhs of wire tmpOE__Pin_Debug_net_0[309] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \VDAC8_Debug:Net_83\[316] = zero[8]
Removing Lhs of wire \VDAC8_Debug:Net_81\[317] = zero[8]
Removing Lhs of wire \VDAC8_Debug:Net_82\[318] = zero[8]
Removing Lhs of wire tmpOE__Pin_Reserved_net_5[323] = zero[8]
Removing Lhs of wire tmpOE__Pin_Reserved_net_4[324] = zero[8]
Removing Lhs of wire tmpOE__Pin_Reserved_net_3[325] = zero[8]
Removing Lhs of wire tmpOE__Pin_Reserved_net_2[326] = zero[8]
Removing Lhs of wire tmpOE__Pin_Reserved_net_1[327] = zero[8]
Removing Lhs of wire tmpOE__Pin_Reserved_net_0[328] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \Sync_1:Net_52\[349] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \Sync_1:tmp__cydff_1_asyncReset\[352] = mtx_reset[95]
Removing Lhs of wire \Sync_1:tmp__cydff_1_clk\[353] = Net_2818[354]
Removing Lhs of wire \Sync_1:tmp__cydff_1_reg\\R\[356] = mtx_reset[95]
Removing Lhs of wire \Sync_1:tmp__cydff_1_reg\\S\[357] = zero[8]
Removing Rhs of wire Net_2819[358] = \Sync_1:tmp__cydff_1_reg\[355]
Removing Lhs of wire \Sync_1:tmp__cydff_2_asyncReset\[359] = mtx_reset[95]
Removing Lhs of wire \Sync_1:tmp__cydff_2_clk\[360] = Net_2818[354]
Removing Lhs of wire \Sync_1:tmp__cydff_2_reg\\R\[362] = mtx_reset[95]
Removing Lhs of wire \Sync_1:tmp__cydff_2_reg\\S\[363] = zero[8]
Removing Lhs of wire \Sync_1:Net_2\[364] = \Sync_1:tmp__cydff_2_reg\[361]
Removing Lhs of wire tmpOE__Pin_Row_A_net_7[371] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_6[372] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_5[373] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_4[374] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_3[375] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_2[376] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_1[377] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_A_net_0[378] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Row_B_net_7[407] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_6[408] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_5[409] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_4[410] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_3[411] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_2[412] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_1[413] = zero[8]
Removing Lhs of wire tmpOE__Pin_Row_B_net_0[414] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Debug_IRQ_net_0[442] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Row_IO_A_net_0[450] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \PGA_Stage1_A:Net_36\[459] = zero[8]
Removing Lhs of wire \PGA_Stage1_A:Net_39\[460] = zero[8]
Removing Lhs of wire \PGA_Stage1_A:Net_37\[461] = zero[8]
Removing Lhs of wire \PGA_Stage1_A:Net_38\[462] = zero[8]
Removing Lhs of wire \PGA_Stage1_A:Net_40\[465] = zero[8]
Removing Lhs of wire tmpOE__Pin_Matrix_Switch_ISR_Time_net_0[467] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Opamp_A_out_net_0[474] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Opamp_B_out_net_0[485] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Opamp_A_plus_net_0[491] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Opamp_B_plus_net_0[497] = tmpOE__Pin_Col_net_0[41]
Removing Rhs of wire col_count_3[506] = \Matrix_Channel:control_6\[531]
Removing Rhs of wire col_count_2[507] = \Matrix_Channel:control_5\[530]
Removing Rhs of wire col_count_1[508] = \Matrix_Channel:control_4\[529]
Removing Rhs of wire col_count_0[509] = \Matrix_Channel:control_3\[528]
Removing Lhs of wire \Matrix_Channel:clk\[534] = zero[8]
Removing Lhs of wire \Matrix_Channel:rst\[535] = zero[8]
Removing Lhs of wire \PGA_Stage2_A:Net_37\[540] = zero[8]
Removing Lhs of wire \PGA_Stage2_A:Net_40\[541] = zero[8]
Removing Lhs of wire \PGA_Stage2_A:Net_38\[542] = zero[8]
Removing Lhs of wire \PGA_Stage2_A:Net_39\[543] = zero[8]
Removing Lhs of wire \PGA_Stage2_A:Net_47\[545] = zero[8]
Removing Lhs of wire \USBUART:tmpOE__dp_net_0\[589] = zero[8]
Removing Lhs of wire \USBUART:tmpOE__dm_net_0\[591] = zero[8]
Removing Lhs of wire tmpOE__Pin_Soft_Filter_Time_net_0[593] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_Row_IO_B_net_0[603] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire tmpOE__Pin_1_net_0[610] = tmpOE__Pin_Col_net_0[41]
Removing Lhs of wire \Sync_1:tmp__cydff_1_reg\\D\[615] = \Sync_1:Net_50\[346]
Removing Lhs of wire \Sync_1:tmp__cydff_2_reg\\D\[616] = Net_2819[358]

------------------------------------------------------
Aliased 0 equations, 162 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Col_net_0' (cost = 0):
tmpOE__Pin_Col_net_0 <=  ('1') ;

Note:  Virtual signal output_sync with ( cost: 306 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
output_sync <= ((output_enable and Net_1763));

Note:  Expanding virtual equation for '\Sync_1:SRGate_1:Net_8\' (cost = 0):
\Sync_1:SRGate_1:Net_8\ <= (capture_done);

Note:  Expanding virtual equation for '\Sync_1:Net_42\' (cost = 0):
\Sync_1:Net_42\ <= (not capture_done);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Sync_1:Net_45\' (cost = 1):
\Sync_1:Net_45\ <= ((not capture_done and \Sync_1:tmp__cydff_2_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Sync_1:Net_51\' (cost = 2):
\Sync_1:Net_51\ <= ((not capture_done and \Sync_1:tmp__cydff_2_reg\)
	OR mtx_reset);


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Sync_1:SRGate_1:Net_9\' (cost = 2):
\Sync_1:SRGate_1:Net_9\ <= ((not capture_done and \Sync_1:tmp__cydff_2_reg\)
	OR mtx_reset);


Substituting virtuals - pass 5:

Note: Virtual signal \Sync_1:Net_34\ Creating a cycle.

Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Sync_1:Net_50\' (cost = 3):
\Sync_1:Net_50\ <= ((not mtx_reset and not \Sync_1:Net_34\ and not \Sync_1:tmp__cydff_2_reg\)
	OR (not mtx_reset and not \Sync_1:Net_34\ and capture_done));


Substituting virtuals - pass 7:


----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\1.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya "-.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj" -dcpsoc3 "Proto 2.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.750ms
Setting sirev to ES1
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V1.0.0.7727, Family: PSoC3, Started at: Saturday, 05 March 2011 10:03:34
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -.fftp3sirev=ES1 -ya -.fftprj=C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj -dCY8C5588AXI-060 Proto 2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Info: ddb.M2005: Using "ATTRIBUTE" rule "\Opamp_A:ABuf\" to set attribute "placement_force" on "\Opamp_A:ABuf\". (App=cydsfit)
Info: ddb.M2005: Using "ATTRIBUTE" rule "\VDAC8_0:viDAC8\" to set attribute "placement_force" on "\VDAC8_0:viDAC8\". (App=cydsfit)
Info: ddb.M2005: Using "ATTRIBUTE" rule "\Opamp_B:ABuf\" to set attribute "placement_force" on "\Opamp_B:ABuf\". (App=cydsfit)
Design parsing phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Info: ddb.M2005: Using "ATTRIBUTE" rule "\Opamp_A:ABuf\" to set attribute "placement_force" on "\Opamp_A:ABuf\". (App=cydsfit)
Info: ddb.M2005: Using "ATTRIBUTE" rule "\Opamp_B:ABuf\" to set attribute "placement_force" on "\Opamp_B:ABuf\". (App=cydsfit)
Info: ddb.M2005: Using "ATTRIBUTE" rule "\VDAC8_0:viDAC8\" to set attribute "placement_force" on "\VDAC8_0:viDAC8\". (App=cydsfit)
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_2818:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_B_theACLK'. Fanout=1, Signal=\ADC_SAR_B:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_A_theACLK'. Fanout=1, Signal=\ADC_SAR_A:Net_221\
    Digital Clock 2: Automatic-assigning  clock 'Clock_Signal_Out'. Fanout=1, Signal=Net_1763
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: output_sync:macrocell.q
        Effective Clock: output_sync:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Sync_1:Net_50\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2819 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => DMA_Filter_B_Done ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_632 ,
            pad => Pin_Col(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_625 ,
            pad => Pin_Col(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(10)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2525 ,
            pad => Pin_Col(10)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(11)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2526 ,
            pad => Pin_Col(11)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(12)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2527 ,
            pad => Pin_Col(12)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(13)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2528 ,
            pad => Pin_Col(13)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(14)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2529 ,
            pad => Pin_Col(14)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(15)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2530 ,
            pad => Pin_Col(15)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_626 ,
            pad => Pin_Col(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2216 ,
            pad => Pin_Col(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2217 ,
            pad => Pin_Col(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2218 ,
            pad => Pin_Col(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_630 ,
            pad => Pin_Col(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_631 ,
            pad => Pin_Col(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(8)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2523 ,
            pad => Pin_Col(8)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Col(9)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2524 ,
            pad => Pin_Col(9)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \Opamp_Debug:Net_29\ ,
            pad => Pin_Debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Debug_IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => DMA_ADC_Done_A ,
            pad => Pin_Debug_IRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Matrix_Switch_ISR_Time(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Matrix_Switch_ISR_Time(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Opamp_A_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \Opamp_A:Net_29\ ,
            pad => Pin_Opamp_A_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Opamp_A_plus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_918 ,
            pad => Pin_Opamp_A_plus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Opamp_B_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \Opamp_B:Net_29\ ,
            pad => Pin_Opamp_B_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Opamp_B_plus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_920 ,
            pad => Pin_Opamp_B_plus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Reserved(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Reserved(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Reserved(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Reserved(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Reserved(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Reserved(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Reserved(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Reserved(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Reserved(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Reserved(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Reserved(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Reserved(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2644 ,
            analog_term => Net_2613 ,
            pad => Pin_Row_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2653 ,
            analog_term => Net_2614 ,
            pad => Pin_Row_A(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2647 ,
            analog_term => Net_2615 ,
            pad => Pin_Row_A(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2655 ,
            analog_term => Net_2616 ,
            pad => Pin_Row_A(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2649 ,
            analog_term => Net_2617 ,
            pad => Pin_Row_A(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2657 ,
            analog_term => Net_2618 ,
            pad => Pin_Row_A(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2651 ,
            analog_term => Net_2619 ,
            pad => Pin_Row_A(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_A(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2659 ,
            analog_term => Net_2620 ,
            pad => Pin_Row_A(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2644 ,
            analog_term => Net_2661 ,
            pad => Pin_Row_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2653 ,
            analog_term => Net_2663 ,
            pad => Pin_Row_B(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2647 ,
            analog_term => Net_2665 ,
            pad => Pin_Row_B(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2655 ,
            analog_term => Net_2667 ,
            pad => Pin_Row_B(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2649 ,
            analog_term => Net_2669 ,
            pad => Pin_Row_B(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2657 ,
            analog_term => Net_2671 ,
            pad => Pin_Row_B(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2651 ,
            analog_term => Net_2673 ,
            pad => Pin_Row_B(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_B(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 3
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_2659 ,
            analog_term => Net_2675 ,
            pad => Pin_Row_B(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_IO_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_2621 ,
            pad => Pin_Row_IO_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Row_IO_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_2677 ,
            pad => Pin_Row_IO_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Signal_In_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1919 ,
            pad => Pin_Signal_In_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Signal_In_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_2687 ,
            pad => Pin_Signal_In_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Soft_Filter_Time(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Pin_Soft_Filter_Time(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 2
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \Opamp_Vref:Net_29\ ,
            pad => Pin_Vref(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 1
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:dm(0)\
        Attributes:
            Alias: dm
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 65536
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \USBUART:dm(0)_PAD\ ,
            analog_term => \USBUART:Net_522\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:dp(0)\
        Attributes:
            Alias: dp
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: 32768
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \USBUART:dp(0)_PAD\ ,
            analog_term => \USBUART:Net_548\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2216, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_2216 (fanout=1)

    MacroCell: Name=Net_2217, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_2217 (fanout=1)

    MacroCell: Name=Net_2218, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_2218 (fanout=1)

    MacroCell: Name=Net_2523, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_2523 (fanout=1)

    MacroCell: Name=Net_2524, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_2524 (fanout=1)

    MacroCell: Name=Net_2525, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_2525 (fanout=1)

    MacroCell: Name=Net_2526, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_2526 (fanout=1)

    MacroCell: Name=Net_2527, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_2527 (fanout=1)

    MacroCell: Name=Net_2528, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_2528 (fanout=1)

    MacroCell: Name=Net_2529, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_2529 (fanout=1)

    MacroCell: Name=Net_2530, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_2530 (fanout=1)

    MacroCell: Name=Net_2644, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * !row_count_1 * !row_count_0
        );
        Output = Net_2644 (fanout=2)

    MacroCell: Name=Net_2647, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * row_count_1 * !row_count_0
        );
        Output = Net_2647 (fanout=2)

    MacroCell: Name=Net_2649, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * !row_count_1 * !row_count_0
        );
        Output = Net_2649 (fanout=2)

    MacroCell: Name=Net_2651, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * row_count_1 * !row_count_0
        );
        Output = Net_2651 (fanout=2)

    MacroCell: Name=Net_2653, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * !row_count_1 * row_count_0
        );
        Output = Net_2653 (fanout=2)

    MacroCell: Name=Net_2655, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * row_count_1 * row_count_0
        );
        Output = Net_2655 (fanout=2)

    MacroCell: Name=Net_2657, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * !row_count_1 * row_count_0
        );
        Output = Net_2657 (fanout=2)

    MacroCell: Name=Net_2659, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * row_count_1 * row_count_0
        );
        Output = Net_2659 (fanout=2)

    MacroCell: Name=Net_2698, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              input_enable * Net_2695
        );
        Output = Net_2698 (fanout=1)

    MacroCell: Name=Net_2705, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              input_enable * Net_2702
        );
        Output = Net_2705 (fanout=1)

    MacroCell: Name=Net_2819, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(output_sync)
            Reset  = (mtx_reset)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !mtx_reset * !\Sync_1:Net_34\ * capture_done
            + !mtx_reset * !\Sync_1:Net_34\ * !\Sync_1:tmp__cydff_2_reg\
        );
        Output = Net_2819 (fanout=3)

    MacroCell: Name=Net_625, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_625 (fanout=1)

    MacroCell: Name=Net_626, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_626 (fanout=1)

    MacroCell: Name=Net_630, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_630 (fanout=1)

    MacroCell: Name=Net_631, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_631 (fanout=1)

    MacroCell: Name=Net_632, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_632 (fanout=1)

    MacroCell: Name=\Sync_1:Net_34\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !mtx_reset * !\Sync_1:Net_34\ * !\Sync_1:tmp__cydff_2_reg\
            + capture_done
        );
        Output = \Sync_1:Net_34\ (fanout=2)

    MacroCell: Name=\Sync_1:tmp__cydff_2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(output_sync)
            Reset  = (mtx_reset)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2819
        );
        Output = \Sync_1:tmp__cydff_2_reg\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=output_sync, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_enable * Net_1763_local
        );
        Output = output_sync (fanout=18)
        Properties               : 
        {
            soft = 1
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Matrix_SR:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Matrix_CR:ctrl_reg\
        PORT MAP (
            control_7 => \Matrix_CR:control_7\ ,
            control_6 => \Matrix_CR:control_6\ ,
            control_5 => \Matrix_CR:control_5\ ,
            control_4 => \Matrix_CR:control_4\ ,
            control_3 => \Matrix_CR:control_3\ ,
            control_2 => input_enable ,
            control_1 => output_enable ,
            control_0 => mtx_reset );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Matrix_Channel:ctrl_reg\
        PORT MAP (
            control_7 => \Matrix_Channel:control_7\ ,
            control_6 => col_count_3 ,
            control_5 => col_count_2 ,
            control_4 => col_count_1 ,
            control_3 => col_count_0 ,
            control_2 => row_count_2 ,
            control_1 => row_count_1 ,
            control_0 => row_count_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_ADC_A
        PORT MAP (
            dmareq => Net_2698 ,
            termin => zero ,
            termout => DMA_ADC_Done_A );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_ADC_B
        PORT MAP (
            dmareq => Net_2705 ,
            termin => zero ,
            termout => DMA_ADC_Done_B );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_Debug
        PORT MAP (
            dmareq => DMA_Filter_A_Done ,
            termin => zero ,
            termout => Net_1909 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_Filter_A
        PORT MAP (
            dmareq => DMA_Filter_A_Done ,
            termin => zero ,
            termout => Net_1898 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =DMA_Filter_B
        PORT MAP (
            dmareq => DMA_Filter_B_Done ,
            termin => zero ,
            termout => capture_done );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_Debug_Fast
        PORT MAP (
            interrupt => DMA_ADC_Done_A );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Debug_Fast_2
        PORT MAP (
            interrupt => DMA_Filter_A_Done );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Debug_Slow
        PORT MAP (
            interrupt => capture_done );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_Matrix
        PORT MAP (
            interrupt => Net_2819 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\ADC_SAR_A:IRQ\
        PORT MAP (
            interrupt => Net_2695 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_B:IRQ\
        PORT MAP (
            interrupt => Net_2702 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_4\
        PORT MAP (
            interrupt => \USBUART:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_5\
        PORT MAP (
            interrupt => \USBUART:ept_int_5\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_6\
        PORT MAP (
            interrupt => \USBUART:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_7\
        PORT MAP (
            interrupt => \USBUART:ept_int_7\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_8\
        PORT MAP (
            interrupt => \USBUART:ept_int_8\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => \USBUART:Net_77\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
 Analog domain clock dividers :    0 :    4 :    4 :   0.00%
                         Pins :   65 :    7 :   72 :  90.28%
                   Macrocells :   31 :  161 :  192 :  16.15%
                Unique Pterms :   31 :  353 :  384 :   8.07%
                 Total Pterms :   32 :      :      : 
               Datapath Cells :    0 :   24 :   24 :   0.00%
                 Status Cells :    1 :   23 :   24 :   4.17%
         Control/Count7 Cells :    2 :   22 :   24 :   8.33%
                   Sync Cells :    0 :   92 :   92 :   0.00%
                         Drqs :    5 :   19 :   24 :  20.83%
                   Interrupts :   19 :   13 :   32 :  59.38%
             DSM Fixed Blocks :    0 :    1 :    1 :   0.00%
           VIDAC Fixed Blocks :    2 :    2 :    4 :  50.00%
              SC Fixed Blocks :    4 :    0 :    4 : 100.00%
      Comparator Fixed Blocks :    1 :    3 :    4 :  25.00%
           Opamp Fixed Blocks :    4 :    0 :    4 : 100.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    0 :    1 :    1 :   0.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             DFB Fixed Blocks :    1 :    0 :    1 : 100.00%
             USB Fixed Blocks :    1 :    0 :    1 : 100.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
             SAR Fixed Blocks :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.218ms
Tech mapping phase: Elapsed time ==> 1s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\PGA_Stage2_A:Net_17\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\PGA_Stage2_B:Net_17\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0054: The signal 'Net_2621' is constrained to occupy location 'Location AmuxbusL'. (App=cydsfit)
Info: apr.M0054: The signal 'Net_2677' is constrained to occupy location 'Location AmuxbusR'. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[Chip=0][IOP=(3)][IoId=(0)]: Pin_1(0) (fixed)
IO_1@[Chip=0][IOP=(3)][IoId=(1)]: Pin_2(0) (fixed)
IO_0@[Chip=0][IOP=(6)][IoId=(0)]: Pin_Col(0) (fixed)
IO_2@[Chip=0][IOP=(6)][IoId=(2)]: Pin_Col(1) (fixed)
IO_2@[Chip=0][IOP=(12)][IoId=(2)]: Pin_Col(10) (fixed)
IO_3@[Chip=0][IOP=(12)][IoId=(3)]: Pin_Col(11) (fixed)
IO_4@[Chip=0][IOP=(12)][IoId=(4)]: Pin_Col(12) (fixed)
IO_5@[Chip=0][IOP=(12)][IoId=(5)]: Pin_Col(13) (fixed)
IO_6@[Chip=0][IOP=(12)][IoId=(6)]: Pin_Col(14) (fixed)
IO_7@[Chip=0][IOP=(12)][IoId=(7)]: Pin_Col(15) (fixed)
IO_4@[Chip=0][IOP=(6)][IoId=(4)]: Pin_Col(2) (fixed)
IO_6@[Chip=0][IOP=(6)][IoId=(6)]: Pin_Col(3) (fixed)
IO_1@[Chip=0][IOP=(6)][IoId=(1)]: Pin_Col(4) (fixed)
IO_3@[Chip=0][IOP=(6)][IoId=(3)]: Pin_Col(5) (fixed)
IO_5@[Chip=0][IOP=(6)][IoId=(5)]: Pin_Col(6) (fixed)
IO_7@[Chip=0][IOP=(6)][IoId=(7)]: Pin_Col(7) (fixed)
IO_0@[Chip=0][IOP=(12)][IoId=(0)]: Pin_Col(8) (fixed)
IO_1@[Chip=0][IOP=(12)][IoId=(1)]: Pin_Col(9) (fixed)
IO_7@[Chip=0][IOP=(3)][IoId=(7)]: Pin_Debug(0) (fixed)
IO_7@[Chip=0][IOP=(1)][IoId=(7)]: Pin_Debug_IRQ(0) (fixed)
IO_5@[Chip=0][IOP=(1)][IoId=(5)]: Pin_Matrix_Switch_ISR_Time(0) (fixed)
IO_0@[Chip=0][IOP=(0)][IoId=(0)]: Pin_Opamp_A_out(0) (fixed)
IO_4@[Chip=0][IOP=(0)][IoId=(4)]: Pin_Opamp_A_plus(0) (fixed)
IO_1@[Chip=0][IOP=(0)][IoId=(1)]: Pin_Opamp_B_out(0) (fixed)
IO_2@[Chip=0][IOP=(0)][IoId=(2)]: Pin_Opamp_B_plus(0) (fixed)
IO_0@[Chip=0][IOP=(15)][IoId=(0)]: Pin_Reserved(0) (fixed)
IO_1@[Chip=0][IOP=(15)][IoId=(1)]: Pin_Reserved(1) (fixed)
IO_2@[Chip=0][IOP=(15)][IoId=(2)]: Pin_Reserved(2) (fixed)
IO_3@[Chip=0][IOP=(15)][IoId=(3)]: Pin_Reserved(3) (fixed)
IO_4@[Chip=0][IOP=(15)][IoId=(4)]: Pin_Reserved(4) (fixed)
IO_5@[Chip=0][IOP=(15)][IoId=(5)]: Pin_Reserved(5) (fixed)
IO_0@[Chip=0][IOP=(4)][IoId=(0)]: Pin_Row_A(0) (fixed)
IO_2@[Chip=0][IOP=(4)][IoId=(2)]: Pin_Row_A(1) (fixed)
IO_4@[Chip=0][IOP=(4)][IoId=(4)]: Pin_Row_A(2) (fixed)
IO_6@[Chip=0][IOP=(4)][IoId=(6)]: Pin_Row_A(3) (fixed)
IO_1@[Chip=0][IOP=(4)][IoId=(1)]: Pin_Row_A(4) (fixed)
IO_3@[Chip=0][IOP=(4)][IoId=(3)]: Pin_Row_A(5) (fixed)
IO_5@[Chip=0][IOP=(4)][IoId=(5)]: Pin_Row_A(6) (fixed)
IO_7@[Chip=0][IOP=(4)][IoId=(7)]: Pin_Row_A(7) (fixed)
IO_0@[Chip=0][IOP=(5)][IoId=(0)]: Pin_Row_B(0) (fixed)
IO_2@[Chip=0][IOP=(5)][IoId=(2)]: Pin_Row_B(1) (fixed)
IO_4@[Chip=0][IOP=(5)][IoId=(4)]: Pin_Row_B(2) (fixed)
IO_6@[Chip=0][IOP=(5)][IoId=(6)]: Pin_Row_B(3) (fixed)
IO_1@[Chip=0][IOP=(5)][IoId=(1)]: Pin_Row_B(4) (fixed)
IO_3@[Chip=0][IOP=(5)][IoId=(3)]: Pin_Row_B(5) (fixed)
IO_5@[Chip=0][IOP=(5)][IoId=(5)]: Pin_Row_B(6) (fixed)
IO_7@[Chip=0][IOP=(5)][IoId=(7)]: Pin_Row_B(7) (fixed)
IO_6@[Chip=0][IOP=(0)][IoId=(6)]: Pin_Row_IO_A(0) (fixed)
IO_6@[Chip=0][IOP=(1)][IoId=(6)]: Pin_Row_IO_B(0) (fixed)
IO_3@[Chip=0][IOP=(0)][IoId=(3)]: Pin_Signal_In_A(0) (fixed)
IO_2@[Chip=0][IOP=(1)][IoId=(2)]: Pin_Signal_In_B(0) (fixed)
IO_4@[Chip=0][IOP=(1)][IoId=(4)]: Pin_Soft_Filter_Time(0) (fixed)
IO_6@[Chip=0][IOP=(3)][IoId=(6)]: Pin_Vref(0) (fixed)
IO_0@[Chip=0][IOP=(2)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[Chip=0][IOP=(2)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[Chip=0][IOP=(2)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[Chip=0][IOP=(2)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[Chip=0][IOP=(2)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[Chip=0][IOP=(2)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[Chip=0][IOP=(2)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
Abuf[2]@[Chip=0][FFB(Abuf,2)]: \Opamp_A:ABuf\ (fixed)
Abuf[0]@[Chip=0][FFB(Abuf,0)]: \Opamp_B:ABuf\ (fixed)
IO_7@[Chip=0][IOP=(15)][IoId=(7)]: \USBUART:dm(0)\ (fixed)
IO_6@[Chip=0][IOP=(15)][IoId=(6)]: \USBUART:dp(0)\ (fixed)
VIDAC[0]@[Chip=0][FFB(VIDAC,0)]: \VDAC8_0:viDAC8\ (fixed)
SAR[0]@[Chip=0][FFB(SAR,0)]: \ADC_SAR_A:ADC_SAR\
Vref[3]@[Chip=0][FFB(Vref,3)]: \ADC_SAR_A:vRef_1024\
SAR[1]@[Chip=0][FFB(SAR,1)]: \ADC_SAR_B:ADC_SAR\
Abuf[3]@[Chip=0][FFB(Abuf,3)]: \Opamp_Debug:ABuf\
Abuf[1]@[Chip=0][FFB(Abuf,1)]: \Opamp_Vref:ABuf\
SC[0]@[Chip=0][FFB(SC,0)]: \PGA_Stage1_A:SC\
SC[1]@[Chip=0][FFB(SC,1)]: \PGA_Stage1_B:SC\
SC[2]@[Chip=0][FFB(SC,2)]: \PGA_Stage2_A:SC\
SC[3]@[Chip=0][FFB(SC,3)]: \PGA_Stage2_B:SC\
USB[0]@[Chip=0][FFB(USB,0)]: \USBUART:USB\
VIDAC[3]@[Chip=0][FFB(VIDAC,3)]: \VDAC8_Debug:viDAC8\
Comparator[3]@[Chip=0][FFB(Comparator,3)]: autoVrefComparator
Vref[10]@[Chip=0][FFB(Vref,10)]: vRef_8__auto_enable
Log: apr.M0058: The analog placement iterative improvement has progressed to temperature 0.13. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement has progressed to temperature 0.01. (App=cydsfit)
Analog Placement Results:
IO_0@[Chip=0][IOP=(3)][IoId=(0)]: Pin_1(0) (fixed)
IO_1@[Chip=0][IOP=(3)][IoId=(1)]: Pin_2(0) (fixed)
IO_0@[Chip=0][IOP=(6)][IoId=(0)]: Pin_Col(0) (fixed)
IO_2@[Chip=0][IOP=(6)][IoId=(2)]: Pin_Col(1) (fixed)
IO_2@[Chip=0][IOP=(12)][IoId=(2)]: Pin_Col(10) (fixed)
IO_3@[Chip=0][IOP=(12)][IoId=(3)]: Pin_Col(11) (fixed)
IO_4@[Chip=0][IOP=(12)][IoId=(4)]: Pin_Col(12) (fixed)
IO_5@[Chip=0][IOP=(12)][IoId=(5)]: Pin_Col(13) (fixed)
IO_6@[Chip=0][IOP=(12)][IoId=(6)]: Pin_Col(14) (fixed)
IO_7@[Chip=0][IOP=(12)][IoId=(7)]: Pin_Col(15) (fixed)
IO_4@[Chip=0][IOP=(6)][IoId=(4)]: Pin_Col(2) (fixed)
IO_6@[Chip=0][IOP=(6)][IoId=(6)]: Pin_Col(3) (fixed)
IO_1@[Chip=0][IOP=(6)][IoId=(1)]: Pin_Col(4) (fixed)
IO_3@[Chip=0][IOP=(6)][IoId=(3)]: Pin_Col(5) (fixed)
IO_5@[Chip=0][IOP=(6)][IoId=(5)]: Pin_Col(6) (fixed)
IO_7@[Chip=0][IOP=(6)][IoId=(7)]: Pin_Col(7) (fixed)
IO_0@[Chip=0][IOP=(12)][IoId=(0)]: Pin_Col(8) (fixed)
IO_1@[Chip=0][IOP=(12)][IoId=(1)]: Pin_Col(9) (fixed)
IO_7@[Chip=0][IOP=(3)][IoId=(7)]: Pin_Debug(0) (fixed)
IO_7@[Chip=0][IOP=(1)][IoId=(7)]: Pin_Debug_IRQ(0) (fixed)
IO_5@[Chip=0][IOP=(1)][IoId=(5)]: Pin_Matrix_Switch_ISR_Time(0) (fixed)
IO_0@[Chip=0][IOP=(0)][IoId=(0)]: Pin_Opamp_A_out(0) (fixed)
IO_4@[Chip=0][IOP=(0)][IoId=(4)]: Pin_Opamp_A_plus(0) (fixed)
IO_1@[Chip=0][IOP=(0)][IoId=(1)]: Pin_Opamp_B_out(0) (fixed)
IO_2@[Chip=0][IOP=(0)][IoId=(2)]: Pin_Opamp_B_plus(0) (fixed)
IO_0@[Chip=0][IOP=(15)][IoId=(0)]: Pin_Reserved(0) (fixed)
IO_1@[Chip=0][IOP=(15)][IoId=(1)]: Pin_Reserved(1) (fixed)
IO_2@[Chip=0][IOP=(15)][IoId=(2)]: Pin_Reserved(2) (fixed)
IO_3@[Chip=0][IOP=(15)][IoId=(3)]: Pin_Reserved(3) (fixed)
IO_4@[Chip=0][IOP=(15)][IoId=(4)]: Pin_Reserved(4) (fixed)
IO_5@[Chip=0][IOP=(15)][IoId=(5)]: Pin_Reserved(5) (fixed)
IO_0@[Chip=0][IOP=(4)][IoId=(0)]: Pin_Row_A(0) (fixed)
IO_2@[Chip=0][IOP=(4)][IoId=(2)]: Pin_Row_A(1) (fixed)
IO_4@[Chip=0][IOP=(4)][IoId=(4)]: Pin_Row_A(2) (fixed)
IO_6@[Chip=0][IOP=(4)][IoId=(6)]: Pin_Row_A(3) (fixed)
IO_1@[Chip=0][IOP=(4)][IoId=(1)]: Pin_Row_A(4) (fixed)
IO_3@[Chip=0][IOP=(4)][IoId=(3)]: Pin_Row_A(5) (fixed)
IO_5@[Chip=0][IOP=(4)][IoId=(5)]: Pin_Row_A(6) (fixed)
IO_7@[Chip=0][IOP=(4)][IoId=(7)]: Pin_Row_A(7) (fixed)
IO_0@[Chip=0][IOP=(5)][IoId=(0)]: Pin_Row_B(0) (fixed)
IO_2@[Chip=0][IOP=(5)][IoId=(2)]: Pin_Row_B(1) (fixed)
IO_4@[Chip=0][IOP=(5)][IoId=(4)]: Pin_Row_B(2) (fixed)
IO_6@[Chip=0][IOP=(5)][IoId=(6)]: Pin_Row_B(3) (fixed)
IO_1@[Chip=0][IOP=(5)][IoId=(1)]: Pin_Row_B(4) (fixed)
IO_3@[Chip=0][IOP=(5)][IoId=(3)]: Pin_Row_B(5) (fixed)
IO_5@[Chip=0][IOP=(5)][IoId=(5)]: Pin_Row_B(6) (fixed)
IO_7@[Chip=0][IOP=(5)][IoId=(7)]: Pin_Row_B(7) (fixed)
IO_6@[Chip=0][IOP=(0)][IoId=(6)]: Pin_Row_IO_A(0) (fixed)
IO_6@[Chip=0][IOP=(1)][IoId=(6)]: Pin_Row_IO_B(0) (fixed)
IO_3@[Chip=0][IOP=(0)][IoId=(3)]: Pin_Signal_In_A(0) (fixed)
IO_2@[Chip=0][IOP=(1)][IoId=(2)]: Pin_Signal_In_B(0) (fixed)
IO_4@[Chip=0][IOP=(1)][IoId=(4)]: Pin_Soft_Filter_Time(0) (fixed)
IO_6@[Chip=0][IOP=(3)][IoId=(6)]: Pin_Vref(0) (fixed)
IO_0@[Chip=0][IOP=(2)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[Chip=0][IOP=(2)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[Chip=0][IOP=(2)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[Chip=0][IOP=(2)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[Chip=0][IOP=(2)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[Chip=0][IOP=(2)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[Chip=0][IOP=(2)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
Abuf[2]@[Chip=0][FFB(Abuf,2)]: \Opamp_A:ABuf\ (fixed)
Abuf[0]@[Chip=0][FFB(Abuf,0)]: \Opamp_B:ABuf\ (fixed)
IO_7@[Chip=0][IOP=(15)][IoId=(7)]: \USBUART:dm(0)\ (fixed)
IO_6@[Chip=0][IOP=(15)][IoId=(6)]: \USBUART:dp(0)\ (fixed)
VIDAC[0]@[Chip=0][FFB(VIDAC,0)]: \VDAC8_0:viDAC8\ (fixed)
SAR[0]@[Chip=0][FFB(SAR,0)]: \ADC_SAR_A:ADC_SAR\
Vref[3]@[Chip=0][FFB(Vref,3)]: \ADC_SAR_A:vRef_1024\
SAR[1]@[Chip=0][FFB(SAR,1)]: \ADC_SAR_B:ADC_SAR\
Abuf[3]@[Chip=0][FFB(Abuf,3)]: \Opamp_Debug:ABuf\
Abuf[1]@[Chip=0][FFB(Abuf,1)]: \Opamp_Vref:ABuf\
SC[2]@[Chip=0][FFB(SC,2)]: \PGA_Stage1_A:SC\
SC[1]@[Chip=0][FFB(SC,1)]: \PGA_Stage1_B:SC\
SC[0]@[Chip=0][FFB(SC,0)]: \PGA_Stage2_A:SC\
SC[3]@[Chip=0][FFB(SC,3)]: \PGA_Stage2_B:SC\
USB[0]@[Chip=0][FFB(USB,0)]: \USBUART:USB\
VIDAC[3]@[Chip=0][FFB(VIDAC,3)]: \VDAC8_Debug:viDAC8\
Comparator[1]@[Chip=0][FFB(Comparator,1)]: autoVrefComparator
Vref[10]@[Chip=0][FFB(Vref,10)]: vRef_8__auto_enable

Analog Placement phase: Elapsed time ==> 18s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=2 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_2621 => (GPIO P0[6] (104)) (Location AmuxbusL (1295)) 
Route#3366: 
  (Location AmuxbusL (1295)) [amuxbusL [531]] 
    (GPIO P0[6] Sw__0c (106)##) [GPIO P0[6] Sw__0b [038]] (GPIO P0[6] Sw__0a (105)) [GPIO P0[6] Wire [572]] 
    (GPIO P0[6] (104)) 
Connect Signal: Net_2613 => (GPIO P4[0] (228)) 
Route#3367: 
  (GPIO P4[0] (228)) 
Connect Signal: Net_2614 => (GPIO P4[2] (238)) 
Route#3368: 
  (GPIO P4[2] (238)) 
Connect Signal: Net_2615 => (GPIO P4[4] (248)) 
Route#3369: 
  (GPIO P4[4] (248)) 
Connect Signal: Net_2616 => (GPIO P4[6] (258)) 
Route#3370: 
  (GPIO P4[6] (258)) 
Connect Signal: Net_2617 => (GPIO P4[1] (233)) 
Route#3371: 
  (GPIO P4[1] (233)) 
Connect Signal: Net_2618 => (GPIO P4[3] (243)) 
Route#3372: 
  (GPIO P4[3] (243)) 
Connect Signal: Net_2619 => (GPIO P4[5] (253)) 
Route#3373: 
  (GPIO P4[5] (253)) 
Connect Signal: Net_2620 => (GPIO P4[7] (263)) 
Route#3374: 
  (GPIO P4[7] (263)) 
Connect Signal: Net_2677 => (GPIO P1[6] (418)) (Location AmuxbusR (1296)) 
Route#3377: 
  (Location AmuxbusR (1296)) [amuxbusR [575]] 
    (GPIO P1[6] Sw__0c (420)##) [GPIO P1[6] Sw__0b [160]] (GPIO P1[6] Sw__0a (419)) [GPIO P1[6] Wire [663]] 
    (GPIO P1[6] (418)) 
Connect Signal: Net_2661 => (GPIO P5[0] (348)) 
Route#3378: 
  (GPIO P5[0] (348)) 
Connect Signal: Net_2663 => (GPIO P5[2] (358)) 
Route#3379: 
  (GPIO P5[2] (358)) 
Connect Signal: Net_2665 => (GPIO P5[4] (368)) 
Route#3380: 
  (GPIO P5[4] (368)) 
Connect Signal: Net_2667 => (GPIO P5[6] (378)) 
Route#3381: 
  (GPIO P5[6] (378)) 
Connect Signal: Net_2669 => (GPIO P5[1] (353)) 
Route#3382: 
  (GPIO P5[1] (353)) 
Connect Signal: Net_2671 => (GPIO P5[3] (363)) 
Route#3383: 
  (GPIO P5[3] (363)) 
Connect Signal: Net_2673 => (GPIO P5[5] (373)) 
Route#3384: 
  (GPIO P5[5] (373)) 
Connect Signal: Net_2675 => (GPIO P5[7] (383)) 
Route#3385: 
  (GPIO P5[7] (383)) 
Connect Signal: \Opamp_Debug:Net_29\ => (GPIO P3[7] (223)) (abuf3- (494)) (abuf3out (495)) 
Route#3388: 
  (abuf3out (495)) [GPIO P3[7] Wire [616]] 
    (abuf32abuf3- Sw__0c (503)##) [abuf32abuf3- Sw__0b [192]] (abuf32abuf3- Sw__0a (502)) [abuf3- Wire [581]] 
    (abuf3- (494)) 
  (abuf3out (495)) [GPIO P3[7] Wire [616]] 
    (GPIO P3[7] (223)) 
Connect Signal: \Opamp_A:Net_29\ => (GPIO P0[0] (000)) (abuf2- (488)) (abuf2out (489)) 
Route#3389: 
  (abuf2out (489)) [GPIO P0[0] Wire [530]] 
    (abuf22abuf2- Sw__0c (499)##) [abuf22abuf2- Sw__0b [190]] (abuf22abuf2- Sw__0a (498)) [abuf2- Wire [569]] 
    (abuf2- (488)) 
  (abuf2out (489)) [GPIO P0[0] Wire [530]] 
    (GPIO P0[0] (000)) 
Connect Signal: Net_918 => (GPIO P0[4] (057)) (abuf2+ (487)) 
Route#3390: 
  (abuf2+ (487)) [abuf2+ Wire [558]] 
    (GPIO P0[4] Seg Sw__0c (063)##) [GPIO P0[4] Seg Sw__0b [023]] (GPIO P0[4] Seg Sw__0a (062)) [GPIO P0[4] Wire [557]] 
    (GPIO P0[4] (057)) 
Connect Signal: \Opamp_B:Net_29\ => (GPIO P0[1] (005)) (abuf0- (485)) (abuf0out (486)) 
Route#3391: 
  (abuf0out (486)) [GPIO P0[1] Wire [533]] 
    (abuf02abuf0- Sw__0c (497)##) [abuf02abuf0- Sw__0b [189]] (abuf02abuf0- Sw__0a (496)) [abuf0- Wire [554]] 
    (abuf0- (485)) 
  (abuf0out (486)) [GPIO P0[1] Wire [533]] 
    (GPIO P0[1] (005)) 
Connect Signal: Net_920 => (GPIO P0[2] (010)) (abuf0+ (484)) 
Route#3392: 
  (abuf0+ (484)) [abuf0+ Wire [537]] 
    (GPIO P0[2] Seg Sw__0c (016)##) [GPIO P0[2] Seg Sw__0b [006]] (GPIO P0[2] Seg Sw__0a (015)) [GPIO P0[2] Wire [535]] 
    (GPIO P0[2] (010)) 
Connect Signal: Net_1919 => (GPIO P0[3] (044)) (SC/CT 2in- (913)) 
Route#3412: 
  (SC/CT 2in- (913)) [sc2 in- Wire [708]] 
    (sc2 in- Sw__1a (976)) [sc2 in- Sw__1b [405]] (sc2 in- Sw__1c (977)##) [AGL[7] [548]] 
    (GPIO P0[3] Sw__1c (048)##) [GPIO P0[3] Sw__1b [017]] (GPIO P0[3] Sw__1a (047)) [GPIO P0[3] Wire [553]] 
    (GPIO P0[3] (044)) 
Connect Signal: Net_2687 => (GPIO P1[2] (398)) (SC/CT 1in- (914)) 
Route#3394: 
  (SC/CT 1in- (914)) [sc1 in- Wire [709]] 
    (sc1 in- Sw__4a (1030)) [sc1 in- Sw__4b [432]] (sc1 in- Sw__4c (1031)##) [AGR[2] [650]] 
    (GPIO P1[2] Sw__1c (402)##) [GPIO P1[2] Sw__1b [153]] (GPIO P1[2] Sw__1a (401)) [GPIO P1[2] Wire [659]] 
    (GPIO P1[2] (398)) 
Connect Signal: \Opamp_Vref:Net_29\ => (GPIO P3[6] (218)) (abuf1- (491)) (abuf1out (492)) 
Route#3395: 
  (abuf1out (492)) [GPIO P3[6] Wire [615]] 
    (abuf12abuf1- Sw__0c (501)##) [abuf12abuf1- Sw__0b [191]] (abuf12abuf1- Sw__0a (500)) [abuf1- Wire [601]] 
    (abuf1- (491)) 
  (abuf1out (492)) [GPIO P3[6] Wire [615]] 
    (GPIO P3[6] (218)) 
Connect Signal: signal_A => (SAR0 Vp (646)) (SC/CT 0out (920)) 
Route#3413: 
  (SC/CT 0out (920)) [sc0 out Wire [715]] 
    (sc0 out Sw__0a (960)) [sc0 out Sw__0b [397]] (sc0 out Sw__0c (961)##) [AGL[5] [534]] 
    (SAR vplus sw L__1c (654)##) [SAR vplus sw L__1b [256]] (SAR vplus sw L__1a (653)) [SAR vplus wire L [687]] 
    (SAR0 Vp (646)) 
Connect Signal: \ADC_SAR_A:Net_126\ => (SAR0 Vn (647)) (SAR1 Vn (700)) (Comparator 1- (758)) (VRef Block 1.024v AutoEnable (1157)) 
Route#2000265001: 
  (VRef Block 1.024v AutoEnable (1157)) [1.024v_vref_auto Wire [737]] 
    (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP3 Vref Mux__0c (1199)##) [CMP3 Vref Mux__0b [504]] (CMP3 Vref Mux__0a (1198)) [comp3- Wire [704]] 
    (comp3- Sw__4a (906)) [comp3- Sw__4b [376]] (comp3- Sw__4c (907)##) [abusR3 [599]] 
    (SAR vminus sw R__4c (735)##) [SAR vminus sw R__4b [294]] (SAR vminus sw R__4a (734)) [SAR vminus wire R [694]] 
    (SAR1 Vn (700)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP0 Vref Mux__0c (1187)##) [CMP0 Vref Mux__0b [498]] (CMP0 Vref Mux__0a (1186)) [comp0- Wire [701]] 
    (comp0- Sw__1a (786)) [comp0- Sw__1b [316]] (comp0- Sw__1c (787)##) [AGL[4] [532]] 
    (SAR vminus sw L__1c (676)##) [SAR vminus sw L__1b [267]] (SAR vminus sw L__1a (675)) [SAR vminus wire L [688]] 
    (SAR0 Vn (647)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP1 Vref Mux__0c (1191)##) [CMP1 Vref Mux__0b [500]] (CMP1 Vref Mux__0a (1190)) [comp1- Wire [703]] 
    (Comparator 1- (758)) 
Connect Signal: \ADC_SAR_A:Net_215\ => (SAR0 extvref (649)) 
Route#3398: 
  (SAR0 extvref (649)) 
Connect Signal: \ADC_SAR_A:Net_248\ => (SAR0 vref (650)) (VRef Block 1.024v (1154)) (SAR1 vref (703)) (abuf1+ (490)) (SC/CT 2in+ (917)) (SC/CT 1in+ (918)) 
Route#2000265002: 
  (VRef Block 1.024v AutoEnable (1157)) [1.024v_vref_auto Wire [737]] 
    (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP3 Vref Mux__0c (1199)##) [CMP3 Vref Mux__0b [504]] (CMP3 Vref Mux__0a (1198)) [comp3- Wire [704]] 
    (comp3- Sw__4a (906)) [comp3- Sw__4b [376]] (comp3- Sw__4c (907)##) [abusR3 [599]] 
    (SAR vminus sw R__4c (735)##) [SAR vminus sw R__4b [294]] (SAR vminus sw R__4a (734)) [SAR vminus wire R [694]] 
    (SAR1 Vn (700)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP0 Vref Mux__0c (1187)##) [CMP0 Vref Mux__0b [498]] (CMP0 Vref Mux__0a (1186)) [comp0- Wire [701]] 
    (comp0- Sw__1a (786)) [comp0- Sw__1b [316]] (comp0- Sw__1c (787)##) [AGL[4] [532]] 
    (SAR vminus sw L__1c (676)##) [SAR vminus sw L__1b [267]] (SAR vminus sw L__1a (675)) [SAR vminus wire L [688]] 
    (SAR0 Vn (647)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP1 Vref Mux__0c (1191)##) [CMP1 Vref Mux__0b [500]] (CMP1 Vref Mux__0a (1190)) [comp1- Wire [703]] 
    (Comparator 1- (758)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (SAR vref sw L__0c (692)!!) [SAR vref sw L__0b [275]] (SAR vref sw L__0a (691)) [SAR vref wire L [690]] 
    (SAR0 vref (650)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (SAR vref sw R__0c (745)!!) [SAR vref sw R__0b [299]] (SAR vref sw R__0a (744)) [SAR vref wire R [696]] 
    (SAR1 vref (703)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (GPIO P3[5] Mux 1.024v_vref Wire Sw (209)) [GPIO P3[5] Mux 1.024v_vref Wire [606]] 
    (GPIO P3[5] Mux__0c (192)!!) [GPIO P3[5] Mux__0b [071]] (GPIO P3[5] Mux__0a (191)) [abuf1+ Wire [605]] 
    (abuf1+ (490)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (1.024v_vref switch__5a (1169)) [1.024v_vref switch__5b [490]] (1.024v_vref switch__5c (1170)##) [sc2 in+ Wire [712]] 
    (SC/CT 2in+ (917)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (1.024v_vref switch__6a (1171)) [1.024v_vref switch__6b [491]] (1.024v_vref switch__6c (1172)##) [sc1 in+ Wire [713]] 
    (SC/CT 1in+ (918)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (VRef Block 1.024v (1154)) 
Connect Signal: \ADC_SAR_A:Net_257\ => (SAR0 vrefhi_out (648)) 
Route#3400: 
  (SAR0 vrefhi_out (648)) 
Connect Signal: signal_B => (SAR1 Vp (699)) (SC/CT 3out (923)) 
Route#3416: 
  (SC/CT 3out (923)) [sc3 out Wire [718]] 
    (sc3 out Sw__0a (1104)) [sc3 out Sw__0b [469]] (sc3 out Sw__0c (1105)##) [AGR[4] [576]] 
    (SAR vplus sw R__0c (705)##) [SAR vplus sw R__0b [279]] (SAR vplus sw R__0a (704)) [SAR vplus wire R [693]] 
    (SAR1 Vp (699)) 
Connect Signal: \ADC_SAR_B:Net_215\ => (SAR1 extvref (702)) 
Route#3402: 
  (SAR1 extvref (702)) 
Connect Signal: \ADC_SAR_B:Net_257\ => (SAR1 vrefhi_out (701)) 
Route#3403: 
  (SAR1 vrefhi_out (701)) 
Connect Signal: Net_378 => (abuf3+ (493)) (VIDAC Vout 3 (569)) 
Route#3404: 
  (VIDAC Vout 3 (569)) [v3 Wire [682]] 
    (v3 Sw__2a (632)) [v3 Sw__2b [248]] (v3 Sw__2c (633)##) [AGR[5] [578]] 
    (GPIO P3[3] Mux AGR[5] Sw (164)) [GPIO P3[3] Mux AGR[5] [589]] 
    (GPIO P3[3] Mux__2c (149)!!) [GPIO P3[3] Mux__2b [056]] (GPIO P3[3] Mux__2a (148)) [abuf3+ Wire [586]] 
    (abuf3+ (493)) 
Connect Signal: Net_2251 => (SC/CT 2out (921)) (SC/CT 0in- (912)) 
Route#3405: 
  (SC/CT 0in- (912)) [sc0 in- Wire [707]] 
    (sc0 in- Sw__1a (928)) [sc0 in- Sw__1b [381]] (sc0 in- Sw__1c (929)##) [AGL[6] [536]] 
    (sc2 out Sw__1c (1011)##) [sc2 out Sw__1b [422]] (sc2 out Sw__1a (1010)) [sc2 out Wire [716]] 
    (SC/CT 2out (921)) 
Connect Signal: Net_2690 => (SC/CT 1out (922)) (SC/CT 3in- (915)) 
Route#3406: 
  (SC/CT 3in- (915)) [sc3 in- Wire [710]] 
    (sc3 in- Sw__1a (1072)) [sc3 in- Sw__1b [453]] (sc3 in- Sw__1c (1073)##) [AGR[7] [584]] 
    (sc1 out Sw__1c (1059)##) [sc1 out Sw__1b [446]] (sc1 out Sw__1a (1058)) [sc1 out Wire [717]] 
    (SC/CT 1out (922)) 
Connect Signal: \PGA_Stage2_A:Net_17\ => (SC/CT 0in+ (916)) 
Route#3407: 
  (SC/CT 0in+ (916)) 
Connect Signal: \PGA_Stage2_B:Net_17\ => (SC/CT 3in+ (919)) 
Route#3408: 
  (SC/CT 3in+ (919)) 
Connect Signal: Net_334 => (VIDAC Vout 0 (566)) 
Route#3409: 
  (VIDAC Vout 0 (566)) 
Connect Signal: \VDAC8_0:Net_77\ => (VIDAC Iout 0 (570)) 
Route#3410: 
  (VIDAC Iout 0 (570)) 
Connect Signal: \VDAC8_Debug:Net_77\ => (VIDAC Iout 3 (573)) 
Route#3411: 
  (VIDAC Iout 3 (573)) 
Connect SuperNet: __vref_1024_master__ => 
Route#3415: 
  (VRef Block 1.024v AutoEnable (1157)) [1.024v_vref_auto Wire [737]] 
    (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP3 Vref Mux__0c (1199)##) [CMP3 Vref Mux__0b [504]] (CMP3 Vref Mux__0a (1198)) [comp3- Wire [704]] 
    (comp3- Sw__4a (906)) [comp3- Sw__4b [376]] (comp3- Sw__4c (907)##) [abusR3 [599]] 
    (SAR vminus sw R__4c (735)##) [SAR vminus sw R__4b [294]] (SAR vminus sw R__4a (734)) [SAR vminus wire R [694]] 
    (SAR1 Vn (700)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP0 Vref Mux__0c (1187)##) [CMP0 Vref Mux__0b [498]] (CMP0 Vref Mux__0a (1186)) [comp0- Wire [701]] 
    (comp0- Sw__1a (786)) [comp0- Sw__1b [316]] (comp0- Sw__1c (787)##) [AGL[4] [532]] 
    (SAR vminus sw L__1c (676)##) [SAR vminus sw L__1b [267]] (SAR vminus sw L__1a (675)) [SAR vminus wire L [688]] 
    (SAR0 Vn (647)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (CMP1 Vref Mux__0c (1191)##) [CMP1 Vref Mux__0b [500]] (CMP1 Vref Mux__0a (1190)) [comp1- Wire [703]] 
    (Comparator 1- (758)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (SAR vref sw L__0c (692)!!) [SAR vref sw L__0b [275]] (SAR vref sw L__0a (691)) [SAR vref wire L [690]] 
    (SAR0 vref (650)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (SAR vref sw R__0c (745)!!) [SAR vref sw R__0b [299]] (SAR vref sw R__0a (744)) [SAR vref wire R [696]] 
    (SAR1 vref (703)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (GPIO P3[5] Mux 1.024v_vref Wire Sw (209)) [GPIO P3[5] Mux 1.024v_vref Wire [606]] 
    (GPIO P3[5] Mux__0c (192)!!) [GPIO P3[5] Mux__0b [071]] (GPIO P3[5] Mux__0a (191)) [abuf1+ Wire [605]] 
    (abuf1+ (490)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (1.024v_vref switch__5a (1169)) [1.024v_vref switch__5b [490]] (1.024v_vref switch__5c (1170)##) [sc2 in+ Wire [712]] 
    (SC/CT 2in+ (917)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (1.024v_vref switch__6a (1171)) [1.024v_vref switch__6b [491]] (1.024v_vref switch__6c (1172)##) [sc1 in+ Wire [713]] 
    (SC/CT 1in+ (918)) 
  (1.024v_vref Wire v 1.024v_vref_auto Wire Sw (1158)) [1.024v_vref Wire [547]] 
    (VRef Block 1.024v (1154)) 
Connect Mux: Amux::AMux_Row_A => { 
  (Location AmuxbusL (1295)) [amuxbusL [531]] 
    (GPIO P0[6] Sw__0c (106)##) [GPIO P0[6] Sw__0b [038]] (GPIO P0[6] Sw__0a (105)) [GPIO P0[6] Wire [572]] 
    (GPIO P0[6] (104)) } -->> {{  { 
  (GPIO P4[0] (228)) } || { 
  (GPIO P4[2] (238)) } || { 
  (GPIO P4[4] (248)) } || { 
  (GPIO P4[6] (258)) } || { 
  (GPIO P4[1] (233)) } || { 
  (GPIO P4[3] (243)) } || { 
  (GPIO P4[5] (253)) } || { 
  (GPIO P4[7] (263)) } }}
Route#3375: 
  (GPIO P4[2] Sw__0c (240)##) 
  (GPIO P4[0] Sw__0c (230)##) 
  (GPIO P4[1] Sw__0c (235)##) 
  (GPIO P4[3] Sw__0c (245)##) 
  (GPIO P4[6] Sw__0c (260)##) 
  (GPIO P4[4] Sw__0c (250)##) 
  (GPIO P4[5] Sw__0c (255)##) 
  (GPIO P4[7] Sw__0c (265)##) 
Route#3376: 
  (GPIO P4[2] Sw__0c (240)##) [GPIO P4[2] Sw__0b [088]] (GPIO P4[2] Sw__0a (239)) [GPIO P4[2] Wire [619]] 
    (GPIO P4[2] (238)) 
  (GPIO P4[0] Sw__0c (230)##) [GPIO P4[0] Sw__0b [084]] (GPIO P4[0] Sw__0a (229)) [GPIO P4[0] Wire [617]] 
    (GPIO P4[0] (228)) 
  (GPIO P4[1] Sw__0c (235)##) [GPIO P4[1] Sw__0b [086]] (GPIO P4[1] Sw__0a (234)) [GPIO P4[1] Wire [618]] 
    (GPIO P4[1] (233)) 
  (GPIO P4[3] Sw__0c (245)##) [GPIO P4[3] Sw__0b [090]] (GPIO P4[3] Sw__0a (244)) [GPIO P4[3] Wire [620]] 
    (GPIO P4[3] (243)) 
  (GPIO P4[6] Sw__0c (260)##) [GPIO P4[6] Sw__0b [096]] (GPIO P4[6] Sw__0a (259)) [GPIO P4[6] Wire [623]] 
    (GPIO P4[6] (258)) 
  (GPIO P4[4] Sw__0c (250)##) [GPIO P4[4] Sw__0b [092]] (GPIO P4[4] Sw__0a (249)) [GPIO P4[4] Wire [621]] 
    (GPIO P4[4] (248)) 
  (GPIO P4[5] Sw__0c (255)##) [GPIO P4[5] Sw__0b [094]] (GPIO P4[5] Sw__0a (254)) [GPIO P4[5] Wire [622]] 
    (GPIO P4[5] (253)) 
  (GPIO P4[7] Sw__0c (265)##) [GPIO P4[7] Sw__0b [098]] (GPIO P4[7] Sw__0a (264)) [GPIO P4[7] Wire [624]] 
    (GPIO P4[7] (263)) 
Connect Mux: Amux::AMux_Row_B => { 
  (Location AmuxbusR (1296)) [amuxbusR [575]] 
    (GPIO P1[6] Sw__0c (420)##) [GPIO P1[6] Sw__0b [160]] (GPIO P1[6] Sw__0a (419)) [GPIO P1[6] Wire [663]] 
    (GPIO P1[6] (418)) } -->> {{  { 
  (GPIO P5[0] (348)) } || { 
  (GPIO P5[2] (358)) } || { 
  (GPIO P5[4] (368)) } || { 
  (GPIO P5[6] (378)) } || { 
  (GPIO P5[1] (353)) } || { 
  (GPIO P5[3] (363)) } || { 
  (GPIO P5[5] (373)) } || { 
  (GPIO P5[7] (383)) } }}
Route#3386: 
  (GPIO P5[1] Sw__0c (355)##) 
  (GPIO P5[4] Sw__0c (370)##) 
  (GPIO P5[6] Sw__0c (380)##) 
  (GPIO P5[0] Sw__0c (350)##) 
  (GPIO P5[2] Sw__0c (360)##) 
  (GPIO P5[3] Sw__0c (365)##) 
  (GPIO P5[5] Sw__0c (375)##) 
  (GPIO P5[7] Sw__0c (385)##) 
Route#3387: 
  (GPIO P5[1] Sw__0c (355)##) [GPIO P5[1] Sw__0b [134]] (GPIO P5[1] Sw__0a (354)) [GPIO P5[1] Wire [647]] 
    (GPIO P5[1] (353)) 
  (GPIO P5[4] Sw__0c (370)##) [GPIO P5[4] Sw__0b [140]] (GPIO P5[4] Sw__0a (369)) [GPIO P5[4] Wire [653]] 
    (GPIO P5[4] (368)) 
  (GPIO P5[6] Sw__0c (380)##) [GPIO P5[6] Sw__0b [144]] (GPIO P5[6] Sw__0a (379)) [GPIO P5[6] Wire [655]] 
    (GPIO P5[6] (378)) 
  (GPIO P5[0] Sw__0c (350)##) [GPIO P5[0] Sw__0b [132]] (GPIO P5[0] Sw__0a (349)) [GPIO P5[0] Wire [645]] 
    (GPIO P5[0] (348)) 
  (GPIO P5[2] Sw__0c (360)##) [GPIO P5[2] Sw__0b [136]] (GPIO P5[2] Sw__0a (359)) [GPIO P5[2] Wire [649]] 
    (GPIO P5[2] (358)) 
  (GPIO P5[3] Sw__0c (365)##) [GPIO P5[3] Sw__0b [138]] (GPIO P5[3] Sw__0a (364)) [GPIO P5[3] Wire [651]] 
    (GPIO P5[3] (363)) 
  (GPIO P5[5] Sw__0c (375)##) [GPIO P5[5] Sw__0b [142]] (GPIO P5[5] Sw__0a (374)) [GPIO P5[5] Wire [654]] 
    (GPIO P5[5] (373)) 
  (GPIO P5[7] Sw__0c (385)##) [GPIO P5[7] Sw__0b [146]] (GPIO P5[7] Sw__0a (384)) [GPIO P5[7] Wire [656]] 
    (GPIO P5[7] (383)) 
Info: apr.M0060: Comparator 'Comparator[1]@[Chip=0][FFB(Comparator,1)]' is powered up by analog router to support auto-enabled vref. (App=cydsfit)
Analog Routing phase: Elapsed time ==> 3s.500ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.63
                   Pterms :            3.88
               Macrocells :            3.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 2s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.906ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 799, final cost is 530 (33.67% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       6.17 :       5.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [Chip=0][UDB=(0,0)] is empty.
UDB [Chip=0][UDB=(0,1)] is empty.
UDB [Chip=0][UDB=(0,2)] is empty.
UDB [Chip=0][UDB=(0,3)] is empty.
UDB [Chip=0][UDB=(0,4)] is empty.
UDB [Chip=0][UDB=(0,5)] contents:
statuscell: Name =\Matrix_SR:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [Chip=0][UDB=(1,0)] is empty.
UDB [Chip=0][UDB=(1,1)] is empty.
UDB [Chip=0][UDB=(1,2)] is empty.
UDB [Chip=0][UDB=(1,3)] is empty.
UDB [Chip=0][UDB=(1,4)] is empty.
UDB [Chip=0][UDB=(1,5)] is empty.
UDB [Chip=0][UDB=(2,0)] is empty.
UDB [Chip=0][UDB=(2,1)] contents:
LAB@[Chip=0][UDB=(2,1)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_630, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_630 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_631, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_631 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_632, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_632 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_2644, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * !row_count_1 * !row_count_0
        );
        Output = Net_2644 (fanout=2)
}

UDB [Chip=0][UDB=(2,2)] contents:
LAB@[Chip=0][UDB=(2,2)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2647, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * row_count_1 * !row_count_0
        );
        Output = Net_2647 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=Net_2649, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * !row_count_1 * !row_count_0
        );
        Output = Net_2649 (fanout=2)

    [McSlotId=2]:     MacroCell: Name=Net_2651, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * row_count_1 * !row_count_0
        );
        Output = Net_2651 (fanout=2)

    [McSlotId=3]:     MacroCell: Name=Net_2653, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * !row_count_1 * row_count_0
        );
        Output = Net_2653 (fanout=2)
}

LAB@[Chip=0][UDB=(2,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2655, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !row_count_2 * row_count_1 * row_count_0
        );
        Output = Net_2655 (fanout=2)

    [McSlotId=1]:     MacroCell: Name=Net_2657, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * !row_count_1 * row_count_0
        );
        Output = Net_2657 (fanout=2)

    [McSlotId=2]:     MacroCell: Name=Net_2659, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              row_count_2 * row_count_1 * row_count_0
        );
        Output = Net_2659 (fanout=2)

    [McSlotId=3]:     MacroCell: Name=Net_2698, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              input_enable * Net_2695
        );
        Output = Net_2698 (fanout=1)
}

controlcell: Name =\Matrix_Channel:ctrl_reg\
    PORT MAP (
        control_7 => \Matrix_Channel:control_7\ ,
        control_6 => col_count_3 ,
        control_5 => col_count_2 ,
        control_4 => col_count_1 ,
        control_3 => col_count_0 ,
        control_2 => row_count_2 ,
        control_1 => row_count_1 ,
        control_0 => row_count_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [Chip=0][UDB=(2,3)] is empty.
UDB [Chip=0][UDB=(2,4)] is empty.
UDB [Chip=0][UDB=(2,5)] is empty.
UDB [Chip=0][UDB=(3,0)] is empty.
UDB [Chip=0][UDB=(3,1)] contents:
LAB@[Chip=0][UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2819, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(output_sync)
            Reset  = (mtx_reset)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !mtx_reset * !\Sync_1:Net_34\ * capture_done
            + !mtx_reset * !\Sync_1:Net_34\ * !\Sync_1:tmp__cydff_2_reg\
        );
        Output = Net_2819 (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\Sync_1:Net_34\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !mtx_reset * !\Sync_1:Net_34\ * !\Sync_1:tmp__cydff_2_reg\
            + capture_done
        );
        Output = \Sync_1:Net_34\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=Net_2216, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_2216 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_2217, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_2217 (fanout=1)
}

LAB@[Chip=0][UDB=(3,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2529, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_2529 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_2530, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_2530 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_625, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_625 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_626, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * !col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_626 (fanout=1)
}

UDB [Chip=0][UDB=(3,2)] contents:
LAB@[Chip=0][UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Sync_1:tmp__cydff_2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(output_sync)
            Reset  = (mtx_reset)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2819
        );
        Output = \Sync_1:tmp__cydff_2_reg\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=Net_2218, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * !col_count_3 * col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_2218 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_2523, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_2523 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_2524, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_2524 (fanout=1)
}

LAB@[Chip=0][UDB=(3,2)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2705, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              input_enable * Net_2702
        );
        Output = Net_2705 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=output_sync, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_enable * Net_1763_local
        );
        Output = output_sync (fanout=18)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Matrix_CR:ctrl_reg\
    PORT MAP (
        control_7 => \Matrix_CR:control_7\ ,
        control_6 => \Matrix_CR:control_6\ ,
        control_5 => \Matrix_CR:control_5\ ,
        control_4 => \Matrix_CR:control_4\ ,
        control_3 => \Matrix_CR:control_3\ ,
        control_2 => input_enable ,
        control_1 => output_enable ,
        control_0 => mtx_reset );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [Chip=0][UDB=(3,3)] contents:
LAB@[Chip=0][UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2525, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * col_count_1 * 
              !col_count_0
        );
        Output = Net_2525 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_2526, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * !col_count_2 * col_count_1 * 
              col_count_0
        );
        Output = Net_2526 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_2527, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * !col_count_1 * 
              !col_count_0
        );
        Output = Net_2527 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_2528, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              output_sync * col_count_3 * col_count_2 * !col_count_1 * 
              col_count_0
        );
        Output = Net_2528 (fanout=1)
}

UDB [Chip=0][UDB=(3,4)] is empty.
UDB [Chip=0][UDB=(3,5)] is empty.
Intr hod @ [Chip=0][IntrHod=(0)]: 
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =ISR_Debug_Fast_2
        PORT MAP (
            interrupt => DMA_Filter_A_Done );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =ISR_Matrix
        PORT MAP (
            interrupt => Net_2819 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_4\
        PORT MAP (
            interrupt => \USBUART:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_5\
        PORT MAP (
            interrupt => \USBUART:ept_int_5\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =ISR_Debug_Slow
        PORT MAP (
            interrupt => capture_done );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =\ADC_SAR_A:IRQ\
        PORT MAP (
            interrupt => Net_2695 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =ISR_Debug_Fast
        PORT MAP (
            interrupt => DMA_ADC_Done_A );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\ADC_SAR_B:IRQ\
        PORT MAP (
            interrupt => Net_2702 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(19)] 
    interrupt: Name =\USBUART:ep_6\
        PORT MAP (
            interrupt => \USBUART:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:ep_8\
        PORT MAP (
            interrupt => \USBUART:ept_int_8\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => \USBUART:Net_77\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_7\
        PORT MAP (
            interrupt => \USBUART:ept_int_7\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(26)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(27)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(28)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [Chip=0][IntrHod=(0)][IntrId=(31)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [Chip=0][DrqHod=(0)]: 
  Dma@ [Chip=0][DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =DMA_Debug
        PORT MAP (
            dmareq => DMA_Filter_A_Done ,
            termin => zero ,
            termout => Net_1909 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [Chip=0][DrqHod=(0)][DrqId=(8)] 
    drqcell: Name =DMA_Filter_A
        PORT MAP (
            dmareq => DMA_Filter_A_Done ,
            termin => zero ,
            termout => Net_1898 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [Chip=0][DrqHod=(0)][DrqId=(9)] 
    drqcell: Name =DMA_Filter_B
        PORT MAP (
            dmareq => DMA_Filter_B_Done ,
            termin => zero ,
            termout => capture_done );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [Chip=0][DrqHod=(0)][DrqId=(12)] 
    drqcell: Name =DMA_ADC_A
        PORT MAP (
            dmareq => Net_2698 ,
            termin => zero ,
            termout => DMA_ADC_Done_A );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [Chip=0][DrqHod=(0)][DrqId=(13)] 
    drqcell: Name =DMA_ADC_B
        PORT MAP (
            dmareq => Net_2705 ,
            termin => zero ,
            termout => DMA_ADC_Done_B );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Opamp_A_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \Opamp_A:Net_29\ ,
        pad => Pin_Opamp_A_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Opamp_B_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \Opamp_B:Net_29\ ,
        pad => Pin_Opamp_B_out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Opamp_B_plus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_920 ,
        pad => Pin_Opamp_B_plus(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Signal_In_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1919 ,
        pad => Pin_Signal_In_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Opamp_A_plus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_918 ,
        pad => Pin_Opamp_A_plus(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Row_IO_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_2621 ,
        pad => Pin_Row_IO_A(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Signal_In_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_2687 ,
        pad => Pin_Signal_In_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Soft_Filter_Time(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Soft_Filter_Time(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Matrix_Switch_ISR_Time(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Matrix_Switch_ISR_Time(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Row_IO_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_2677 ,
        pad => Pin_Row_IO_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Debug_IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => DMA_ADC_Done_A ,
        pad => Pin_Debug_IRQ(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2819 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => DMA_Filter_B_Done ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Vref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \Opamp_Vref:Net_29\ ,
        pad => Pin_Vref(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 2
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \Opamp_Debug:Net_29\ ,
        pad => Pin_Debug(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Row_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2644 ,
        analog_term => Net_2613 ,
        pad => Pin_Row_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Row_A(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2649 ,
        analog_term => Net_2617 ,
        pad => Pin_Row_A(4)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Row_A(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2653 ,
        analog_term => Net_2614 ,
        pad => Pin_Row_A(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Row_A(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2657 ,
        analog_term => Net_2618 ,
        pad => Pin_Row_A(5)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Row_A(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2647 ,
        analog_term => Net_2615 ,
        pad => Pin_Row_A(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Row_A(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2651 ,
        analog_term => Net_2619 ,
        pad => Pin_Row_A(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Row_A(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2655 ,
        analog_term => Net_2616 ,
        pad => Pin_Row_A(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Row_A(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2659 ,
        analog_term => Net_2620 ,
        pad => Pin_Row_A(7)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Row_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2644 ,
        analog_term => Net_2661 ,
        pad => Pin_Row_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Row_B(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2649 ,
        analog_term => Net_2669 ,
        pad => Pin_Row_B(4)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Row_B(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2653 ,
        analog_term => Net_2663 ,
        pad => Pin_Row_B(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Row_B(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2657 ,
        analog_term => Net_2671 ,
        pad => Pin_Row_B(5)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Row_B(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2647 ,
        analog_term => Net_2665 ,
        pad => Pin_Row_B(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Row_B(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2651 ,
        analog_term => Net_2673 ,
        pad => Pin_Row_B(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Row_B(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2655 ,
        analog_term => Net_2667 ,
        pad => Pin_Row_B(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Row_B(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 3
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2659 ,
        analog_term => Net_2675 ,
        pad => Pin_Row_B(7)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Col(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_632 ,
        pad => Pin_Col(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Col(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2217 ,
        pad => Pin_Col(4)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Col(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_625 ,
        pad => Pin_Col(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Col(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2218 ,
        pad => Pin_Col(5)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Col(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_626 ,
        pad => Pin_Col(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Col(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_630 ,
        pad => Pin_Col(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Col(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2216 ,
        pad => Pin_Col(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Col(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_631 ,
        pad => Pin_Col(7)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Col(8)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2523 ,
        pad => Pin_Col(8)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Col(9)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2524 ,
        pad => Pin_Col(9)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Col(10)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2525 ,
        pad => Pin_Col(10)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Col(11)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2526 ,
        pad => Pin_Col(11)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Col(12)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2527 ,
        pad => Pin_Col(12)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Col(13)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2528 ,
        pad => Pin_Col(13)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Col(14)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2529 ,
        pad => Pin_Col(14)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Col(15)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_2530 ,
        pad => Pin_Col(15)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Reserved(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Reserved(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Reserved(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Reserved(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Reserved(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Reserved(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Reserved(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Reserved(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Reserved(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Reserved(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Reserved(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 1
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Pin_Reserved(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:dp(0)\
    Attributes:
        Alias: dp
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 32768
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \USBUART:dp(0)_PAD\ ,
        analog_term => \USBUART:Net_548\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:dm(0)\
    Attributes:
        Alias: dm
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: 65536
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \USBUART:dm(0)_PAD\ ,
        analog_term => \USBUART:Net_522\ );
    Properties:
    {
    }

Fixed Function block hod @ [Chip=0][FFB(CAN,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Cache,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(CapSense,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Clock,0)]: 
    Clock Block @ [Chip=0][FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus => ClockBlock_BUS_CLK ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_SAR_B:Net_221\ ,
            dclk_0 => \ADC_SAR_B:Net_221_local\ ,
            dclk_glb_1 => \ADC_SAR_A:Net_221\ ,
            dclk_1 => \ADC_SAR_A:Net_221_local\ ,
            dclk_glb_2 => Net_1763 ,
            dclk_2 => Net_1763_local );
Fixed Function block hod @ [Chip=0][FFB(Comparator,0)]: 
    Comparator Block @ [Chip=0][FFB(Comparator,1)]: 
    comparatorcell: Name =autoVrefComparator
        PORT MAP (
            vminus => \ADC_SAR_A:Net_126\ );
Fixed Function block hod @ [Chip=0][FFB(DFB,0)]: 
    DFB Block @ [Chip=0][FFB(DFB,0)]: 
    dfbcell: Name =\Filter:DFB\
        PORT MAP (
            out_1 => \Filter:Net_8\ ,
            out_2 => \Filter:Net_9\ ,
            dmareq_1 => DMA_Filter_A_Done ,
            dmareq_2 => DMA_Filter_B_Done ,
            interrupt => Net_232 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(DSM,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Decimator,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(EMIF,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(I2C,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(LCD,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(LVD,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(PM,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(SC,0)]: 
    SC Block @ [Chip=0][FFB(SC,0)]: 
    sccell: Name =\PGA_Stage2_A:SC\
        PORT MAP (
            vref => \PGA_Stage2_A:Net_17\ ,
            vin => Net_2251 ,
            modout => \PGA_Stage2_A:Net_41\ ,
            vout => signal_A );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [Chip=0][FFB(SC,1)]: 
    sccell: Name =\PGA_Stage1_B:SC\
        PORT MAP (
            vref => \ADC_SAR_A:Net_248\ ,
            vin => Net_2687 ,
            modout => \PGA_Stage1_B:Net_30\ ,
            vout => Net_2690 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [Chip=0][FFB(SC,2)]: 
    sccell: Name =\PGA_Stage1_A:SC\
        PORT MAP (
            vref => \ADC_SAR_A:Net_248\ ,
            vin => Net_1919 ,
            modout => \PGA_Stage1_A:Net_30\ ,
            vout => Net_2251 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [Chip=0][FFB(SC,3)]: 
    sccell: Name =\PGA_Stage2_B:SC\
        PORT MAP (
            vref => \PGA_Stage2_B:Net_17\ ,
            vin => Net_2690 ,
            modout => \PGA_Stage2_B:Net_41\ ,
            vout => signal_B );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(SPC,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Timer,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(USB,0)]: 
    USB Block @ [Chip=0][FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_548\ ,
            dm => \USBUART:Net_522\ ,
            sof_int => \USBUART:Net_77\ ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(VIDAC,0)]: 
    VIDAC Block @ [Chip=0][FFB(VIDAC,0)]: 
    vidaccell: Name =\VDAC8_0:viDAC8\
        PORT MAP (
            vout => Net_334 ,
            iout => \VDAC8_0:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            placement_force = "F(VIDAC,0)"
            reg_data = 0
        }
    VIDAC Block @ [Chip=0][FFB(VIDAC,3)]: 
    vidaccell: Name =\VDAC8_Debug:viDAC8\
        PORT MAP (
            vout => Net_378 ,
            iout => \VDAC8_Debug:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [Chip=0][FFB(Abuf,0)]: 
    Opamp Block @ [Chip=0][FFB(Abuf,0)]: 
    abufcell: Name =\Opamp_B:ABuf\
        PORT MAP (
            vplus => Net_920 ,
            vminus => \Opamp_B:Net_29\ ,
            vout => \Opamp_B:Net_29\ );
        Properties:
        {
            cy_registers = ""
            placement_force = "F(ABUF,0)"
        }
    Opamp Block @ [Chip=0][FFB(Abuf,1)]: 
    abufcell: Name =\Opamp_Vref:ABuf\
        PORT MAP (
            vplus => \ADC_SAR_A:Net_248\ ,
            vminus => \Opamp_Vref:Net_29\ ,
            vout => \Opamp_Vref:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ [Chip=0][FFB(Abuf,2)]: 
    abufcell: Name =\Opamp_A:ABuf\
        PORT MAP (
            vplus => Net_918 ,
            vminus => \Opamp_A:Net_29\ ,
            vout => \Opamp_A:Net_29\ );
        Properties:
        {
            cy_registers = ""
            placement_force = "F(ABUF,2)"
        }
    Opamp Block @ [Chip=0][FFB(Abuf,3)]: 
    abufcell: Name =\Opamp_Debug:ABuf\
        PORT MAP (
            vplus => Net_378 ,
            vminus => \Opamp_Debug:Net_29\ ,
            vout => \Opamp_Debug:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(Vref,0)]: 
    Vref Block @ [Chip=0][FFB(Vref,3)]: 
    vrefcell: Name =\ADC_SAR_A:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_A:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ [Chip=0][FFB(Vref,10)]: 
    vrefcell: Name =vRef_8__auto_enable
        PORT MAP (
            vout => \ADC_SAR_A:Net_126\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [Chip=0][FFB(LPF,0)]: empty
Fixed Function block hod @ [Chip=0][FFB(SAR,0)]: 
    SAR @ [Chip=0][FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_A:ADC_SAR\
        PORT MAP (
            vplus => signal_A ,
            vminus => \ADC_SAR_A:Net_126\ ,
            ext_pin => \ADC_SAR_A:Net_215\ ,
            vrefhi_out => \ADC_SAR_A:Net_257\ ,
            vref => \ADC_SAR_A:Net_248\ ,
            clk_udb => \ADC_SAR_A:Net_221_local\ ,
            sof_udb => __ONE__ ,
            irq => \ADC_SAR_A:Net_252\ ,
            data_out_udb_11 => \ADC_SAR_A:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_A:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_A:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_A:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_A:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_A:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_A:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_A:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_A:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_A:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_A:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_A:Net_207_0\ ,
            eof_udb => Net_2695 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [Chip=0][FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_B:ADC_SAR\
        PORT MAP (
            vplus => signal_B ,
            vminus => \ADC_SAR_A:Net_126\ ,
            ext_pin => \ADC_SAR_B:Net_215\ ,
            vrefhi_out => \ADC_SAR_B:Net_257\ ,
            vref => \ADC_SAR_A:Net_248\ ,
            clk_udb => \ADC_SAR_B:Net_221_local\ ,
            sof_udb => __ONE__ ,
            irq => \ADC_SAR_B:Net_252\ ,
            data_out_udb_11 => \ADC_SAR_B:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_B:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_B:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_B:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_B:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_B:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_B:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_B:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_B:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_B:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_B:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_B:Net_207_0\ ,
            eof_udb => Net_2702 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [Chip=0][FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_Row_A
        PORT MAP (
            muxin_7 => Net_2620 ,
            muxin_6 => Net_2619 ,
            muxin_5 => Net_2618 ,
            muxin_4 => Net_2617 ,
            muxin_3 => Net_2616 ,
            muxin_2 => Net_2615 ,
            muxin_1 => Net_2614 ,
            muxin_0 => Net_2613 ,
            vout => Net_2621 );
        Properties:
        {
            api_type = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_Row_B
        PORT MAP (
            muxin_7 => Net_2675 ,
            muxin_6 => Net_2673 ,
            muxin_5 => Net_2671 ,
            muxin_4 => Net_2669 ,
            muxin_3 => Net_2667 ,
            muxin_2 => Net_2665 ,
            muxin_1 => Net_2663 ,
            muxin_0 => Net_2661 ,
            vout => Net_2677 );
        Properties:
        {
            api_type = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                               | 
Port | Pin | Fixed |      Type |       Drive Mode |                          Name | Connections
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |            Pin_Opamp_A_out(0) | Analog(\Opamp_A:Net_29\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            Pin_Opamp_B_out(0) | Analog(\Opamp_B:Net_29\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           Pin_Opamp_B_plus(0) | Analog(Net_920)
     |   3 |     * |      NONE |      HI_Z_ANALOG |            Pin_Signal_In_A(0) | Analog(Net_1919)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           Pin_Opamp_A_plus(0) | Analog(Net_918)
     |   6 |     * |      NONE |      HI_Z_ANALOG |               Pin_Row_IO_A(0) | Analog(Net_2621)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |            Pin_Signal_In_B(0) | Analog(Net_2687)
     |   4 |     * |      NONE |         CMOS_OUT |       Pin_Soft_Filter_Time(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | Pin_Matrix_Switch_ISR_Time(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |               Pin_Row_IO_B(0) | Analog(Net_2677)
     |   7 |     * |      NONE |         CMOS_OUT |              Pin_Debug_IRQ(0) | In(DMA_ADC_Done_A)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |              \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                      Pin_1(0) | In(Net_2819)
     |   1 |     * |      NONE |         CMOS_OUT |                      Pin_2(0) | In(DMA_Filter_B_Done)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                   Pin_Vref(0) | Analog(\Opamp_Vref:Net_29\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |                  Pin_Debug(0) | Analog(\Opamp_Debug:Net_29\)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(0) | In(Net_2644), Analog(Net_2613)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(4) | In(Net_2649), Analog(Net_2617)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(1) | In(Net_2653), Analog(Net_2614)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(5) | In(Net_2657), Analog(Net_2618)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(2) | In(Net_2647), Analog(Net_2615)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(6) | In(Net_2651), Analog(Net_2619)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(3) | In(Net_2655), Analog(Net_2616)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_A(7) | In(Net_2659), Analog(Net_2620)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(0) | In(Net_2644), Analog(Net_2661)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(4) | In(Net_2649), Analog(Net_2669)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(1) | In(Net_2653), Analog(Net_2663)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(5) | In(Net_2657), Analog(Net_2671)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(2) | In(Net_2647), Analog(Net_2665)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(6) | In(Net_2651), Analog(Net_2673)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(3) | In(Net_2655), Analog(Net_2667)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |                  Pin_Row_B(7) | In(Net_2659), Analog(Net_2675)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |                    Pin_Col(0) | In(Net_632)
     |   1 |     * |      NONE |         CMOS_OUT |                    Pin_Col(4) | In(Net_2217)
     |   2 |     * |      NONE |         CMOS_OUT |                    Pin_Col(1) | In(Net_625)
     |   3 |     * |      NONE |         CMOS_OUT |                    Pin_Col(5) | In(Net_2218)
     |   4 |     * |      NONE |         CMOS_OUT |                    Pin_Col(2) | In(Net_626)
     |   5 |     * |      NONE |         CMOS_OUT |                    Pin_Col(6) | In(Net_630)
     |   6 |     * |      NONE |         CMOS_OUT |                    Pin_Col(3) | In(Net_2216)
     |   7 |     * |      NONE |         CMOS_OUT |                    Pin_Col(7) | In(Net_631)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |                    Pin_Col(8) | In(Net_2523)
     |   1 |     * |      NONE |         CMOS_OUT |                    Pin_Col(9) | In(Net_2524)
     |   2 |     * |      NONE |         CMOS_OUT |                   Pin_Col(10) | In(Net_2525)
     |   3 |     * |      NONE |         CMOS_OUT |                   Pin_Col(11) | In(Net_2526)
     |   4 |     * |      NONE |         CMOS_OUT |                   Pin_Col(12) | In(Net_2527)
     |   5 |     * |      NONE |         CMOS_OUT |                   Pin_Col(13) | In(Net_2528)
     |   6 |     * |      NONE |         CMOS_OUT |                   Pin_Col(14) | In(Net_2529)
     |   7 |     * |      NONE |         CMOS_OUT |                   Pin_Col(15) | In(Net_2530)
-----+-----+-------+-----------+------------------+-------------------------------+-------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |               Pin_Reserved(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               Pin_Reserved(1) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |               Pin_Reserved(2) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |               Pin_Reserved(3) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               Pin_Reserved(4) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |               Pin_Reserved(5) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |               \USBUART:dp(0)\ | Analog(\USBUART:Net_548\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |               \USBUART:dm(0)\ | Analog(\USBUART:Net_522\)
------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0040: The pin named Pin_Signal_In_A(0) at location P0[3] prevents a direct input connection to an OpAmp. (App=cydsfit)
Log: plm.M0039: The pin named Pin_Row_IO_A(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Signal_In_B(0) at location P1[2] prevents usage of special purposes: XRES. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Soft_Filter_Time(0) at location P1[4] prevents usage of special purposes: JTAG:TDI. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Matrix_Switch_ISR_Time(0) at location P1[5] prevents usage of special purposes: JTAG:nTRST. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(3)\ at location P2[3] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P2[4] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(5)\ at location P2[5] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(6)\ at location P2[6] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0039: The pin named Pin_1(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named Pin_2(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(8) at location P12[0] prevents usage of special purposes: SIO or I2C:SCL. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(9) at location P12[1] prevents usage of special purposes: SIO or I2C:SDA. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(10) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(11) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(12) at location P12[4] prevents usage of special purposes: SIO or I2C:SCL. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(13) at location P12[5] prevents usage of special purposes: SIO or I2C:SDA. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(14) at location P12[6] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Col(15) at location P12[7] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Reserved(0) at location P15[0] prevents usage of special purposes: XTAL:Xo. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Reserved(1) at location P15[1] prevents usage of special purposes: XTAL:Xi. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Reserved(2) at location P15[2] prevents usage of special purposes: XTAL_32kHz:Xo. (App=cydsfit)
Log: plm.M0038: The pin named Pin_Reserved(3) at location P15[3] prevents usage of special purposes: XTAL_32kHz:xi. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART:dp(0)\ at location P15[6] prevents usage of special purposes: SWD:IO. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART:dm(0)\ at location P15[7] prevents usage of special purposes: SWD:CK. (App=cydsfit)
Info: plm.M0037: The pin(s) named Pin_Signal_In_A(0), Pin_Row_IO_A(0), Pin_Signal_In_B(0), Pin_Soft_Filter_Time(0), Pin_Matrix_Switch_ISR_Time(0), \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, Pin_1(0), Pin_2(0), Pin_Col(8), Pin_Col(9), Pin_Col(10), Pin_Col(11), Pin_Col(12), Pin_Col(13), Pin_Col(14), Pin_Col(15), Pin_Reserved(0), Pin_Reserved(1), Pin_Reserved(2), Pin_Reserved(3), \USBUART:dp(0)\, \USBUART:dm(0)\ at locations P0[3], P0[6], P1[2], P1[4], P1[5], P2[3], P2[4], P2[5], P2[6], P3[0], P3[1], P12[0], P12[1], P12[2], P12[3], P12[4], P12[5], P12[6], P12[7], P15[0], P15[1], P15[2], P15[3], P15[6], P15[7] may impede future use of special pin features. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.093ms
Digital Placement phase: Elapsed time ==> 3s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Would route: (Signal DMA_ADC_Done_A)
'termout_12' on dma12@[Chip=0][DrqHod=(0)][DrqId=(12)] @ JackIdx=2 'input_1' on interrupt12@[Chip=0][IntrHod=(0)][IntrId=(12)] @ JackIdx=0 IO_7@[Chip=0][IOP=(1)][IoId=(7)] 
Would route: (Signal Net_2819)
left@[Chip=0][UDB=(3,1)][LB=0] IO_0@[Chip=0][IOP=(3)][IoId=(0)] left@[Chip=0][UDB=(3,2)][LB=0] 'input_1' on interrupt1@[Chip=0][IntrHod=(0)][IntrId=(1)] @ JackIdx=0 
Would route: (Signal DMA_Filter_B_Done)
'dmareq_2' on DFB[0]@[Chip=0][FFB(DFB,0)] @ JackIdx=1 'drq_9' on dma9@[Chip=0][DrqHod=(0)][DrqId=(9)] @ JackIdx=0 IO_1@[Chip=0][IOP=(3)][IoId=(1)] 
Would route: (Signal Net_2644)
left@[Chip=0][UDB=(2,1)][LB=0] IO_0@[Chip=0][IOP=(4)][IoId=(0)] IO_0@[Chip=0][IOP=(5)][IoId=(0)] 
Would route: (Signal Net_2649)
left@[Chip=0][UDB=(2,2)][LB=0] IO_1@[Chip=0][IOP=(4)][IoId=(1)] IO_1@[Chip=0][IOP=(5)][IoId=(1)] 
Would route: (Signal Net_2653)
left@[Chip=0][UDB=(2,2)][LB=0] IO_2@[Chip=0][IOP=(4)][IoId=(2)] IO_2@[Chip=0][IOP=(5)][IoId=(2)] 
Would route: (Signal Net_2657)
right@[Chip=0][UDB=(2,2)][LB=1] IO_3@[Chip=0][IOP=(4)][IoId=(3)] IO_3@[Chip=0][IOP=(5)][IoId=(3)] 
Would route: (Signal Net_2647)
left@[Chip=0][UDB=(2,2)][LB=0] IO_4@[Chip=0][IOP=(4)][IoId=(4)] IO_4@[Chip=0][IOP=(5)][IoId=(4)] 
Would route: (Signal Net_2651)
left@[Chip=0][UDB=(2,2)][LB=0] IO_5@[Chip=0][IOP=(4)][IoId=(5)] IO_5@[Chip=0][IOP=(5)][IoId=(5)] 
Would route: (Signal Net_2655)
right@[Chip=0][UDB=(2,2)][LB=1] IO_6@[Chip=0][IOP=(4)][IoId=(6)] IO_6@[Chip=0][IOP=(5)][IoId=(6)] 
Would route: (Signal Net_2659)
right@[Chip=0][UDB=(2,2)][LB=1] IO_7@[Chip=0][IOP=(4)][IoId=(7)] IO_7@[Chip=0][IOP=(5)][IoId=(7)] 
Would route: (Signal Net_632)
left@[Chip=0][UDB=(2,1)][LB=0] IO_0@[Chip=0][IOP=(6)][IoId=(0)] 
Would route: (Signal Net_2217)
left@[Chip=0][UDB=(3,1)][LB=0] IO_1@[Chip=0][IOP=(6)][IoId=(1)] 
Would route: (Signal Net_625)
right@[Chip=0][UDB=(3,1)][LB=1] IO_2@[Chip=0][IOP=(6)][IoId=(2)] 
Would route: (Signal Net_2218)
left@[Chip=0][UDB=(3,2)][LB=0] IO_3@[Chip=0][IOP=(6)][IoId=(3)] 
Would route: (Signal Net_626)
right@[Chip=0][UDB=(3,1)][LB=1] IO_4@[Chip=0][IOP=(6)][IoId=(4)] 
Would route: (Signal Net_630)
left@[Chip=0][UDB=(2,1)][LB=0] IO_5@[Chip=0][IOP=(6)][IoId=(5)] 
Would route: (Signal Net_2216)
left@[Chip=0][UDB=(3,1)][LB=0] IO_6@[Chip=0][IOP=(6)][IoId=(6)] 
Would route: (Signal Net_631)
left@[Chip=0][UDB=(2,1)][LB=0] IO_7@[Chip=0][IOP=(6)][IoId=(7)] 
Would route: (Signal Net_2523)
left@[Chip=0][UDB=(3,2)][LB=0] IO_0@[Chip=0][IOP=(12)][IoId=(0)] 
Would route: (Signal Net_2524)
left@[Chip=0][UDB=(3,2)][LB=0] IO_1@[Chip=0][IOP=(12)][IoId=(1)] 
Would route: (Signal Net_2525)
left@[Chip=0][UDB=(3,3)][LB=0] IO_2@[Chip=0][IOP=(12)][IoId=(2)] 
Would route: (Signal Net_2526)
left@[Chip=0][UDB=(3,3)][LB=0] IO_3@[Chip=0][IOP=(12)][IoId=(3)] 
Would route: (Signal Net_2527)
left@[Chip=0][UDB=(3,3)][LB=0] IO_4@[Chip=0][IOP=(12)][IoId=(4)] 
Would route: (Signal Net_2528)
left@[Chip=0][UDB=(3,3)][LB=0] IO_5@[Chip=0][IOP=(12)][IoId=(5)] 
Would route: (Signal Net_2529)
right@[Chip=0][UDB=(3,1)][LB=1] IO_6@[Chip=0][IOP=(12)][IoId=(6)] 
Would route: (Signal Net_2530)
right@[Chip=0][UDB=(3,1)][LB=1] IO_7@[Chip=0][IOP=(12)][IoId=(7)] 
Would route: (Signal output_sync)
right@[Chip=0][UDB=(3,2)][LB=1] left@[Chip=0][UDB=(2,1)][LB=0] cr@[Chip=0][UDB=(3,1)] left@[Chip=0][UDB=(3,1)][LB=0] right@[Chip=0][UDB=(3,1)][LB=1] cr@[Chip=0][UDB=(3,2)] left@[Chip=0][UDB=(3,2)][LB=0] left@[Chip=0][UDB=(3,3)][LB=0] 
Would route: (Signal row_count_2)
'outcontrol_2' on control@[Chip=0][UDB=(2,2)] @ JackIdx=2 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(2,2)][LB=0] right@[Chip=0][UDB=(2,2)][LB=1] 
Would route: (Signal row_count_1)
'outcontrol_1' on control@[Chip=0][UDB=(2,2)] @ JackIdx=1 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(2,2)][LB=0] right@[Chip=0][UDB=(2,2)][LB=1] 
Would route: (Signal row_count_0)
'outcontrol_0' on control@[Chip=0][UDB=(2,2)] @ JackIdx=0 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(2,2)][LB=0] right@[Chip=0][UDB=(2,2)][LB=1] 
Would route: (Signal col_count_3)
'outcontrol_6' on control@[Chip=0][UDB=(2,2)] @ JackIdx=6 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(3,1)][LB=0] right@[Chip=0][UDB=(3,1)][LB=1] left@[Chip=0][UDB=(3,2)][LB=0] left@[Chip=0][UDB=(3,3)][LB=0] 
Would route: (Signal col_count_2)
'outcontrol_5' on control@[Chip=0][UDB=(2,2)] @ JackIdx=5 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(3,1)][LB=0] right@[Chip=0][UDB=(3,1)][LB=1] left@[Chip=0][UDB=(3,2)][LB=0] left@[Chip=0][UDB=(3,3)][LB=0] 
Would route: (Signal col_count_1)
'outcontrol_4' on control@[Chip=0][UDB=(2,2)] @ JackIdx=4 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(3,1)][LB=0] right@[Chip=0][UDB=(3,1)][LB=1] left@[Chip=0][UDB=(3,2)][LB=0] left@[Chip=0][UDB=(3,3)][LB=0] 
Would route: (Signal col_count_0)
'outcontrol_3' on control@[Chip=0][UDB=(2,2)] @ JackIdx=3 left@[Chip=0][UDB=(2,1)][LB=0] left@[Chip=0][UDB=(3,1)][LB=0] right@[Chip=0][UDB=(3,1)][LB=1] left@[Chip=0][UDB=(3,2)][LB=0] left@[Chip=0][UDB=(3,3)][LB=0] 
Would route: (Signal input_enable)
'outcontrol_2' on control@[Chip=0][UDB=(3,2)] @ JackIdx=2 right@[Chip=0][UDB=(2,2)][LB=1] right@[Chip=0][UDB=(3,2)][LB=1] 
Would route: (Signal Net_2695)
'eof_udb' on SAR[0]@[Chip=0][FFB(SAR,0)] @ JackIdx=13 'input_1' on interrupt11@[Chip=0][IntrHod=(0)][IntrId=(11)] @ JackIdx=0 right@[Chip=0][UDB=(2,2)][LB=1] 
Would route: (Signal Net_2698)
right@[Chip=0][UDB=(2,2)][LB=1] 'drq_12' on dma12@[Chip=0][DrqHod=(0)][DrqId=(12)] @ JackIdx=0 
Would route: (Signal mtx_reset)
'outcontrol_0' on control@[Chip=0][UDB=(3,2)] @ JackIdx=0 cr@[Chip=0][UDB=(3,1)] left@[Chip=0][UDB=(3,1)][LB=0] cr@[Chip=0][UDB=(3,2)] 
Would route: (Signal \Sync_1:Net_34\)
left@[Chip=0][UDB=(3,1)][LB=0] left@[Chip=0][UDB=(3,1)][LB=0] 
Would route: (Signal capture_done)
'termout_9' on dma9@[Chip=0][DrqHod=(0)][DrqId=(9)] @ JackIdx=2 'input_1' on interrupt9@[Chip=0][IntrHod=(0)][IntrId=(9)] @ JackIdx=0 left@[Chip=0][UDB=(3,1)][LB=0] 
Would route: (Signal \Sync_1:tmp__cydff_2_reg\)
left@[Chip=0][UDB=(3,2)][LB=0] left@[Chip=0][UDB=(3,1)][LB=0] 
Would route: (Signal output_enable)
'outcontrol_1' on control@[Chip=0][UDB=(3,2)] @ JackIdx=1 right@[Chip=0][UDB=(3,2)][LB=1] 
Would route: (Signal Net_2702)
'eof_udb' on SAR[1]@[Chip=0][FFB(SAR,1)] @ JackIdx=13 'input_1' on interrupt16@[Chip=0][IntrHod=(0)][IntrId=(16)] @ JackIdx=0 right@[Chip=0][UDB=(3,2)][LB=1] 
Would route: (Signal Net_1763_local)
'dclk[2]' on Clock[0]@[Chip=0][FFB(Clock,0)] @ JackIdx=15 right@[Chip=0][UDB=(3,2)][LB=1] 
Would route: (Signal Net_2705)
right@[Chip=0][UDB=(3,2)][LB=1] 'drq_13' on dma13@[Chip=0][DrqHod=(0)][DrqId=(13)] @ JackIdx=0 
Would route: (Signal __ONE__)
right@[Chip=0][UDB=(3,2)][LB=1] 'sof_udb' on SAR[0]@[Chip=0][FFB(SAR,0)] @ JackIdx=14 'sof_udb' on SAR[1]@[Chip=0][FFB(SAR,1)] @ JackIdx=14 
Would route: (Signal DMA_Filter_A_Done)
'dmareq_1' on DFB[0]@[Chip=0][FFB(DFB,0)] @ JackIdx=0 'input_1' on interrupt0@[Chip=0][IntrHod=(0)][IntrId=(0)] @ JackIdx=0 'drq_2' on dma2@[Chip=0][DrqHod=(0)][DrqId=(2)] @ JackIdx=0 'drq_8' on dma8@[Chip=0][DrqHod=(0)][DrqId=(8)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_4\)
'ept_int[4]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=13 'input_1' on interrupt2@[Chip=0][IntrHod=(0)][IntrId=(2)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_5\)
'ept_int[5]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=14 'input_1' on interrupt3@[Chip=0][IntrHod=(0)][IntrId=(3)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_6\)
'ept_int[6]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=15 'input_1' on interrupt19@[Chip=0][IntrHod=(0)][IntrId=(19)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_8\)
'ept_int[8]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=17 'input_1' on interrupt21@[Chip=0][IntrHod=(0)][IntrId=(21)] @ JackIdx=0 
Would route: (Signal \USBUART:Net_79\)
'arb_int' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=0 'input_1' on interrupt22@[Chip=0][IntrHod=(0)][IntrId=(22)] @ JackIdx=0 
Would route: (Signal \USBUART:Net_77\)
'sof_int' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=19 'input_1' on interrupt23@[Chip=0][IntrHod=(0)][IntrId=(23)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_7\)
'ept_int[7]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=16 'input_1' on interrupt24@[Chip=0][IntrHod=(0)][IntrId=(24)] @ JackIdx=0 
Would route: (Signal \USBUART:Net_95\)
'ord_int' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=18 'input_1' on interrupt25@[Chip=0][IntrHod=(0)][IntrId=(25)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_0\)
'ept_int[0]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=9 'input_1' on interrupt26@[Chip=0][IntrHod=(0)][IntrId=(26)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_3\)
'ept_int[3]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=12 'input_1' on interrupt27@[Chip=0][IntrHod=(0)][IntrId=(27)] @ JackIdx=0 
Would route: (Signal \USBUART:Net_81\)
'usb_int' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=20 'input_1' on interrupt28@[Chip=0][IntrHod=(0)][IntrId=(28)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_1\)
'ept_int[1]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=10 'input_1' on interrupt29@[Chip=0][IntrHod=(0)][IntrId=(29)] @ JackIdx=0 
Would route: (Signal \USBUART:ept_int_2\)
'ept_int[2]' on USB[0]@[Chip=0][FFB(USB,0)] @ JackIdx=11 'input_1' on interrupt31@[Chip=0][IntrHod=(0)][IntrId=(31)] @ JackIdx=0 
Would route: (Signal \ADC_SAR_B:Net_221_local\)
'dclk[0]' on Clock[0]@[Chip=0][FFB(Clock,0)] @ JackIdx=13 'clk_udb' on SAR[1]@[Chip=0][FFB(SAR,1)] @ JackIdx=0 
Would route: (Signal \ADC_SAR_A:Net_221_local\)
'dclk[1]' on Clock[0]@[Chip=0][FFB(Clock,0)] @ JackIdx=14 'clk_udb' on SAR[0]@[Chip=0][FFB(SAR,0)] @ JackIdx=0 

Routed Successfully
Routing Results:
DMA_ADC_Done_A: Jack[2]@dma12@[Chip=0][DrqHod=(0)][DrqId=(12)] Jack[2]@dma12@[Chip=0][DrqHod=(0)][DrqId=(12)] dmac_0@[Chip=0][DrqHod=(0)]_termout_bus[12(0)] Jack[13]@termout0_12_1_to_16_mux@[Chip=0][DrqHod=(0)][DrqId=(12)][MuxId=(2)] dmac_0@[Chip=0][DrqHod=(0)]_demux_12_termout0_bus[12(0)] Jack[1]@termout0_12_diode@[Chip=0][DrqHod=(0)][DrqId=(12)][MuxId=(2)][DiodeId=(12)] dsi@[Chip=0][DSI=(1,2)]_dsi_bus[0(0)] Jack[3]@irq_12_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(12)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[12(0)] Jack[0]@interrupt12@[Chip=0][IntrHod=(0)][IntrId=(12)] Jack[7]@termout1_12_1_to_16_mux@[Chip=0][DrqHod=(0)][DrqId=(12)][MuxId=(3)] dmac_0@[Chip=0][DrqHod=(0)]_demux_12_termout1_bus[6(0)] Jack[1]@termout1_22_diode@[Chip=0][DrqHod=(0)][DrqId=(12)][MuxId=(3)][DiodeId=(22)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[10(0)] Jack[181]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[53(0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[46(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(1)][IoId=(7)][MuxId=(0)] ioport_1@[Chip=0][IOP=(1)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(1)][IoId=(7)] 
DMA_ADC_Done_A: 9
Net_2819: Jack[13]@left@[Chip=0][UDB=(3,1)][LB=0] udb_bus[13(0)] Jack[140]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[12(1)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(108)] hchan_2[12(2)] Jack[140]@udbswitch@[Chip=0][UDB=(2,2)][side=top] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(3,2)][LB=0] Jack[209]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[81(1)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(177)] hchan_2[81(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(273)] hchan_2[81(3)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(369)] hchan_2[81(4)] Jack[97]@hvswitch@[Chip=0][UDB=(2,3)][side=right] vchan_3[24(2)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(88)] vchan_3[24(3)] Jack[87]@hvswitch@[Chip=0][UDB=(3,3)][side=right] hchan_3[71(4)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(455)] hchan_3[71(5)] Jack[199]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[25(0)] Jack[3]@irq_1_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(1)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[1(0)] Jack[0]@interrupt1@[Chip=0][IntrHod=(0)][IntrId=(1)] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[40(0)] Jack[4]@O_0_4_to_1_output_mux@[Chip=0][IOP=(3)][IoId=(0)][MuxId=(0)] ioport_3@[Chip=0][IOP=(3)]_port_bus[0(0)] Jack[0]@IO_0@[Chip=0][IOP=(3)][IoId=(0)] 
Net_2819: 16
DMA_Filter_B_Done: Jack[1]@DFB[0]@[Chip=0][FFB(DFB,0)] Jack[1]@DFB[0]@[Chip=0][FFB(DFB,0)] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[15(0)] Jack[2]@drq_9_2_to_1_mux@[Chip=0][DrqHod=(0)][DrqId=(9)][MuxId=(0)] dmac_0@[Chip=0][DrqHod=(0)]_drq_bus[9(0)] Jack[0]@dma9@[Chip=0][DrqHod=(0)][DrqId=(9)] Jack[136]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] hchan_3[8(5)] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[41(0)] Jack[4]@O_1_4_to_1_output_mux@[Chip=0][IOP=(3)][IoId=(1)][MuxId=(0)] ioport_3@[Chip=0][IOP=(3)]_port_bus[1(0)] Jack[0]@IO_1@[Chip=0][IOP=(3)][IoId=(1)] 
DMA_Filter_B_Done: 5
Net_2644: Jack[14]@left@[Chip=0][UDB=(2,1)][LB=0] udb_bus[14(0)] Jack[137]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[9(1)] Jack[25]@hvswitch@[Chip=0][UDB=(2,1)][side=left] vchan_1[11(2)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(75)] vchan_1[11(3)] Jack[81]@hvswitch@[Chip=0][UDB=(3,1)][side=left] hchan_3[65(1)] Jack[193]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[40(0)] Jack[4]@O_0_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(0)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[0(0)] Jack[0]@IO_0@[Chip=0][IOP=(5)][IoId=(0)] Jack[185]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[57(1)] Jack[73]@hvswitch@[Chip=0][UDB=(2,1)][side=left] vchan_1[7(2)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(39)] vchan_1[7(1)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(7)] vchan_1[7(0)] Jack[52]@hvswitch@[Chip=0][UDB=(0,1)][side=left] hchan_0[36(1)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(132)] hchan_0[36(2)] Jack[164]@dsiswitch_top@[Chip=0][DSI=(0,2)][side=top] dsi@[Chip=0][DSI=(0,2)]_dsi_bus[11(0)] Jack[132]@dsiswitch_top@[Chip=0][DSI=(0,2)][side=top] hchan_0[4(2)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(196)] hchan_0[4(3)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(292)] hchan_0[4(4)] Jack[132]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[55(0)] Jack[154]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] hchan_0[26(4)] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[43(0)] Jack[4]@O_0_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(0)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[0(0)] Jack[0]@IO_0@[Chip=0][IOP=(4)][IoId=(0)] 
Net_2644: 21
Net_2649: Jack[13]@left@[Chip=0][UDB=(2,2)][LB=0] udb_bus[13(0)] Jack[143]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[15(2)] Jack[31]@hvswitch@[Chip=0][UDB=(2,2)][side=left] vchan_2[2(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(66)] vchan_2[2(3)] Jack[101]@hvswitch@[Chip=0][UDB=(3,2)][side=left] hchan_3[85(2)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(181)] hchan_3[85(1)] Jack[213]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[42(0)] Jack[4]@O_1_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(1)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[1(0)] Jack[0]@IO_1@[Chip=0][IOP=(5)][IoId=(1)] Jack[191]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[63(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(255)] hchan_2[63(3)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(351)] hchan_2[63(4)] Jack[79]@hvswitch@[Chip=0][UDB=(2,3)][side=right] vchan_3[25(2)] Jack[3]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(57)] vchan_3[25(1)] Jack[3]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(25)] vchan_3[25(0)] Jack[96]@hvswitch@[Chip=0][UDB=(0,3)][side=right] hchan_0[80(4)] Jack[208]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[41(0)] Jack[4]@O_1_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(1)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[1(0)] Jack[0]@IO_1@[Chip=0][IOP=(4)][IoId=(1)] 
Net_2649: 17
Net_2653: Jack[12]@left@[Chip=0][UDB=(2,2)][LB=0] udb_bus[12(0)] Jack[156]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[28(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(124)] hchan_2[28(1)] Jack[44]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[24(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(88)] vchan_0[24(3)] Jack[111]@hvswitch@[Chip=0][UDB=(3,0)][side=right] hchan_3[95(1)] Jack[223]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[41(0)] Jack[4]@O_2_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(2)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[2(0)] Jack[0]@IO_2@[Chip=0][IOP=(5)][IoId=(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(220)] hchan_2[28(3)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(316)] hchan_2[28(4)] Jack[44]@hvswitch@[Chip=0][UDB=(2,3)][side=right] vchan_3[22(2)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(86)] vchan_3[22(3)] Jack[58]@hvswitch@[Chip=0][UDB=(3,3)][side=right] hchan_3[42(4)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(426)] hchan_3[42(5)] Jack[170]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[29(0)] Jack[212]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] hchan_3[84(5)] Jack[100]@hvswitch@[Chip=0][UDB=(3,4)][side=right] vchan_4[19(3)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(83)] vchan_4[19(2)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(51)] vchan_4[19(1)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(19)] vchan_4[19(0)] Jack[62]@hvswitch@[Chip=0][UDB=(0,4)][side=right] hchan_0[46(5)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(430)] hchan_0[46(4)] Jack[174]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[42(0)] Jack[4]@O_2_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(2)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[2(0)] Jack[0]@IO_2@[Chip=0][IOP=(4)][IoId=(2)] 
Net_2653: 24
Net_2657: Jack[13]@right@[Chip=0][UDB=(2,2)][LB=1] udb_bus[18(0)] Jack[161]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[33(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(129)] hchan_2[33(1)] Jack[49]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[19(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(83)] vchan_0[19(3)] Jack[93]@hvswitch@[Chip=0][UDB=(3,0)][side=right] hchan_3[77(1)] Jack[205]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[43(0)] Jack[4]@O_3_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(3)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[3(0)] Jack[0]@IO_3@[Chip=0][IOP=(5)][IoId=(3)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(225)] hchan_2[33(3)] Jack[49]@hvswitch@[Chip=0][UDB=(2,3)][side=left] vchan_3[12(2)] Jack[3]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(44)] vchan_3[12(1)] Jack[3]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(12)] vchan_3[12(0)] Jack[21]@hvswitch@[Chip=0][UDB=(0,3)][side=left] hchan_0[5(3)] Jack[133]@dsiswitch_top@[Chip=0][DSI=(0,3)][side=top] dsi@[Chip=0][DSI=(0,3)]_dsi_bus[53(0)] Jack[203]@dsiswitch_top@[Chip=0][DSI=(0,3)][side=top] hchan_0[75(3)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(363)] hchan_0[75(4)] Jack[203]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[53(0)] Jack[139]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] hchan_0[11(4)] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[40(0)] Jack[4]@O_3_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(3)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[3(0)] Jack[0]@IO_3@[Chip=0][IOP=(4)][IoId=(3)] 
Net_2657: 20
Net_2647: Jack[15]@left@[Chip=0][UDB=(2,2)][LB=0] udb_bus[15(0)] Jack[174]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[46(2)] Jack[62]@hvswitch@[Chip=0][UDB=(2,2)][side=left] vchan_2[3(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(67)] vchan_2[3(3)] Jack[100]@hvswitch@[Chip=0][UDB=(3,2)][side=left] hchan_3[84(2)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(180)] hchan_3[84(1)] Jack[212]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[46(0)] Jack[4]@O_4_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(4)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[4(0)] Jack[0]@IO_4@[Chip=0][IOP=(5)][IoId=(4)] Jack[179]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[51(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(243)] hchan_2[51(3)] Jack[67]@hvswitch@[Chip=0][UDB=(2,2)][side=right] vchan_2[26(2)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(58)] vchan_2[26(1)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(26)] vchan_2[26(0)] Jack[46]@hvswitch@[Chip=0][UDB=(0,2)][side=right] hchan_0[30(3)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(318)] hchan_0[30(4)] Jack[158]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[45(0)] Jack[4]@O_4_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(4)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[4(0)] Jack[0]@IO_4@[Chip=0][IOP=(4)][IoId=(4)] 
Net_2647: 17
Net_2651: Jack[14]@left@[Chip=0][UDB=(2,2)][LB=0] udb_bus[14(0)] Jack[217]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[89(2)] Jack[105]@hvswitch@[Chip=0][UDB=(2,1)][side=right] vchan_1[23(2)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(87)] vchan_1[23(3)] Jack[50]@hvswitch@[Chip=0][UDB=(3,1)][side=right] hchan_3[34(2)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(130)] hchan_3[34(1)] Jack[162]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[44(0)] Jack[4]@O_5_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(5)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[5(0)] Jack[0]@IO_5@[Chip=0][IOP=(5)][IoId=(5)] Jack[168]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[40(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(232)] hchan_2[40(3)] Jack[56]@hvswitch@[Chip=0][UDB=(2,2)][side=right] vchan_2[20(2)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(52)] vchan_2[20(1)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(20)] vchan_2[20(0)] Jack[38]@hvswitch@[Chip=0][UDB=(0,2)][side=right] hchan_0[22(3)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(310)] hchan_0[22(4)] Jack[150]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[47(0)] Jack[4]@O_5_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(5)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[5(0)] Jack[0]@IO_5@[Chip=0][IOP=(4)][IoId=(5)] 
Net_2651: 17
Net_2655: Jack[15]@right@[Chip=0][UDB=(2,2)][LB=1] udb_bus[16(0)] Jack[173]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[45(2)] Jack[61]@hvswitch@[Chip=0][UDB=(2,1)][side=right] vchan_1[16(2)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(80)] vchan_1[16(3)] Jack[88]@hvswitch@[Chip=0][UDB=(3,1)][side=right] hchan_3[72(2)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(168)] hchan_3[72(1)] Jack[200]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[45(0)] Jack[4]@O_6_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(6)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[6(0)] Jack[0]@IO_6@[Chip=0][IOP=(5)][IoId=(6)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(237)] hchan_2[45(3)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(333)] hchan_2[45(4)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(429)] hchan_2[45(5)] Jack[61]@hvswitch@[Chip=0][UDB=(2,4)][side=right] vchan_4[31(2)] Jack[2]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(95)] vchan_4[31(3)] Jack[104]@hvswitch@[Chip=0][UDB=(3,4)][side=right] hchan_3[88(5)] Jack[216]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[33(0)] Jack[213]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] hchan_3[85(5)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(469)] hchan_3[85(4)] Jack[101]@hvswitch@[Chip=0][UDB=(3,4)][side=left] vchan_4[2(3)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(66)] vchan_4[2(2)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(34)] vchan_4[2(1)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(2)] vchan_4[2(0)] Jack[98]@hvswitch@[Chip=0][UDB=(0,4)][side=left] hchan_0[82(4)] Jack[210]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[44(0)] Jack[4]@O_6_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(6)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[6(0)] Jack[0]@IO_6@[Chip=0][IOP=(4)][IoId=(6)] 
Net_2655: 24
Net_2659: Jack[12]@right@[Chip=0][UDB=(2,2)][LB=1] udb_bus[19(0)] Jack[157]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[29(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(125)] hchan_2[29(1)] Jack[45]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[17(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(81)] vchan_0[17(3)] Jack[77]@hvswitch@[Chip=0][UDB=(3,0)][side=right] hchan_3[61(1)] Jack[189]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[47(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(5)][IoId=(7)][MuxId=(0)] ioport_5@[Chip=0][IOP=(5)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(5)][IoId=(7)] Jack[181]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[53(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(245)] hchan_2[53(3)] Jack[69]@hvswitch@[Chip=0][UDB=(2,2)][side=right] vchan_2[30(2)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(62)] vchan_2[30(1)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(30)] vchan_2[30(0)] Jack[94]@hvswitch@[Chip=0][UDB=(0,2)][side=right] hchan_0[78(3)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(366)] hchan_0[78(4)] Jack[206]@dsiswitch_top@[Chip=0][DSI=(0,4)][side=top] dsi@[Chip=0][DSI=(0,4)]_dsi_bus[46(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(4)][IoId=(7)][MuxId=(0)] ioport_4@[Chip=0][IOP=(4)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(4)][IoId=(7)] 
Net_2659: 17
Net_632: Jack[12]@left@[Chip=0][UDB=(2,1)][LB=0] udb_bus[12(0)] Jack[149]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[21(1)] Jack[37]@hvswitch@[Chip=0][UDB=(2,1)][side=left] vchan_1[15(2)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(47)] vchan_1[15(1)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(15)] vchan_1[15(0)] Jack[104]@hvswitch@[Chip=0][UDB=(0,1)][side=left] hchan_0[88(1)] Jack[216]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[43(0)] Jack[4]@O_0_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(0)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[0(0)] Jack[0]@IO_0@[Chip=0][IOP=(6)][IoId=(0)] 
Net_632: 8
Net_2217: Jack[12]@left@[Chip=0][UDB=(3,1)][LB=0] udb_bus[12(0)] Jack[205]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[77(1)] Jack[93]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[28(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(60)] vchan_0[28(1)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(28)] vchan_0[28(0)] Jack[75]@hvswitch@[Chip=0][UDB=(0,0)][side=right] hchan_0[59(1)] Jack[187]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[40(0)] Jack[4]@O_1_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(1)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[1(0)] Jack[0]@IO_1@[Chip=0][IOP=(6)][IoId=(1)] 
Net_2217: 8
Net_625: Jack[12]@right@[Chip=0][UDB=(3,1)][LB=1] udb_bus[19(0)] Jack[181]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[53(1)] Jack[69]@hvswitch@[Chip=0][UDB=(2,1)][side=left] vchan_1[1(2)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(33)] vchan_1[1(1)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(1)] vchan_1[1(0)] Jack[110]@hvswitch@[Chip=0][UDB=(0,1)][side=left] hchan_0[94(1)] Jack[222]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[42(0)] Jack[4]@O_2_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(2)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[2(0)] Jack[0]@IO_2@[Chip=0][IOP=(6)][IoId=(2)] 
Net_625: 8
Net_2218: Jack[13]@left@[Chip=0][UDB=(3,2)][LB=0] udb_bus[13(0)] Jack[211]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[83(2)] Jack[99]@hvswitch@[Chip=0][UDB=(2,2)][side=left] vchan_2[11(2)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(43)] vchan_2[11(1)] Jack[3]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(11)] vchan_2[11(0)] Jack[63]@hvswitch@[Chip=0][UDB=(0,2)][side=left] hchan_0[47(2)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(143)] hchan_0[47(1)] Jack[175]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[41(0)] Jack[4]@O_3_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(3)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[3(0)] Jack[0]@IO_3@[Chip=0][IOP=(6)][IoId=(3)] 
Net_2218: 9
Net_626: Jack[13]@right@[Chip=0][UDB=(3,1)][LB=1] udb_bus[18(0)] Jack[187]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[59(1)] Jack[75]@hvswitch@[Chip=0][UDB=(2,1)][side=left] vchan_1[2(2)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(34)] vchan_1[2(1)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(2)] vchan_1[2(0)] Jack[41]@hvswitch@[Chip=0][UDB=(0,1)][side=left] hchan_0[25(1)] Jack[153]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[44(0)] Jack[4]@O_4_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(4)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[4(0)] Jack[0]@IO_4@[Chip=0][IOP=(6)][IoId=(4)] 
Net_626: 8
Net_630: Jack[13]@left@[Chip=0][UDB=(2,1)][LB=0] udb_bus[13(0)] Jack[211]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[83(1)] Jack[99]@hvswitch@[Chip=0][UDB=(2,1)][side=left] vchan_1[5(2)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(37)] vchan_1[5(1)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(5)] vchan_1[5(0)] Jack[20]@hvswitch@[Chip=0][UDB=(0,1)][side=left] hchan_0[4(1)] Jack[132]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[45(0)] Jack[4]@O_5_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(5)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[5(0)] Jack[0]@IO_5@[Chip=0][IOP=(6)][IoId=(5)] 
Net_630: 8
Net_2216: Jack[14]@left@[Chip=0][UDB=(3,1)][LB=0] udb_bus[14(0)] Jack[217]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[89(1)] Jack[105]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[25(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(57)] vchan_0[25(1)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(25)] vchan_0[25(0)] Jack[44]@hvswitch@[Chip=0][UDB=(0,0)][side=right] hchan_0[28(1)] Jack[156]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[47(0)] Jack[4]@O_6_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(6)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[6(0)] Jack[0]@IO_6@[Chip=0][IOP=(6)][IoId=(6)] 
Net_2216: 8
Net_631: Jack[15]@left@[Chip=0][UDB=(2,1)][LB=0] udb_bus[15(0)] Jack[174]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[46(1)] Jack[62]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[18(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(50)] vchan_0[18(1)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(18)] vchan_0[18(0)] Jack[21]@hvswitch@[Chip=0][UDB=(0,0)][side=right] hchan_0[5(1)] Jack[133]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[37(0)] Jack[214]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] hchan_0[86(1)] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[46(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(6)][IoId=(7)][MuxId=(0)] ioport_6@[Chip=0][IOP=(6)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(6)][IoId=(7)] 
Net_631: 10
Net_2523: Jack[12]@left@[Chip=0][UDB=(3,2)][LB=0] udb_bus[12(0)] Jack[153]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[25(2)] Jack[41]@hvswitch@[Chip=0][UDB=(2,2)][side=left] vchan_2[13(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(77)] vchan_2[13(3)] Jack[21]@hvswitch@[Chip=0][UDB=(3,2)][side=left] hchan_3[5(2)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(197)] hchan_3[5(3)] Jack[133]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[43(0)] Jack[4]@O_0_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(0)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[0(0)] Jack[0]@IO_0@[Chip=0][IOP=(12)][IoId=(0)] 
Net_2523: 8
Net_2524: Jack[15]@left@[Chip=0][UDB=(3,2)][LB=0] udb_bus[15(0)] Jack[175]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[47(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(239)] hchan_2[47(3)] Jack[63]@hvswitch@[Chip=0][UDB=(2,3)][side=left] vchan_3[5(2)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(69)] vchan_3[5(3)] Jack[24]@hvswitch@[Chip=0][UDB=(3,3)][side=left] hchan_3[8(3)] Jack[136]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[41(0)] Jack[4]@O_1_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(1)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[1(0)] Jack[0]@IO_1@[Chip=0][IOP=(12)][IoId=(1)] 
Net_2524: 8
Net_2525: Jack[15]@left@[Chip=0][UDB=(3,3)][LB=0] udb_bus[15(0)] Jack[130]@udbswitch@[Chip=0][UDB=(2,3)][side=top] hchan_2[2(3)] Jack[18]@hvswitch@[Chip=0][UDB=(2,2)][side=right] vchan_2[23(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(87)] vchan_2[23(3)] Jack[35]@hvswitch@[Chip=0][UDB=(3,2)][side=right] hchan_3[19(3)] Jack[147]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[42(0)] Jack[4]@O_2_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(2)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[2(0)] Jack[0]@IO_2@[Chip=0][IOP=(12)][IoId=(2)] 
Net_2525: 7
Net_2526: Jack[13]@left@[Chip=0][UDB=(3,3)][LB=0] udb_bus[13(0)] Jack[140]@udbswitch@[Chip=0][UDB=(2,3)][side=top] hchan_2[12(3)] Jack[28]@hvswitch@[Chip=0][UDB=(2,3)][side=left] vchan_3[4(2)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(68)] vchan_3[4(3)] Jack[25]@hvswitch@[Chip=0][UDB=(3,3)][side=left] hchan_3[9(3)] Jack[137]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[40(0)] Jack[4]@O_3_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(3)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[3(0)] Jack[0]@IO_3@[Chip=0][IOP=(12)][IoId=(3)] 
Net_2526: 7
Net_2527: Jack[14]@left@[Chip=0][UDB=(3,3)][LB=0] udb_bus[14(0)] Jack[217]@udbswitch@[Chip=0][UDB=(2,3)][side=top] hchan_2[89(3)] Jack[105]@hvswitch@[Chip=0][UDB=(2,2)][side=right] vchan_2[24(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(88)] vchan_2[24(3)] Jack[59]@hvswitch@[Chip=0][UDB=(3,2)][side=right] hchan_3[43(3)] Jack[171]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[45(0)] Jack[4]@O_4_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(4)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[4(0)] Jack[0]@IO_4@[Chip=0][IOP=(12)][IoId=(4)] 
Net_2527: 7
Net_2528: Jack[12]@left@[Chip=0][UDB=(3,3)][LB=0] udb_bus[12(0)] Jack[146]@udbswitch@[Chip=0][UDB=(2,3)][side=top] hchan_2[18(3)] Jack[34]@hvswitch@[Chip=0][UDB=(2,3)][side=left] vchan_3[6(2)] Jack[2]@vchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(70)] vchan_3[6(3)] Jack[68]@hvswitch@[Chip=0][UDB=(3,3)][side=left] hchan_3[52(3)] Jack[180]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[47(0)] Jack[4]@O_5_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(5)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[5(0)] Jack[0]@IO_5@[Chip=0][IOP=(12)][IoId=(5)] 
Net_2528: 7
Net_2529: Jack[14]@right@[Chip=0][UDB=(3,1)][LB=1] udb_bus[17(0)] Jack[169]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[41(1)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(137)] hchan_2[41(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(233)] hchan_2[41(3)] Jack[57]@hvswitch@[Chip=0][UDB=(2,2)][side=right] vchan_2[29(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(93)] vchan_2[29(3)] Jack[108]@hvswitch@[Chip=0][UDB=(3,2)][side=right] hchan_3[92(3)] Jack[220]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[46(0)] Jack[4]@O_6_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(6)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[6(0)] Jack[0]@IO_6@[Chip=0][IOP=(12)][IoId=(6)] 
Net_2529: 9
Net_2530: Jack[15]@right@[Chip=0][UDB=(3,1)][LB=1] udb_bus[16(0)] Jack[204]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[76(1)] Jack[92]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[20(2)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(84)] vchan_0[20(3)] Jack[20]@hvswitch@[Chip=0][UDB=(3,0)][side=right] hchan_3[4(1)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(100)] hchan_3[4(2)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(196)] hchan_3[4(3)] Jack[132]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[44(0)] Jack[4]@O_7_4_to_1_output_mux@[Chip=0][IOP=(12)][IoId=(7)][MuxId=(0)] ioport_7@[Chip=0][IOP=(12)]_port_bus[7(0)] Jack[0]@IO_7@[Chip=0][IOP=(12)][IoId=(7)] 
Net_2530: 9
output_sync: Jack[14]@right@[Chip=0][UDB=(3,2)][LB=1] udb_bus[17(0)] Jack[190]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[62(2)] udb_bus[5(0)] Jack[5]@left@[Chip=0][UDB=(3,2)][LB=0] Jack[134]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[6(2)] udb_bus[62(0)] Jack[2]@cr@[Chip=0][UDB=(3,2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(158)] hchan_2[62(1)] Jack[190]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[5(0)] Jack[5]@left@[Chip=0][UDB=(3,1)][LB=0] Jack[193]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[65(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(161)] hchan_2[65(1)] Jack[193]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[62(0)] Jack[2]@cr@[Chip=0][UDB=(3,1)] Jack[12]@right@[Chip=0][UDB=(3,2)][LB=1] udb_bus[19(0)] Jack[219]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[91(2)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(283)] hchan_2[91(3)] Jack[219]@udbswitch@[Chip=0][UDB=(2,3)][side=top] udb_bus[0(0)] Jack[0]@left@[Chip=0][UDB=(3,3)][LB=0] Jack[154]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[26(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(122)] hchan_2[26(1)] Jack[154]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[31(0)] Jack[0]@right@[Chip=0][UDB=(3,1)][LB=1] udb_bus[1(0)] Jack[1]@left@[Chip=0][UDB=(2,1)][LB=0] 
output_sync: 18
row_count_2: Jack[2]@control@[Chip=0][UDB=(2,2)] Jack[2]@control@[Chip=0][UDB=(2,2)] udb_bus[54(0)] Jack[142]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[14(2)] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(2,2)][LB=0] Jack[213]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[85(2)] udb_bus[25(0)] Jack[6]@right@[Chip=0][UDB=(2,2)][LB=1] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(110)] hchan_2[14(1)] Jack[142]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(2,1)][LB=0] 
row_count_2: 7
row_count_1: Jack[1]@control@[Chip=0][UDB=(2,2)] Jack[1]@control@[Chip=0][UDB=(2,2)] udb_bus[53(0)] Jack[139]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[11(2)] udb_bus[26(0)] Jack[5]@right@[Chip=0][UDB=(2,2)][LB=1] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(2,2)][LB=0] Jack[164]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[36(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(132)] hchan_2[36(1)] Jack[164]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(2,1)][LB=0] 
row_count_1: 7
row_count_0: Jack[0]@control@[Chip=0][UDB=(2,2)] Jack[0]@control@[Chip=0][UDB=(2,2)] udb_bus[52(0)] Jack[197]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[69(2)] udb_bus[24(0)] Jack[7]@right@[Chip=0][UDB=(2,2)][LB=1] Jack[133]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[5(2)] udb_bus[11(0)] Jack[11]@left@[Chip=0][UDB=(2,2)][LB=0] Jack[170]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[42(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(138)] hchan_2[42(1)] Jack[170]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[11(0)] Jack[11]@left@[Chip=0][UDB=(2,1)][LB=0] 
row_count_0: 8
col_count_3: Jack[6]@control@[Chip=0][UDB=(2,2)] Jack[6]@control@[Chip=0][UDB=(2,2)] udb_bus[58(0)] Jack[137]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[9(2)] udb_bus[1(0)] Jack[1]@left@[Chip=0][UDB=(3,2)][LB=0] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(201)] hchan_2[9(3)] Jack[25]@hvswitch@[Chip=0][UDB=(2,3)][side=left] vchan_3[11(2)] Jack[38]@hvswitch@[Chip=0][UDB=(2,3)][side=left] hchan_2[22(3)] Jack[150]@udbswitch@[Chip=0][UDB=(2,3)][side=top] udb_bus[8(0)] Jack[8]@left@[Chip=0][UDB=(3,3)][LB=0] Jack[192]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[64(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(160)] hchan_2[64(1)] Jack[192]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[29(0)] Jack[2]@right@[Chip=0][UDB=(3,1)][LB=1] udb_bus[9(0)] Jack[9]@left@[Chip=0][UDB=(3,1)][LB=0] Jack[212]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[84(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(180)] hchan_2[84(1)] Jack[212]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[5(0)] Jack[5]@left@[Chip=0][UDB=(2,1)][LB=0] 
col_count_3: 14
col_count_2: Jack[5]@control@[Chip=0][UDB=(2,2)] Jack[5]@control@[Chip=0][UDB=(2,2)] Jack[5]@control@[Chip=0][UDB=(2,2)] udb_bus[57(0)] Jack[186]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[58(2)] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(3,2)][LB=0] Jack[210]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[82(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(178)] hchan_2[82(1)] Jack[210]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[9(0)] Jack[9]@left@[Chip=0][UDB=(2,1)][LB=0] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(154)] hchan_2[58(1)] Jack[186]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(3,1)][LB=0] udb_bus[26(0)] Jack[5]@right@[Chip=0][UDB=(3,1)][LB=1] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(250)] hchan_2[58(3)] Jack[186]@udbswitch@[Chip=0][UDB=(2,3)][side=top] udb_bus[10(0)] Jack[10]@left@[Chip=0][UDB=(3,3)][LB=0] 
col_count_2: 11
col_count_1: Jack[4]@control@[Chip=0][UDB=(2,2)] Jack[4]@control@[Chip=0][UDB=(2,2)] Jack[4]@control@[Chip=0][UDB=(2,2)] udb_bus[56(0)] Jack[180]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[52(2)] udb_bus[11(0)] Jack[11]@left@[Chip=0][UDB=(3,2)][LB=0] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(244)] hchan_2[52(3)] Jack[180]@udbswitch@[Chip=0][UDB=(2,3)][side=top] udb_bus[3(0)] Jack[3]@left@[Chip=0][UDB=(3,3)][LB=0] Jack[171]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[43(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(139)] hchan_2[43(1)] Jack[171]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[24(0)] Jack[7]@right@[Chip=0][UDB=(3,1)][LB=1] Jack[200]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[72(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(168)] hchan_2[72(1)] Jack[200]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[8(0)] Jack[8]@left@[Chip=0][UDB=(2,1)][LB=0] udb_bus[3(0)] Jack[3]@left@[Chip=0][UDB=(3,1)][LB=0] 
col_count_1: 12
col_count_0: Jack[3]@control@[Chip=0][UDB=(2,2)] Jack[3]@control@[Chip=0][UDB=(2,2)] Jack[3]@control@[Chip=0][UDB=(2,2)] udb_bus[55(0)] Jack[155]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[27(2)] udb_bus[4(0)] Jack[4]@left@[Chip=0][UDB=(3,2)][LB=0] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(123)] hchan_2[27(1)] Jack[155]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[4(0)] Jack[4]@left@[Chip=0][UDB=(3,1)][LB=0] Jack[151]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[23(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(119)] hchan_2[23(1)] Jack[151]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[23(0)] Jack[8]@right@[Chip=0][UDB=(3,1)][LB=1] Jack[148]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[20(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(116)] hchan_2[20(1)] Jack[148]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[3(0)] Jack[3]@left@[Chip=0][UDB=(2,1)][LB=0] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(219)] hchan_2[27(3)] Jack[155]@udbswitch@[Chip=0][UDB=(2,3)][side=top] udb_bus[4(0)] Jack[4]@left@[Chip=0][UDB=(3,3)][LB=0] 
col_count_0: 13
input_enable: Jack[2]@control@[Chip=0][UDB=(3,2)] Jack[2]@control@[Chip=0][UDB=(3,2)] Jack[2]@control@[Chip=0][UDB=(3,2)] udb_bus[54(0)] Jack[182]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[54(2)] udb_bus[30(0)] Jack[1]@right@[Chip=0][UDB=(3,2)][LB=1] Jack[158]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[30(2)] udb_bus[30(0)] Jack[1]@right@[Chip=0][UDB=(2,2)][LB=1] 
input_enable: 5
Net_2695: Jack[13]@SAR[0]@[Chip=0][FFB(SAR,0)] Jack[13]@SAR[0]@[Chip=0][FFB(SAR,0)] dsi@[Chip=0][DSI=(0,3)]_dsi_bus[20(0)] Jack[208]@dsiswitch_top@[Chip=0][DSI=(0,3)][side=top] hchan_0[80(3)] Jack[96]@hvswitch@[Chip=0][UDB=(0,2)][side=right] vchan_2[22(0)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(22)] vchan_2[22(1)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(54)] vchan_2[22(2)] Jack[19]@hvswitch@[Chip=0][UDB=(2,2)][side=right] hchan_2[3(3)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(195)] hchan_2[3(2)] Jack[131]@udbswitch@[Chip=0][UDB=(2,2)][side=top] udb_bus[31(0)] Jack[0]@right@[Chip=0][UDB=(2,2)][LB=1] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(86)] vchan_2[22(3)] Jack[87]@hvswitch@[Chip=0][UDB=(3,2)][side=right] hchan_3[71(3)] Jack[199]@dsiswitch_top@[Chip=0][DSI=(1,3)][side=top] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[25(0)] Jack[3]@irq_11_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(11)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[11(0)] Jack[0]@interrupt11@[Chip=0][IntrHod=(0)][IntrId=(11)] 
Net_2695: 12
Net_2698: Jack[14]@right@[Chip=0][UDB=(2,2)][LB=1] udb_bus[17(0)] Jack[206]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[78(2)] Jack[94]@hvswitch@[Chip=0][UDB=(2,2)][side=left] vchan_2[14(2)] Jack[2]@vchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(78)] vchan_2[14(3)] Jack[86]@hvswitch@[Chip=0][UDB=(3,2)][side=left] hchan_3[70(2)] Jack[198]@dsiswitch_top@[Chip=0][DSI=(1,2)][side=top] dsi@[Chip=0][DSI=(1,2)]_dsi_bus[29(0)] Jack[2]@drq_12_2_to_1_mux@[Chip=0][DrqHod=(0)][DrqId=(12)][MuxId=(0)] dmac_0@[Chip=0][DrqHod=(0)]_drq_bus[12(0)] Jack[0]@dma12@[Chip=0][DrqHod=(0)][DrqId=(12)] 
Net_2698: 7
mtx_reset: Jack[0]@control@[Chip=0][UDB=(3,2)] Jack[0]@control@[Chip=0][UDB=(3,2)] udb_bus[52(0)] Jack[201]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[73(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(169)] hchan_2[73(1)] Jack[201]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[8(0)] Jack[8]@left@[Chip=0][UDB=(3,1)][LB=0] Jack[196]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[68(2)] udb_bus[63(0)] Jack[199]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[71(2)] udb_bus[63(0)] Jack[3]@cr@[Chip=0][UDB=(3,2)] Jack[152]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[24(1)] udb_bus[63(0)] Jack[3]@cr@[Chip=0][UDB=(3,1)] 
mtx_reset: 10
\Sync_1:Net_34\: Jack[15]@left@[Chip=0][UDB=(3,1)][LB=0] udb_bus[15(0)] Jack[176]@udbswitch@[Chip=0][UDB=(2,1)][side=top] hchan_2[48(1)] udb_bus[7(0)] Jack[7]@left@[Chip=0][UDB=(3,1)][LB=0] 
\Sync_1:Net_34\: 3
capture_done: Jack[2]@dma9@[Chip=0][DrqHod=(0)][DrqId=(9)] Jack[2]@dma9@[Chip=0][DrqHod=(0)][DrqId=(9)] dmac_0@[Chip=0][DrqHod=(0)]_termout_bus[9(0)] Jack[10]@termout0_9_1_to_16_mux@[Chip=0][DrqHod=(0)][DrqId=(9)][MuxId=(2)] dmac_0@[Chip=0][DrqHod=(0)]_demux_9_termout0_bus[9(0)] Jack[1]@termout0_9_diode@[Chip=0][DrqHod=(0)][DrqId=(9)][MuxId=(2)][DiodeId=(9)] dsi@[Chip=0][DSI=(1,3)]_dsi_bus[9(0)] Jack[3]@irq_9_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(9)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[9(0)] Jack[0]@interrupt9@[Chip=0][IntrHod=(0)][IntrId=(9)] Jack[11]@termout1_9_1_to_16_mux@[Chip=0][DrqHod=(0)][DrqId=(9)][MuxId=(3)] dmac_0@[Chip=0][DrqHod=(0)]_demux_9_termout1_bus[10(0)] Jack[1]@termout1_26_diode@[Chip=0][DrqHod=(0)][DrqId=(9)][MuxId=(3)][DiodeId=(26)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[14(0)] Jack[134]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[6(1)] Jack[22]@hvswitch@[Chip=0][UDB=(3,1)][side=left] vchan_1[13(3)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(77)] vchan_1[13(2)] Jack[65]@hvswitch@[Chip=0][UDB=(2,1)][side=left] hchan_2[49(1)] Jack[177]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[11(0)] Jack[11]@left@[Chip=0][UDB=(3,1)][LB=0] 
capture_done: 11
\Sync_1:tmp__cydff_2_reg\: Jack[14]@left@[Chip=0][UDB=(3,2)][LB=0] udb_bus[14(0)] Jack[165]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[37(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(133)] hchan_2[37(1)] Jack[165]@udbswitch@[Chip=0][UDB=(2,1)][side=top] udb_bus[2(0)] Jack[2]@left@[Chip=0][UDB=(3,1)][LB=0] 
\Sync_1:tmp__cydff_2_reg\: 4
output_enable: Jack[1]@control@[Chip=0][UDB=(3,2)] Jack[1]@control@[Chip=0][UDB=(3,2)] udb_bus[53(0)] Jack[188]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[60(2)] udb_bus[29(0)] Jack[2]@right@[Chip=0][UDB=(3,2)][LB=1] 
output_enable: 3
Net_2702: Jack[13]@SAR[1]@[Chip=0][FFB(SAR,1)] Jack[13]@SAR[1]@[Chip=0][FFB(SAR,1)] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[21(0)] Jack[209]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] hchan_0[81(1)] Jack[97]@hvswitch@[Chip=0][UDB=(0,0)][side=right] vchan_0[23(0)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(23)] vchan_0[23(1)] Jack[2]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(55)] vchan_0[23(2)] Jack[18]@hvswitch@[Chip=0][UDB=(2,0)][side=right] hchan_2[2(1)] Jack[2]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(98)] hchan_2[2(2)] Jack[130]@udbswitch@[Chip=0][UDB=(2,2)][side=top] udb_bus[31(0)] Jack[0]@right@[Chip=0][UDB=(3,2)][LB=1] Jack[211]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] hchan_0[83(1)] Jack[2]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(179)] hchan_0[83(2)] Jack[99]@hvswitch@[Chip=0][UDB=(0,1)][side=right] vchan_1[20(0)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(20)] vchan_1[20(1)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(52)] vchan_1[20(2)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(84)] vchan_1[20(3)] Jack[85]@hvswitch@[Chip=0][UDB=(3,1)][side=right] hchan_3[69(2)] Jack[197]@dsiswitch_top@[Chip=0][DSI=(1,2)][side=top] dsi@[Chip=0][DSI=(1,2)]_dsi_bus[24(0)] Jack[3]@irq_16_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(16)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[16(0)] Jack[0]@interrupt16@[Chip=0][IntrHod=(0)][IntrId=(16)] 
Net_2702: 17
Net_1763_local: Jack[15]@Clock[0]@[Chip=0][FFB(Clock,0)] Jack[15]@Clock[0]@[Chip=0][FFB(Clock,0)] dsi@[Chip=0][DSI=(1,4)]_dsi_bus[10(0)] Jack[216]@dsiswitch_top@[Chip=0][DSI=(1,4)][side=top] hchan_3[88(4)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(376)] hchan_3[88(3)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(280)] hchan_3[88(2)] Jack[104]@hvswitch@[Chip=0][UDB=(3,1)][side=right] vchan_1[17(3)] Jack[3]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(81)] vchan_1[17(2)] Jack[17]@hvswitch@[Chip=0][UDB=(2,1)][side=right] hchan_2[1(2)] Jack[129]@udbswitch@[Chip=0][UDB=(2,2)][side=top] udb_bus[27(0)] Jack[4]@right@[Chip=0][UDB=(3,2)][LB=1] 
Net_1763_local: 8
Net_2705: Jack[15]@right@[Chip=0][UDB=(3,2)][LB=1] udb_bus[16(0)] Jack[204]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[76(2)] Jack[92]@hvswitch@[Chip=0][UDB=(2,1)][side=right] vchan_1[26(2)] Jack[2]@vchan_1@[Chip=0]_SegSwitch@[Chip=0][SegId=(90)] vchan_1[26(3)] Jack[46]@hvswitch@[Chip=0][UDB=(3,1)][side=right] hchan_3[30(2)] Jack[158]@dsiswitch_top@[Chip=0][DSI=(1,2)][side=top] dsi@[Chip=0][DSI=(1,2)]_dsi_bus[30(0)] Jack[2]@drq_13_2_to_1_mux@[Chip=0][DrqHod=(0)][DrqId=(13)][MuxId=(0)] dmac_0@[Chip=0][DrqHod=(0)]_drq_bus[13(0)] Jack[0]@dma13@[Chip=0][DrqHod=(0)][DrqId=(13)] 
Net_2705: 7
__ONE__: Jack[13]@right@[Chip=0][UDB=(3,2)][LB=1] udb_bus[18(0)] Jack[163]@udbswitch@[Chip=0][UDB=(2,2)][side=top] hchan_2[35(2)] Jack[3]@hchan_2@[Chip=0]_SegSwitch@[Chip=0][SegId=(131)] hchan_2[35(1)] Jack[51]@hvswitch@[Chip=0][UDB=(2,0)][side=right] vchan_0[30(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(62)] vchan_0[30(1)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(30)] vchan_0[30(0)] Jack[17]@hvswitch@[Chip=0][UDB=(0,0)][side=right] hchan_0[1(1)] Jack[129]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[27(0)] Jack[14]@SAR[1]@[Chip=0][FFB(SAR,1)] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[33(0)] Jack[172]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] hchan_0[44(1)] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[17(0)] Jack[190]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] hchan_0[62(1)] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[25(0)] Jack[14]@SAR[0]@[Chip=0][FFB(SAR,0)] 
__ONE__: 13
DMA_Filter_A_Done: Jack[0]@DFB[0]@[Chip=0][FFB(DFB,0)] Jack[0]@DFB[0]@[Chip=0][FFB(DFB,0)] Jack[0]@DFB[0]@[Chip=0][FFB(DFB,0)] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[14(0)] Jack[2]@drq_8_2_to_1_mux@[Chip=0][DrqHod=(0)][DrqId=(8)][MuxId=(0)] dmac_0@[Chip=0][DrqHod=(0)]_drq_bus[8(0)] Jack[0]@dma8@[Chip=0][DrqHod=(0)][DrqId=(8)] Jack[134]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] hchan_3[6(5)] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[31(0)] Jack[2]@drq_2_2_to_1_mux@[Chip=0][DrqHod=(0)][DrqId=(2)][MuxId=(0)] dmac_0@[Chip=0][DrqHod=(0)]_drq_bus[2(0)] Jack[0]@dma2@[Chip=0][DrqHod=(0)][DrqId=(2)] Jack[223]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] hchan_3[95(5)] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[24(0)] Jack[3]@irq_0_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(0)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[0(0)] Jack[0]@interrupt0@[Chip=0][IntrHod=(0)][IntrId=(0)] 
DMA_Filter_A_Done: 8
\USBUART:ept_int_4\: Jack[13]@USB[0]@[Chip=0][FFB(USB,0)] Jack[13]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[19(0)] Jack[157]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[29(1)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(125)] hchan_3[29(2)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(221)] hchan_3[29(3)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(317)] hchan_3[29(4)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(413)] hchan_3[29(5)] Jack[157]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[26(0)] Jack[3]@irq_2_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(2)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[2(0)] Jack[0]@interrupt2@[Chip=0][IntrHod=(0)][IntrId=(2)] 
\USBUART:ept_int_4\: 8
\USBUART:ept_int_5\: Jack[14]@USB[0]@[Chip=0][FFB(USB,0)] Jack[14]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[20(0)] Jack[135]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[7(1)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(103)] hchan_3[7(2)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(199)] hchan_3[7(3)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(295)] hchan_3[7(4)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(391)] hchan_3[7(5)] Jack[135]@dsiswitch_top@[Chip=0][DSI=(1,5)][side=top] dsi@[Chip=0][DSI=(1,5)]_dsi_bus[27(0)] Jack[3]@irq_3_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(3)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[3(0)] Jack[0]@interrupt3@[Chip=0][IntrHod=(0)][IntrId=(3)] 
\USBUART:ept_int_5\: 8
\USBUART:ept_int_6\: Jack[15]@USB[0]@[Chip=0][FFB(USB,0)] Jack[15]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[21(0)] Jack[129]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[1(1)] Jack[2]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(97)] hchan_3[1(2)] Jack[129]@dsiswitch_top@[Chip=0][DSI=(1,2)][side=top] dsi@[Chip=0][DSI=(1,2)]_dsi_bus[27(0)] Jack[3]@irq_19_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(19)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[19(0)] Jack[0]@interrupt19@[Chip=0][IntrHod=(0)][IntrId=(19)] 
\USBUART:ept_int_6\: 5
\USBUART:ept_int_8\: Jack[17]@USB[0]@[Chip=0][FFB(USB,0)] Jack[17]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[23(0)] Jack[147]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[19(1)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[24(0)] Jack[3]@irq_21_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(21)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[21(0)] Jack[0]@interrupt21@[Chip=0][IntrHod=(0)][IntrId=(21)] 
\USBUART:ept_int_8\: 4
\USBUART:Net_79\: Jack[0]@USB[0]@[Chip=0][FFB(USB,0)] Jack[0]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,4)]_dsi_bus[12(0)] Jack[3]@irq_22_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(22)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[22(0)] Jack[0]@interrupt22@[Chip=0][IntrHod=(0)][IntrId=(22)] 
\USBUART:Net_79\: 2
\USBUART:Net_77\: Jack[19]@USB[0]@[Chip=0][FFB(USB,0)] Jack[19]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[18(0)] Jack[179]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[51(1)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[26(0)] Jack[3]@irq_23_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(23)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[23(0)] Jack[0]@interrupt23@[Chip=0][IntrHod=(0)][IntrId=(23)] 
\USBUART:Net_77\: 4
\USBUART:ept_int_7\: Jack[16]@USB[0]@[Chip=0][FFB(USB,0)] Jack[16]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[22(0)] Jack[153]@dsiswitch_top@[Chip=0][DSI=(1,1)][side=top] hchan_3[25(1)] dsi@[Chip=0][DSI=(1,1)]_dsi_bus[27(0)] Jack[3]@irq_24_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(24)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[24(0)] Jack[0]@interrupt24@[Chip=0][IntrHod=(0)][IntrId=(24)] 
\USBUART:ept_int_7\: 4
\USBUART:Net_95\: Jack[18]@USB[0]@[Chip=0][FFB(USB,0)] Jack[18]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,4)]_dsi_bus[21(0)] Jack[3]@irq_25_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(25)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[25(0)] Jack[0]@interrupt25@[Chip=0][IntrHod=(0)][IntrId=(25)] 
\USBUART:Net_95\: 2
\USBUART:ept_int_0\: Jack[9]@USB[0]@[Chip=0][FFB(USB,0)] Jack[9]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[17(0)] Jack[175]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[47(0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[24(0)] Jack[3]@irq_26_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(26)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[26(0)] Jack[0]@interrupt26@[Chip=0][IntrHod=(0)][IntrId=(26)] 
\USBUART:ept_int_0\: 4
\USBUART:ept_int_3\: Jack[12]@USB[0]@[Chip=0][FFB(USB,0)] Jack[12]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[20(0)] Jack[165]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[37(0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[25(0)] Jack[3]@irq_27_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(27)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[27(0)] Jack[0]@interrupt27@[Chip=0][IntrHod=(0)][IntrId=(27)] 
\USBUART:ept_int_3\: 4
\USBUART:Net_81\: Jack[20]@USB[0]@[Chip=0][FFB(USB,0)] Jack[20]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[21(0)] Jack[135]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[7(0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[26(0)] Jack[3]@irq_28_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(28)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[28(0)] Jack[0]@interrupt28@[Chip=0][IntrHod=(0)][IntrId=(28)] 
\USBUART:Net_81\: 4
\USBUART:ept_int_1\: Jack[10]@USB[0]@[Chip=0][FFB(USB,0)] Jack[10]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[18(0)] Jack[187]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[59(0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[27(0)] Jack[3]@irq_29_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(29)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[29(0)] Jack[0]@interrupt29@[Chip=0][IntrHod=(0)][IntrId=(29)] 
\USBUART:ept_int_1\: 4
\USBUART:ept_int_2\: Jack[11]@USB[0]@[Chip=0][FFB(USB,0)] Jack[11]@USB[0]@[Chip=0][FFB(USB,0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[19(0)] Jack[146]@dsiswitch_top@[Chip=0][DSI=(1,0)][side=top] hchan_3[18(0)] dsi@[Chip=0][DSI=(1,0)]_dsi_bus[29(0)] Jack[3]@irq_31_3_to_1_mux@[Chip=0][IntrHod=(0)][IntrId=(31)][MuxId=(0)] intc_0@[Chip=0][IntrHod=(0)]_irq_bus[31(0)] Jack[0]@interrupt31@[Chip=0][IntrHod=(0)][IntrId=(31)] 
\USBUART:ept_int_2\: 4
\ADC_SAR_B:Net_221_local\: Jack[13]@Clock[0]@[Chip=0][FFB(Clock,0)] Jack[13]@Clock[0]@[Chip=0][FFB(Clock,0)] dsi@[Chip=0][DSI=(1,4)]_dsi_bus[8(0)] Jack[200]@dsiswitch_top@[Chip=0][DSI=(1,4)][side=top] hchan_3[72(4)] Jack[88]@hvswitch@[Chip=0][UDB=(3,4)][side=left] vchan_4[15(3)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(79)] vchan_4[15(2)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(47)] vchan_4[15(1)] Jack[3]@vchan_4@[Chip=0]_SegSwitch@[Chip=0][SegId=(15)] vchan_4[15(0)] Jack[95]@hvswitch@[Chip=0][UDB=(0,4)][side=left] hchan_0[79(4)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(367)] hchan_0[79(3)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(271)] hchan_0[79(2)] Jack[3]@hchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(175)] hchan_0[79(1)] Jack[207]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[26(0)] Jack[0]@SAR[1]@[Chip=0][FFB(SAR,1)] 
\ADC_SAR_B:Net_221_local\: 11
\ADC_SAR_A:Net_221_local\: Jack[14]@Clock[0]@[Chip=0][FFB(Clock,0)] Jack[14]@Clock[0]@[Chip=0][FFB(Clock,0)] dsi@[Chip=0][DSI=(1,4)]_dsi_bus[9(0)] Jack[210]@dsiswitch_top@[Chip=0][DSI=(1,4)][side=top] hchan_3[82(4)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(370)] hchan_3[82(3)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(274)] hchan_3[82(2)] Jack[3]@hchan_3@[Chip=0]_SegSwitch@[Chip=0][SegId=(178)] hchan_3[82(1)] Jack[98]@hvswitch@[Chip=0][UDB=(3,0)][side=right] vchan_0[29(3)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(93)] vchan_0[29(2)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(61)] vchan_0[29(1)] Jack[3]@vchan_0@[Chip=0]_SegSwitch@[Chip=0][SegId=(29)] vchan_0[29(0)] Jack[101]@hvswitch@[Chip=0][UDB=(0,0)][side=right] hchan_0[85(1)] Jack[213]@dsiswitch_top@[Chip=0][DSI=(0,1)][side=top] dsi@[Chip=0][DSI=(0,1)]_dsi_bus[24(0)] Jack[0]@SAR[0]@[Chip=0][FFB(SAR,0)] 
\ADC_SAR_A:Net_221_local\: 11
Routed 63 signals
Routing took 12.59375 second(s)
Digital Routing phase: Elapsed time ==> 13s.625ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.937ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Static timing analysis report

Project: C:\Documents and Settings\tika\Mes documents\XYi\Senseur Mutiltouch\Code\PSoC5\Proto_2_v_2_1\Proto 2.cydsn\Proto 2.cyprj
03/05/2011 10:04:16

Operating Conditions:
Vddd=5.0V Vddio0=5.0V Vddio1=5.0V Vddio2=5.0V Vddio3=5.0V
Selected Parameter Set:
Voltage: 1.65V, Temperature: -40 degrees C, Speed Grade: default, Silicon Rev: ES1
No timing parameter file for CY8C5588AXI-060
Unable to load timing parameters. Static timing analysis disabled.
Static timing analysis phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 43s.375ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 43s.546ms
API generation phase: Elapsed time ==> 3s.531ms
Dependency generation phase: Elapsed time ==> 0s.078ms
Cleanup phase: Elapsed time ==> 0s.000ms
