// Seed: 3833478646
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3
);
  assign id_5 = id_5;
  string id_6;
  tri id_7, id_8 = id_1;
  uwire id_9;
  assign id_6 = "";
  id_10(
      .id_0(id_3), .id_1(id_5), .id_2(1), .id_3(1), .id_4(~id_5)
  );
  assign id_9 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    output tri id_5
    , id_10,
    output wire id_6,
    input tri1 id_7,
    output logic id_8
);
  wire id_11;
  wire id_12;
  always @(posedge 1) id_8 <= 1;
  module_0(
      id_7, id_3, id_7, id_7
  );
endmodule
