<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.7"/>
<title>libopencm3: RCC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.7 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__STM32F1xx-rcc-file.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC<div class="ingroups"><a class="el" href="group__STM32F1xx.html">STM32F1xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F1xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__STM32F1xx-rcc-file.png" border="0" alt="" usemap="#group____STM32F1xx-rcc-file"/>
<map name="group____STM32F1xx-rcc-file" id="group____STM32F1xx-rcc-file">
<area shape="rect" id="node2" href="group__STM32F1xx.html" title="Libraries for ST Microelectronics STM32F1xx series. " alt="" coords="5,5,99,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1c96c4bce0fe924171980aa993d2a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="#ga1c96c4bce0fe924171980aa993d2a0af">More...</a><br /></td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="#ga6507734e493649ea262e10a511581d67">More...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="#ga7f7d1d31caae583cd72443e35885902b">More...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="#ga01c3b6e7aee2cee13506e3f555539008">More...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="#gab1b45443e00d0774628de632257ba9f4">More...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="#ga0d3d34d807e0934127960914833a1b4d">More...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Wait for Oscillator Ready.  <a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">More...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="#ga89d079556639549018fbd8d66cf5fc20">More...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="#gaddb943f9f25dc2df52890c90d468f373">More...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="#ga2297cce07d5113023bf8eff03fc62c66">More...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memdesc:ga2c291271812c333d975807cd5ec99a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="#ga2c291271812c333d975807cd5ec99a36">More...</a><br /></td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="#ga93f0715a42904d8c70bc7d1c862cf89f">More...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648726dbed9b010d181306103c9eb51c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga648726dbed9b010d181306103c9eb51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL2 Multiplication Factor.  <a href="#ga648726dbed9b010d181306103c9eb51c">More...</a><br /></td></tr>
<tr class="separator:ga648726dbed9b010d181306103c9eb51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL3 Multiplication Factor.  <a href="#ga548fdeeacbf0c2199b0851a8c71ff872">More...</a><br /></td></tr>
<tr class="separator:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="#gae307406af5f22597be382a3eecc7b54b">More...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memdesc:ga190cb3bbb95d687334d00e15bfab5b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="#ga190cb3bbb95d687334d00e15bfab5b56">More...</a><br /></td></tr>
<tr class="separator:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="memdesc:gac40c9478480f3a44c381c15482a563cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="#gac40c9478480f3a44c381c15482a563cd">More...</a><br /></td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:gaaf1b9174131b00a7014c0328a53a65a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="#gaaf1b9174131b00a7014c0328a53a65a1">More...</a><br /></td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memdesc:gad434015520b42043657d7478f8308c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="#gad434015520b42043657d7478f8308c37">More...</a><br /></td></tr>
<tr class="separator:gad434015520b42043657d7478f8308c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7e31318695e354e955004c0050a85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a> (uint32_t rccsrc)</td></tr>
<tr class="separator:ga2ce7e31318695e354e955004c0050a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga3373359648b1677ac49d2fe86bff99b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="#ga3373359648b1677ac49d2fe86bff99b7">More...</a><br /></td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75d09f5953c113b10c266937e0d36a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a> (void)</td></tr>
<tr class="memdesc:gae75d09f5953c113b10c266937e0d36a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 64MHz from HSI.  <a href="#gae75d09f5953c113b10c266937e0d36a7">More...</a><br /></td></tr>
<tr class="separator:gae75d09f5953c113b10c266937e0d36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 48MHz from HSI.  <a href="#gadd6354a9a1404b23b5baa00b51b03cc2">More...</a><br /></td></tr>
<tr class="separator:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSI.  <a href="#ga63c14a3f3ed2799c6ad21564f97d0e99">More...</a><br /></td></tr>
<tr class="separator:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.  <a href="#ga2a1d0a3e6272c2268ed5b560fb37262c">More...</a><br /></td></tr>
<tr class="separator:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de5e411afdd8f22d01d91613acfc844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:ga7de5e411afdd8f22d01d91613acfc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.  <a href="#ga7de5e411afdd8f22d01d91613acfc844">More...</a><br /></td></tr>
<tr class="separator:ga7de5e411afdd8f22d01d91613acfc844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 12MHz.  <a href="#gae6012c8bf33f8cfa406a37ef88e9a47b">More...</a><br /></td></tr>
<tr class="separator:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec148e144431957a5a0dff4d3ce581b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gaec148e144431957a5a0dff4d3ce581b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 16MHz.  <a href="#gaec148e144431957a5a0dff4d3ce581b1">More...</a><br /></td></tr>
<tr class="separator:gaec148e144431957a5a0dff4d3ce581b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae61f5759a5cbcd628e873e951ade7f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.  <a href="#gae61f5759a5cbcd628e873e951ade7f1b">More...</a><br /></td></tr>
<tr class="separator:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the backup domain.  <a href="#gaa02e63deae78644c393004fb900fe584">More...</a><br /></td></tr>
<tr class="separator:gaa02e63deae78644c393004fb900fe584"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a> = 8000000</td></tr>
<tr class="memdesc:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ppre1 peripheral clock frequency after reset.  <a href="#ga71455852cfe7420e0c33a63e0e09c4e5">More...</a><br /></td></tr>
<tr class="separator:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx-rcc-file.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a> = 8000000</td></tr>
<tr class="memdesc:gae9ac2772ba7880c2a2941d8a7150c477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ppre2 peripheral clock frequency after reset.  <a href="#gae9ac2772ba7880c2a2941d8a7150c477">More...</a><br /></td></tr>
<tr class="separator:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>libopencm3 STM32F1xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2010 Thomas Otto <a href="#" onclick="location.href='mai'+'lto:'+'tom'+'mi'+'@vi'+'ad'+'min'+'.o'+'rg'; return false;">tommi<span style="display: none;">.nosp@m.</span>@via<span style="display: none;">.nosp@m.</span>dmin.<span style="display: none;">.nosp@m.</span>org</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>This library supports the Reset and Clock Control System in the STM32F1xx series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<dl class="section note"><dt>Note</dt><dd>Full support for connection line devices is not yet provided.</dd></dl>
<p>Clock settings and resets for many peripherals are given here rather than in the corresponding peripheral library.</p>
<p>The library also provides a number of common configurations for the processor system clock. Not all possible configurations are included.</p>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaa02e63deae78644c393004fb900fe584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the backup domain. </p>
<p>The backup domain register is reset to disable all controls. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01096">1096</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="rcc_8h_source.html#l00421">RCC_BDCR_BDRST</a>.</p>

<p>Referenced by <a class="el" href="rtc_8c_source.html#l00043">rtc_awake_from_off()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gaa02e63deae78644c393004fb900fe584_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gaa02e63deae78644c393004fb900fe584_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gaa02e63deae78644c393004fb900fe584_icgraph" id="group__STM32F1xx-rcc-file_gaa02e63deae78644c393004fb900fe584_icgraph">
<area shape="rect" id="node2" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="rtc_awake_from_off" alt="" coords="220,5,357,32"/><area shape="rect" id="node3" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="rtc_auto_awake" alt="" coords="405,5,520,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae6012c8bf33f8cfa406a37ef88e9a47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_12mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 12MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00912">912</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00192">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00148">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="rcc_8h_source.html#l00180">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00214">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" id="group__STM32F1xx-rcc-file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="255,5,353,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="259,56,349,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="249,107,359,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="255,157,353,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="220,209,388,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="239,275,369,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="247,325,361,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="252,376,356,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="252,427,356,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="226,477,382,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="224,528,384,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaec148e144431957a5a0dff4d3ce581b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_16mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 16MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00975">975</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00192">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00151">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00180">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00171">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00214">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gaec148e144431957a5a0dff4d3ce581b1_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gaec148e144431957a5a0dff4d3ce581b1_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gaec148e144431957a5a0dff4d3ce581b1_cgraph" id="group__STM32F1xx-rcc-file_gaec148e144431957a5a0dff4d3ce581b1_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="255,5,353,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="259,56,349,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="249,107,359,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="255,157,353,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="220,209,388,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="239,275,369,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="247,325,361,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="252,376,356,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="252,427,356,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="226,477,382,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="224,528,384,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae61f5759a5cbcd628e873e951ade7f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_25mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 25MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l01038">1038</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00490">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>, <a class="el" href="rcc_8h_source.html#l00463">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>, <a class="el" href="rcc_8h_source.html#l00523">RCC_CFGR2_PREDIV2_DIV5</a>, <a class="el" href="rcc_8h_source.html#l00505">RCC_CFGR2_PREDIV_DIV5</a>, <a class="el" href="rcc_8h_source.html#l00192">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00151">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00181">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00214">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8h_source.html#l00136">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00456">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00577">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00589">rcc_set_prediv1_source()</a>, <a class="el" href="rcc_8c_source.html#l00583">rcc_set_prediv2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00569">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" id="group__STM32F1xx-rcc-file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="258,5,357,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="263,56,352,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="252,107,363,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="259,157,356,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga648726dbed9b010d181306103c9eb51c" title="RCC Set the PLL2 Multiplication Factor. " alt="" coords="220,209,395,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="223,274,391,315"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="242,340,373,367"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="250,391,365,417"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="255,441,359,468"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="255,492,359,519"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga3002a6fe10a813069b1d13c98c0a6da7" title="rcc_set_prediv1" alt="" coords="250,543,365,569"/><area shape="rect" id="node13" href="group__STM32F1xx-rcc-file.html#ga2ce7e31318695e354e955004c0050a85" title="rcc_set_prediv1_source" alt="" coords="227,593,387,620"/><area shape="rect" id="node14" href="group__STM32F1xx-rcc-file.html#ga3a206a5322c1c6f7737654e13a01c6b8" title="rcc_set_prediv2" alt="" coords="250,644,365,671"/><area shape="rect" id="node15" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="229,695,385,721"/><area shape="rect" id="node16" href="group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor. " alt="" coords="252,745,363,772"/><area shape="rect" id="node17" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="227,796,387,823"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2a1d0a3e6272c2268ed5b560fb37262c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 8MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00786">786</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00072">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00190">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00145">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>, <a class="el" href="rcc_8h_source.html#l00180">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" id="group__STM32F1xx-rcc-file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="248,5,347,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="253,56,342,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="242,107,353,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="249,157,346,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="213,209,381,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="232,275,363,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="240,325,355,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="245,376,349,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="245,427,349,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="219,477,375,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="217,528,377,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga7de5e411afdd8f22d01d91613acfc844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 8MHz. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00849">849</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00193">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00151">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="rcc_8h_source.html#l00180">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00170">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="rcc_8h_source.html#l00214">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00247">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00498">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga7de5e411afdd8f22d01d91613acfc844_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga7de5e411afdd8f22d01d91613acfc844_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga7de5e411afdd8f22d01d91613acfc844_cgraph" id="group__STM32F1xx-rcc-file_ga7de5e411afdd8f22d01d91613acfc844_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="248,5,347,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="253,56,342,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="242,107,353,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="249,157,346,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="213,209,381,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="232,275,363,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source. " alt="" coords="240,325,355,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="245,376,349,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="245,427,349,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="219,477,375,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="217,528,377,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga63c14a3f3ed2799c6ad21564f97d0e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00734">734</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00072">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00190">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00148">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00213">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" id="group__STM32F1xx-rcc-file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="223,5,321,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="227,56,317,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="217,107,327,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="223,157,321,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="188,209,356,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="207,275,337,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="220,325,324,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="220,376,324,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="194,427,350,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="192,477,352,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gadd6354a9a1404b23b5baa00b51b03cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 48MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00681">681</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00073">FLASH_ACR_LATENCY_1WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00193">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00154">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00214">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8h_source.html#l00132">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00569">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" id="group__STM32F1xx-rcc-file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="223,5,321,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="227,56,317,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="217,107,327,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="223,157,321,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="188,209,356,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="207,275,337,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="220,325,324,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="220,376,324,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="194,427,350,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor. " alt="" coords="217,477,327,504"/><area shape="rect" id="node12" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="192,528,352,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae75d09f5953c113b10c266937e0d36a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_64mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 64MHz from HSI. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00629">629</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="flash_8h_source.html#l00074">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__f01_8c_source.html#l00067">flash_set_ws()</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00193">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>, <a class="el" href="rcc_8h_source.html#l00225">RCC_CFGR_HPRE_SYSCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00160">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>, <a class="el" href="rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00214">RCC_CFGR_PPRE1_HCLK_DIV2</a>, <a class="el" href="rcc_8h_source.html#l00201">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="rcc_8h_source.html#l00246">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="rcc_8h_source.html#l00248">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="rcc_8c_source.html#l00268">rcc_osc_on()</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_ppre1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ppre2_frequency</a>, <a class="el" href="rcc_8c_source.html#l00512">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00551">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00442">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00484">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00538">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00524">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00428">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00226">rcc_wait_for_osc_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gae75d09f5953c113b10c266937e0d36a7_cgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gae75d09f5953c113b10c266937e0d36a7_cgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gae75d09f5953c113b10c266937e0d36a7_cgraph" id="group__STM32F1xx-rcc-file_gae75d09f5953c113b10c266937e0d36a7_cgraph">
<area shape="rect" id="node2" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="223,5,321,32"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="227,56,317,83"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="217,107,327,133"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="223,157,321,184"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="188,209,356,250"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="207,275,337,301"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="220,325,324,352"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="220,376,324,403"/><area shape="rect" id="node10" href="group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="194,427,350,453"/><area shape="rect" id="node11" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="192,477,352,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00351">351</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb943f9f25dc2df52890c90d468f373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00341">341</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b45443e00d0774628de632257ba9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00204">204</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00254">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d3d34d807e0934127960914833a1b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00215">215</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="rcc_8h_source.html#l00275">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see <a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00403">403</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00424">RCC_BDCR_LSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00370">370</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00424">RCC_BDCR_LSEBYP</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>.</p>

</div>
</div>
<a class="anchor" id="ga89d079556639549018fbd8d66cf5fc20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p>Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been (see reset <a class="el" href="group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00309">309</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00426">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00438">RCC_CSR_LSION</a>.</p>

</div>
</div>
<a class="anchor" id="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p>Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__STM32F1xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00268">268</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00426">RCC_BDCR_LSEON</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00438">RCC_CSR_LSION</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="group__STM32F1xx-rcc-file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="143,5,309,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="143,71,309,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="143,136,309,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="146,201,306,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="146,267,306,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="159,332,293,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="159,397,293,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="159,463,293,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p>Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00070">70</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00260">RCC_CIR_HSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00261">RCC_CIR_HSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00262">RCC_CIR_LSERDYC</a>, <a class="el" href="rcc_8h_source.html#l00263">RCC_CIR_LSIRDYC</a>, <a class="el" href="rcc_8h_source.html#l00258">RCC_CIR_PLL2RDYC</a>, <a class="el" href="rcc_8h_source.html#l00257">RCC_CIR_PLL3RDYC</a>, and <a class="el" href="rcc_8h_source.html#l00259">RCC_CIR_PLLRDYC</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f7d1d31caae583cd72443e35885902b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00136">136</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00269">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00270">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00271">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00272">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00267">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="rcc_8h_source.html#l00266">RCC_CIR_PLL3RDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00268">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga6507734e493649ea262e10a511581d67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00103">103</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00269">RCC_CIR_HSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00270">RCC_CIR_HSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00271">RCC_CIR_LSERDYIE</a>, <a class="el" href="rcc_8h_source.html#l00272">RCC_CIR_LSIRDYIE</a>, <a class="el" href="rcc_8h_source.html#l00267">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="rcc_8h_source.html#l00266">RCC_CIR_PLL3RDYIE</a>, and <a class="el" href="rcc_8h_source.html#l00268">RCC_CIR_PLLRDYIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga01c3b6e7aee2cee13506e3f555539008"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00170">170</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="rcc_8h_source.html#l00281">RCC_CIR_HSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00282">RCC_CIR_HSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00283">RCC_CIR_LSERDYF</a>, <a class="el" href="rcc_8h_source.html#l00284">RCC_CIR_LSIRDYF</a>, <a class="el" href="rcc_8h_source.html#l00279">RCC_CIR_PLL2RDYF</a>, <a class="el" href="rcc_8h_source.html#l00278">RCC_CIR_PLL3RDYF</a>, and <a class="el" href="rcc_8h_source.html#l00280">RCC_CIR_PLLRDYF</a>.</p>

</div>
</div>
<a class="anchor" id="ga190cb3bbb95d687334d00e15bfab5b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p>The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>uint32_t. Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC clock prescaler enable values</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00512">512</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00093">RCC_CFGR_ADCPRE</a>, and <a class="el" href="rcc_8h_source.html#l00092">RCC_CFGR_ADCPRE_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" id="group__STM32F1xx-rcc-file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="164,5,331,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="164,71,331,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="164,136,331,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="167,201,327,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="167,267,327,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="180,332,315,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="180,397,315,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="180,463,315,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae192b2cd0f37124db5ed76d599a5671b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>Unsigned int32. AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00551">551</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00102">RCC_CFGR_HPRE</a>, and <a class="el" href="rcc_8h_source.html#l00101">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="group__STM32F1xx-rcc-file_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="151,5,317,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="151,71,317,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="151,136,317,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="154,201,314,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="154,267,314,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="167,332,301,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="167,397,301,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="167,463,301,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00597">597</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00081">RCC_CFGR_MCO</a>, and <a class="el" href="rcc_8h_source.html#l00080">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga648726dbed9b010d181306103c9eb51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll2_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL2 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00456">456</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00470">RCC_CFGR2_PLL2MUL</a>, and <a class="el" href="rcc_8h_source.html#l00469">RCC_CFGR2_PLL2MUL_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga648726dbed9b010d181306103c9eb51c_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga648726dbed9b010d181306103c9eb51c_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga648726dbed9b010d181306103c9eb51c_icgraph" id="group__STM32F1xx-rcc-file_ga648726dbed9b010d181306103c9eb51c_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="228,5,395,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga548fdeeacbf0c2199b0851a8c71ff872"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll3_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL3 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00470">470</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00467">RCC_CFGR2_PLL3MUL</a>, and <a class="el" href="rcc_8h_source.html#l00466">RCC_CFGR2_PLL3MUL_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00442">442</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00087">RCC_CFGR_PLLMUL</a>, and <a class="el" href="rcc_8h_source.html#l00086">RCC_CFGR_PLLMUL_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" id="group__STM32F1xx-rcc-file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="221,5,388,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="221,71,388,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="221,136,388,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="225,201,385,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="225,267,385,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="237,332,372,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="237,397,372,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="237,463,372,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>Unsigned int32. PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00484">484</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="rcc_8h_source.html#l00090">RCC_CFGR_PLLSRC</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" id="group__STM32F1xx-rcc-file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="184,5,351,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="184,71,351,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="184,136,351,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="187,201,347,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="187,267,347,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="200,332,335,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="200,397,335,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="200,463,335,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae307406af5f22597be382a3eecc7b54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>Unsigned int32. HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00498">498</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="rcc_8h_source.html#l00089">RCC_CFGR_PLLXTPRE</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gae307406af5f22597be382a3eecc7b54b_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gae307406af5f22597be382a3eecc7b54b_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gae307406af5f22597be382a3eecc7b54b_icgraph" id="group__STM32F1xx-rcc-file_gae307406af5f22597be382a3eecc7b54b_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="168,5,335,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="168,71,335,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="168,136,335,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="171,201,331,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="171,267,331,308"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>Note</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>Unsigned int32. APB1 prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00538">538</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00099">RCC_CFGR_PPRE1</a>, and <a class="el" href="rcc_8h_source.html#l00098">RCC_CFGR_PPRE1_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="group__STM32F1xx-rcc-file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="157,5,324,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="157,71,324,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="157,136,324,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="161,201,321,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="161,267,321,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="173,332,308,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="173,397,308,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="173,463,308,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac40c9478480f3a44c381c15482a563cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>Unsigned int32. APB2 prescale factor <a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00524">524</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00096">RCC_CFGR_PPRE2</a>, and <a class="el" href="rcc_8h_source.html#l00095">RCC_CFGR_PPRE2_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gac40c9478480f3a44c381c15482a563cd_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gac40c9478480f3a44c381c15482a563cd_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gac40c9478480f3a44c381c15482a563cd_icgraph" id="group__STM32F1xx-rcc-file_gac40c9478480f3a44c381c15482a563cd_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="157,5,324,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="157,71,324,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="157,136,324,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="161,201,321,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="161,267,321,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="173,332,308,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="173,397,308,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="173,463,308,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3002a6fe10a813069b1d13c98c0a6da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00577">577</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00476">RCC_CFGR2_PREDIV1</a>, and <a class="el" href="rcc_8h_source.html#l00475">RCC_CFGR2_PREDIV1_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph" id="group__STM32F1xx-rcc-file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="168,5,335,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2ce7e31318695e354e955004c0050a85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rccsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00589">589</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="rcc_8h_source.html#l00464">RCC_CFGR2_PREDIV1SRC</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga2ce7e31318695e354e955004c0050a85_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga2ce7e31318695e354e955004c0050a85_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga2ce7e31318695e354e955004c0050a85_icgraph" id="group__STM32F1xx-rcc-file_ga2ce7e31318695e354e955004c0050a85_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="213,5,380,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3a206a5322c1c6f7737654e13a01c6b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00583">583</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00059">RCC_CFGR2</a>, <a class="el" href="rcc_8h_source.html#l00473">RCC_CFGR2_PREDIV2</a>, and <a class="el" href="rcc_8h_source.html#l00472">RCC_CFGR2_PREDIV2_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph" id="group__STM32F1xx-rcc-file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="168,5,335,47"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2c291271812c333d975807cd5ec99a36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>Unsigned int32. System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00428">428</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00108">RCC_CFGR_SW</a>, and <a class="el" href="rcc_8h_source.html#l00107">RCC_CFGR_SW_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga2c291271812c333d975807cd5ec99a36_icgraph" id="group__STM32F1xx-rcc-file_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="209,5,376,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="209,71,376,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="209,136,376,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="213,201,373,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="213,267,373,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="225,332,360,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="225,397,360,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="225,463,360,504"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gad434015520b42043657d7478f8308c37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p>The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 64MHz PLL clock.</p>
<dl class="section note"><dt>Note</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>Unsigned int32. USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00569">569</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="rcc_8h_source.html#l00084">RCC_CFGR_USBPRE</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_gad434015520b42043657d7478f8308c37_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_gad434015520b42043657d7478f8308c37_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_gad434015520b42043657d7478f8308c37_icgraph" id="group__STM32F1xx-rcc-file_gad434015520b42043657d7478f8308c37_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="164,5,331,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="180,71,315,112"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga3373359648b1677ac49d2fe86bff99b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00613">613</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="rcc_8h_source.html#l00105">RCC_CFGR_SWS</a>, and <a class="el" href="rcc_8h_source.html#l00104">RCC_CFGR_SWS_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Wait for Oscillator Ready. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00226">226</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8h_source.html#l00543">HSE</a>, <a class="el" href="rcc_8h_source.html#l00543">HSI</a>, <a class="el" href="rcc_8h_source.html#l00543">LSE</a>, <a class="el" href="rcc_8h_source.html#l00543">LSI</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL2</a>, <a class="el" href="rcc_8h_source.html#l00543">PLL3</a>, <a class="el" href="rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="rcc_8h_source.html#l00425">RCC_BDCR_LSERDY</a>, <a class="el" href="rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="rcc_8h_source.html#l00071">RCC_CR_HSERDY</a>, <a class="el" href="rcc_8h_source.html#l00075">RCC_CR_HSIRDY</a>, <a class="el" href="rcc_8h_source.html#l00065">RCC_CR_PLL2RDY</a>, <a class="el" href="rcc_8h_source.html#l00063">RCC_CR_PLL3RDY</a>, <a class="el" href="rcc_8h_source.html#l00067">RCC_CR_PLLRDY</a>, <a class="el" href="rcc_8h_source.html#l00057">RCC_CSR</a>, and <a class="el" href="rcc_8h_source.html#l00437">RCC_CSR_LSIRDY</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__STM32F1xx-rcc-file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#group__STM32F1xx-rcc-file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="group__STM32F1xx-rcc-file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="group__STM32F1xx-rcc-file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" id="node2" href="group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz. " alt="" coords="213,5,380,47"/><area shape="rect" id="node3" href="group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz. " alt="" coords="213,71,380,112"/><area shape="rect" id="node4" href="group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz. " alt="" coords="213,136,380,177"/><area shape="rect" id="node5" href="group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz. " alt="" coords="217,201,377,243"/><area shape="rect" id="node6" href="group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz. " alt="" coords="217,267,377,308"/><area shape="rect" id="node7" href="group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI. " alt="" coords="229,332,364,373"/><area shape="rect" id="node8" href="group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI. " alt="" coords="229,397,364,439"/><area shape="rect" id="node9" href="group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI. " alt="" coords="229,463,364,504"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga71455852cfe7420e0c33a63e0e09c4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre1_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default ppre1 peripheral clock frequency after reset. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00057">57</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00049">usart_set_baudrate()</a>.</p>

</div>
</div>
<a class="anchor" id="gae9ac2772ba7880c2a2941d8a7150c477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre2_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default ppre2 peripheral clock frequency after reset. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00059">59</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00912">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00975">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01038">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00786">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00849">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00734">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00681">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00629">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00049">usart_set_baudrate()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Dec 5 2014 23:21:34 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.7 </li>
  </ul>
</div>
</body>
</html>
