

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'
================================================================
* Date:           Fri Mar 10 17:22:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.116 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      515|      515|  25.750 us|  25.750 us|  515|  515|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_418_1_VITIS_LOOP_915_1  |      513|      513|         3|          2|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 7 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten48"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i307"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i_6" [dilithium2/polyvec.c:419]   --->   Operation 14 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i9 %indvar_flatten48" [dilithium2/polyvec.c:418]   --->   Operation 15 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i3 %i_7" [dilithium2/polyvec.c:419]   --->   Operation 16 'trunc' 'trunc_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.34ns)   --->   "%icmp_ln418 = icmp_eq  i9 %indvar_flatten48_load, i9 256" [dilithium2/polyvec.c:418]   --->   Operation 17 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln418_1 = add i9 %indvar_flatten48_load, i9 1" [dilithium2/polyvec.c:418]   --->   Operation 18 'add' 'add_ln418_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln418 = br i1 %icmp_ln418, void %pqcrystals_dilithium2_ref_polyw1_pack.exit.i, void %for.inc.i.i315.preheader.exitStub" [dilithium2/polyvec.c:418]   --->   Operation 19 'br' 'br_ln418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [dilithium2/poly.c:915]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.34ns)   --->   "%add_ln418 = add i3 %i_7, i3 1" [dilithium2/polyvec.c:418]   --->   Operation 21 'add' 'add_ln418' <Predicate = (!icmp_ln418)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%icmp_ln915 = icmp_eq  i7 %i_load, i7 64" [dilithium2/poly.c:915]   --->   Operation 22 'icmp' 'icmp_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%select_ln418 = select i1 %icmp_ln915, i7 0, i7 %i_load" [dilithium2/polyvec.c:418]   --->   Operation 23 'select' 'select_ln418' <Predicate = (!icmp_ln418)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%select_ln418_1 = select i1 %icmp_ln915, i3 %add_ln418, i3 %i_7" [dilithium2/polyvec.c:418]   --->   Operation 24 'select' 'select_ln418_1' <Predicate = (!icmp_ln418)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln419_1 = trunc i3 %select_ln418_1" [dilithium2/polyvec.c:419]   --->   Operation 25 'trunc' 'trunc_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln419_2 = trunc i3 %add_ln418" [dilithium2/polyvec.c:419]   --->   Operation 26 'trunc' 'trunc_ln419_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln916 = trunc i7 %select_ln418" [dilithium2/poly.c:916]   --->   Operation 27 'trunc' 'trunc_ln916' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln916, i2 0" [dilithium2/poly.c:916]   --->   Operation 28 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i6.i2, i2 %trunc_ln419_1, i6 %trunc_ln916, i2 0" [dilithium2/poly.c:916]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i10 %tmp_s" [dilithium2/poly.c:916]   --->   Operation 30 'zext' 'zext_ln916' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln916" [dilithium2/poly.c:916]   --->   Operation 31 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:916]   --->   Operation 32 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln917 = or i8 %shl_ln6, i8 1" [dilithium2/poly.c:917]   --->   Operation 33 'or' 'or_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_1, i8 %or_ln917" [dilithium2/poly.c:917]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln917 = zext i10 %tmp_1" [dilithium2/poly.c:917]   --->   Operation 35 'zext' 'zext_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_1 = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln917" [dilithium2/poly.c:917]   --->   Operation 36 'getelementptr' 'w1_vec_coeffs_addr_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i10 %w1_vec_coeffs_addr_1" [dilithium2/poly.c:917]   --->   Operation 37 'load' 'w1_vec_coeffs_load_1' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 38 [1/1] (1.66ns)   --->   "%add_ln915 = add i7 %select_ln418, i7 1" [dilithium2/poly.c:915]   --->   Operation 38 'add' 'add_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.32ns)   --->   "%store_ln915 = store i9 %add_ln418_1, i9 %indvar_flatten48" [dilithium2/poly.c:915]   --->   Operation 39 'store' 'store_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.32>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%store_ln915 = store i3 %select_ln418_1, i3 %i_6" [dilithium2/poly.c:915]   --->   Operation 40 'store' 'store_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.32>
ST_1 : Operation 41 [1/1] (1.32ns)   --->   "%store_ln915 = store i7 %add_ln915, i7 %i" [dilithium2/poly.c:915]   --->   Operation 41 'store' 'store_ln915' <Predicate = (!icmp_ln418)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 7.11>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419, i8 0" [dilithium2/polyvec.c:419]   --->   Operation 42 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i10 %shl_ln5" [dilithium2/polyvec.c:419]   --->   Operation 43 'zext' 'zext_ln419' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln419_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln419, i6 0" [dilithium2/polyvec.c:419]   --->   Operation 44 'bitconcatenate' 'shl_ln419_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i8 %shl_ln419_1" [dilithium2/polyvec.c:419]   --->   Operation 45 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.74ns)   --->   "%sub_ln419 = sub i11 %zext_ln419, i11 %zext_ln419_1" [dilithium2/polyvec.c:419]   --->   Operation 46 'sub' 'sub_ln419' <Predicate = (!icmp_ln915)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln419_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_2, i8 0" [dilithium2/polyvec.c:419]   --->   Operation 48 'bitconcatenate' 'shl_ln419_mid1' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln419_2 = zext i10 %shl_ln419_mid1" [dilithium2/polyvec.c:419]   --->   Operation 49 'zext' 'zext_ln419_2' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln419_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln419_2, i6 0" [dilithium2/polyvec.c:419]   --->   Operation 50 'bitconcatenate' 'shl_ln419_1_mid1' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln419_3 = zext i8 %shl_ln419_1_mid1" [dilithium2/polyvec.c:419]   --->   Operation 51 'zext' 'zext_ln419_3' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.74ns)   --->   "%sub_ln419_1 = sub i11 %zext_ln419_2, i11 %zext_ln419_3" [dilithium2/polyvec.c:419]   --->   Operation 52 'sub' 'sub_ln419_1' <Predicate = (!icmp_ln418 & icmp_ln915)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.83ns)   --->   "%select_ln418_2 = select i1 %icmp_ln915, i11 %sub_ln419_1, i11 %sub_ln419" [dilithium2/polyvec.c:418]   --->   Operation 53 'select' 'select_ln418_2' <Predicate = (!icmp_ln418)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_31_cast22 = zext i7 %select_ln418" [dilithium2/polyvec.c:418]   --->   Operation 54 'zext' 'i_31_cast22' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln916_1 = zext i8 %shl_ln6" [dilithium2/poly.c:916]   --->   Operation 55 'zext' 'zext_ln916_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:916]   --->   Operation 56 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln916_1 = trunc i32 %w1_vec_coeffs_load" [dilithium2/poly.c:916]   --->   Operation 57 'trunc' 'trunc_ln916_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.71ns)   --->   "%sub_ln916 = sub i9 %zext_ln916_1, i9 %i_31_cast22" [dilithium2/poly.c:916]   --->   Operation 58 'sub' 'sub_ln916' <Predicate = (!icmp_ln418)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln916_1 = sext i9 %sub_ln916" [dilithium2/poly.c:916]   --->   Operation 59 'sext' 'sext_ln916_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "%add_ln916 = add i11 %sext_ln916_1, i11 %select_ln418_2" [dilithium2/poly.c:916]   --->   Operation 60 'add' 'add_ln916' <Predicate = (!icmp_ln418)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln917 = sext i11 %add_ln916" [dilithium2/poly.c:917]   --->   Operation 61 'sext' 'sext_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_1 = load i10 %w1_vec_coeffs_addr_1" [dilithium2/poly.c:917]   --->   Operation 62 'load' 'w1_vec_coeffs_load_1' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln917 = trunc i32 %w1_vec_coeffs_load_1" [dilithium2/poly.c:917]   --->   Operation 63 'trunc' 'trunc_ln917' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln917, i6 0" [dilithium2/poly.c:917]   --->   Operation 64 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%or_ln917_1 = or i8 %shl_ln7, i8 %trunc_ln916_1" [dilithium2/poly.c:917]   --->   Operation 65 'or' 'or_ln917_1' <Predicate = (!icmp_ln418)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %sext_ln917" [dilithium2/poly.c:917]   --->   Operation 66 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.77ns)   --->   "%store_ln917 = store i8 %or_ln917_1, i13 %sm_addr" [dilithium2/poly.c:917]   --->   Operation 67 'store' 'store_ln917' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w1_vec_coeffs_load_1, i32 2, i32 9" [dilithium2/poly.c:918]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln919 = or i8 %shl_ln6, i8 2" [dilithium2/poly.c:919]   --->   Operation 69 'or' 'or_ln919' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_1, i8 %or_ln919" [dilithium2/poly.c:919]   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln919 = zext i10 %tmp_2" [dilithium2/poly.c:919]   --->   Operation 71 'zext' 'zext_ln919' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_2 = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln919" [dilithium2/poly.c:919]   --->   Operation 72 'getelementptr' 'w1_vec_coeffs_addr_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i10 %w1_vec_coeffs_addr_2" [dilithium2/poly.c:919]   --->   Operation 73 'load' 'w1_vec_coeffs_load_2' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln921 = or i8 %shl_ln6, i8 3" [dilithium2/poly.c:921]   --->   Operation 74 'or' 'or_ln921' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln419_1, i8 %or_ln921" [dilithium2/poly.c:921]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln921 = zext i10 %tmp_3" [dilithium2/poly.c:921]   --->   Operation 76 'zext' 'zext_ln921' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_3 = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln921" [dilithium2/poly.c:921]   --->   Operation 77 'getelementptr' 'w1_vec_coeffs_addr_3' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i10 %w1_vec_coeffs_addr_3" [dilithium2/poly.c:921]   --->   Operation 78 'load' 'w1_vec_coeffs_load_3' <Predicate = (!icmp_ln418)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln418)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.34>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_418_1_VITIS_LOOP_915_1_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln918)   --->   "%or_ln418 = or i11 %select_ln418_2, i11 1" [dilithium2/polyvec.c:418]   --->   Operation 81 'or' 'or_ln418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln918)   --->   "%sext_ln418 = sext i11 %or_ln418" [dilithium2/polyvec.c:418]   --->   Operation 82 'sext' 'sext_ln418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln920)   --->   "%or_ln418_1 = or i11 %select_ln418_2, i11 2" [dilithium2/polyvec.c:418]   --->   Operation 83 'or' 'or_ln418_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln920)   --->   "%sext_ln418_1 = sext i11 %or_ln418_1" [dilithium2/polyvec.c:418]   --->   Operation 84 'sext' 'sext_ln418_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln911 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [dilithium2/poly.c:911]   --->   Operation 86 'specloopname' 'specloopname_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln916 = sext i9 %sub_ln916" [dilithium2/poly.c:916]   --->   Operation 87 'sext' 'sext_ln916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln918 = add i12 %sext_ln916, i12 %sext_ln418" [dilithium2/poly.c:918]   --->   Operation 88 'add' 'add_ln918' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln919 = sext i12 %add_ln918" [dilithium2/poly.c:919]   --->   Operation 89 'sext' 'sext_ln919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_2 = load i10 %w1_vec_coeffs_addr_2" [dilithium2/poly.c:919]   --->   Operation 90 'load' 'w1_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln919 = trunc i32 %w1_vec_coeffs_load_2" [dilithium2/poly.c:919]   --->   Operation 91 'trunc' 'trunc_ln919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln919, i4 0" [dilithium2/poly.c:919]   --->   Operation 92 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.80ns)   --->   "%or_ln919_1 = or i8 %shl_ln8, i8 %trunc_ln" [dilithium2/poly.c:919]   --->   Operation 93 'or' 'or_ln919_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sm_addr_1 = getelementptr i8 %sm, i64 0, i64 %sext_ln919" [dilithium2/poly.c:919]   --->   Operation 94 'getelementptr' 'sm_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.77ns)   --->   "%store_ln919 = store i8 %or_ln919_1, i13 %sm_addr_1" [dilithium2/poly.c:919]   --->   Operation 95 'store' 'store_ln919' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w1_vec_coeffs_load_2, i32 4, i32 11" [dilithium2/poly.c:920]   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln920 = add i12 %sext_ln916, i12 %sext_ln418_1" [dilithium2/poly.c:920]   --->   Operation 97 'add' 'add_ln920' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln921 = sext i12 %add_ln920" [dilithium2/poly.c:921]   --->   Operation 98 'sext' 'sext_ln921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_3 = load i10 %w1_vec_coeffs_addr_3" [dilithium2/poly.c:921]   --->   Operation 99 'load' 'w1_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln921 = trunc i32 %w1_vec_coeffs_load_3" [dilithium2/poly.c:921]   --->   Operation 100 'trunc' 'trunc_ln921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln921, i2 0" [dilithium2/poly.c:921]   --->   Operation 101 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.80ns)   --->   "%or_ln921_1 = or i8 %shl_ln9, i8 %trunc_ln1" [dilithium2/poly.c:921]   --->   Operation 102 'or' 'or_ln921_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sm_addr_2 = getelementptr i8 %sm, i64 0, i64 %sext_ln921" [dilithium2/poly.c:921]   --->   Operation 103 'getelementptr' 'sm_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.77ns)   --->   "%store_ln921 = store i8 %or_ln921_1, i13 %sm_addr_2" [dilithium2/poly.c:921]   --->   Operation 104 'store' 'store_ln921' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln915 = br void %for.inc.i.i307" [dilithium2/poly.c:915]   --->   Operation 105 'br' 'br_ln915' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 5.03ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i_load', dilithium2/poly.c:915) on local variable 'i' [25]  (0 ns)
	'icmp' operation ('icmp_ln915', dilithium2/poly.c:915) [29]  (1.24 ns)
	'select' operation ('select_ln418', dilithium2/polyvec.c:418) [30]  (0.806 ns)
	'add' operation ('add_ln915', dilithium2/poly.c:915) [96]  (1.66 ns)
	'store' operation ('store_ln915', dilithium2/poly.c:915) of variable 'add_ln915', dilithium2/poly.c:915 on local variable 'i' [99]  (1.32 ns)

 <State 2>: 7.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln419', dilithium2/polyvec.c:419) [19]  (1.75 ns)
	'select' operation ('select_ln418_2', dilithium2/polyvec.c:418) [39]  (0.83 ns)
	'add' operation ('add_ln916', dilithium2/poly.c:916) [58]  (1.76 ns)
	'getelementptr' operation ('sm_addr', dilithium2/poly.c:917) [68]  (0 ns)
	'store' operation ('store_ln917', dilithium2/poly.c:917) of variable 'or_ln917_1', dilithium2/poly.c:917 on array 'sm' [69]  (2.77 ns)

 <State 3>: 6.34ns
The critical path consists of the following:
	'load' operation ('w1_vec_coeffs_load_2', dilithium2/poly.c:919) on array 'w1_vec_coeffs' [77]  (2.77 ns)
	'or' operation ('or_ln919_1', dilithium2/poly.c:919) [80]  (0.8 ns)
	'store' operation ('store_ln919', dilithium2/poly.c:919) of variable 'or_ln919_1', dilithium2/poly.c:919 on array 'sm' [82]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
