{"auto_keywords": [{"score": 0.048424568381904766, "phrase": "parallel_data_communications"}, {"score": 0.00481495049065317, "phrase": "skew_compensator"}, {"score": 0.0041102032028337366, "phrase": "between-pair_skew"}, {"score": 0.003101503914610488, "phrase": "continuous-time_correlations"}, {"score": 0.002646880721119838, "phrase": "wide-bandwidth_voltage_controlled_data_delay_line"}, {"score": 0.0022192891418394514, "phrase": "active_die_area"}], "paper_keywords": ["Between-pair skew (BPS) compensator", " data skew detection", " wide-bandwidth delay element"], "paper_abstract": "This paper presents a between-pair skew (BPS) compensator for parallel data communications. It can detect time skew between two independent data sequences using continuous-time correlations and then automatically align the two using a wide-bandwidth voltage controlled data delay line. A 5-Gb/s sub-bit BPS compensator in 0.13-mu m CMOS occupies approximately 0.038-mm(2) active die area and dissipates 22.5 mW.", "paper_title": "A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-mu m CMOS", "paper_id": "WOS:000326107500010"}