# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece383-lab1.srcs/sources_1/new/VGA.vhd" \
"../../../../ece383-lab1.srcs/sources_1/imports/new/counter1.vhd" \
"../../../../ece383-lab1.srcs/sources_1/new/synchronize.vhd" \
"../../../../ece383-lab1.srcs/sim_1/imports/lab1_cadet_code/vga_tb.vhdl" \

# Do not sort compile order
nosort
