

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 14 14:13:47 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls1-fir
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   40|   40|         5|          -|          -|     8|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     81|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      68|      5|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     147|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     215|    202|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|   4|   1|     8|    4|     1|           32|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   4|     8|   32|     1|          256|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  68|   5|    16|   36|     2|          288|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_167_p2  |     *    |      3|  0|  20|           4|          32|
    |acc_1_fu_173_p2  |     +    |      0|  0|  39|          32|          32|
    |grp_fu_126_p2    |     +    |      0|  0|  13|           4|           2|
    |tmp_1_fu_145_p2  |   icmp   |      0|  0|   9|           4|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      3|  0|  81|          44|          67|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_91          |   9|          2|   32|         64|
    |ap_NS_fsm           |  38|          7|    1|          7|
    |data1_reg_116       |   9|          2|   32|         64|
    |grp_fu_126_p0       |  15|          3|    4|         12|
    |i_reg_104           |   9|          2|    4|          8|
    |shift_reg_address0  |  21|          4|    3|         12|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 116|         23|  108|        263|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |acc_reg_91       |  32|   0|   32|          0|
    |ap_CS_fsm        |   6|   0|    6|          0|
    |c1_load_reg_217  |   4|   0|    4|          0|
    |data1_reg_116    |  32|   0|   32|          0|
    |i_1_reg_212      |   4|   0|    4|          0|
    |i_cast_reg_184   |  32|   0|   32|          0|
    |i_reg_104        |   4|   0|    4|          0|
    |tmp_1_reg_193    |   1|   0|    1|          0|
    |tmp_6_reg_222    |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 147|   0|  147|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

