# Mt2015 q4a
### Solution
```Verilog
module top_module (input x, input y, output z);
    assign z = (x ^ y) & x;
endmodule
```
[code](./53.v)