# Verilog Basics

Welcome to the Verilog Basics project! This repository aims to provide a collection of Verilog programs that cover the fundamentals of Verilog hardware description language (HDL). It is designed for beginners who want to learn Verilog programming or anyone interested in practicing their Verilog skills. Each program focuses on a specific Verilog concept, providing explanations and examples to help understand the topic better.

## Repository Structure

The repository is structured as follows:
├── README.md
├── src
│ ├── examples
│ │ ├── adder.v
│ │ ├── counter.v
│ │ ├── mux.v
│ │ ├── shift_register.v
│ │ └── ...
│ ├── exercises
│ │ ├── adder_exercise.v
│ │ ├── counter_exercise.v
│ │ ├── mux_exercise.v
│ │ ├── shift_register_exercise.v
│ │ └── ...
│ └── solutions
│ ├── adder_solution.v
│ ├── counter_solution.v
│ ├── mux_solution.v
│ ├── shift_register_solution.v
│ └── ...
└── LICENSE

