
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000082                       # Number of seconds simulated
sim_ticks                                    82143500                       # Number of ticks simulated
final_tick                                   82143500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179000                       # Simulator instruction rate (inst/s)
host_op_rate                                   182812                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25373670                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664604                       # Number of bytes of host memory used
host_seconds                                     3.24                       # Real time elapsed on the host
sim_insts                                      579480                       # Number of instructions simulated
sim_ops                                        591823                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1206                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         400469909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         134009386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          10907741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3895622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2337373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           3116497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           5453870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3116497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     376317055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             939623951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    400469909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     10907741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2337373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      5453870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        419168893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        400469909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        134009386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         10907741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          3895622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2337373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          3116497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          5453870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3116497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    376317055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            939623951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  77184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      82104500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    346.128440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.948421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.015576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           80     36.70%     36.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     23.85%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      8.72%     69.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.21%     72.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.21%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.67%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.38%     80.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.29%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37     16.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          218                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14800024                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37412524                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12271.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31021.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       939.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    939.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68080.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1383480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   754875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7909200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              5085600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40593690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11256750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               66983595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            857.568390                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     19135250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      57009750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1037400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              5085600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24407685                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             25455000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               56277810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            720.505833                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     43591500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33307000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  18471                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            16314                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1568                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               13517                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  12777                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.525412                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    711                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  59                       # Number of system calls
system.cpu0.numCycles                          164288                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        193840                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      18471                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             13488                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       106521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3201                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 383                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          557                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    55492                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  354                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            123771                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.676483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.239501                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   28067     22.68%     22.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   37375     30.20%     52.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    4862      3.93%     56.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   53467     43.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              123771                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.112431                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.179879                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14442                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                16656                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    89299                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2092                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1282                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 868                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  340                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                196481                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5721                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1282                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   19326                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2142                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6703                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    86495                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 7823                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                191916                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1964                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  6800                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             235023                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               947560                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          305045                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               221519                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   13504                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               100                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            98                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4419                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               39600                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              15729                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              231                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             115                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    189771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                232                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   186375                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              652                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          10368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        26692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            44                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       123771                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.505805                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.284637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              41646     33.65%     33.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              20921     16.90%     50.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              20122     16.26%     66.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              39121     31.61%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1958      1.58%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         123771                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2936     10.29%     10.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   496      1.74%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 18559     65.05%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6539     22.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               105469     56.59%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               26716     14.33%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               38957     20.90%     91.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              15230      8.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                186375                       # Type of FU issued
system.cpu0.iq.rate                          1.134441                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      28530                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.153078                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            525625                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           200360                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       183287                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                214855                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              52                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2801                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          926                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1282                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    550                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   85                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             190017                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                39600                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               15729                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                96                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           358                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          950                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1308                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               184078                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                37957                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2297                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                       53014                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   14941                       # Number of branches executed
system.cpu0.iew.exec_stores                     15057                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.120459                       # Inst execution rate
system.cpu0.iew.wb_sent                        183431                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       183315                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   119097                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   177920                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.115815                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.669385                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7969                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1250                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       122060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.471694                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.179496                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        56925     46.64%     46.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        26646     21.83%     68.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        14429     11.82%     80.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        10778      8.83%     89.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1501      1.23%     90.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1100      0.90%     91.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2517      2.06%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          121      0.10%     93.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         8043      6.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       122060                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              169408                       # Number of instructions committed
system.cpu0.commit.committedOps                179635                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         51602                       # Number of memory references committed
system.cpu0.commit.loads                        36799                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     14403                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   165735                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 290                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          101380     56.44%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          26650     14.84%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          36799     20.49%     91.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         14803      8.24%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           179635                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 8043                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      301373                       # The number of ROB reads
system.cpu0.rob.rob_writes                     376922                       # The number of ROB writes
system.cpu0.timesIdled                            414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     169408                       # Number of Instructions Simulated
system.cpu0.committedOps                       179635                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.969777                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.969777                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.031165                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.031165                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  287753                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 149157                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   664171                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   76095                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  54046                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               37                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          407.540294                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              47731                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              582                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            82.012027                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   407.540294                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.397989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.397989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          545                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          519                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.532227                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           105750                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          105750                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        37535                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          37535                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10808                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        48343                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           48343                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        48345                       # number of overall hits
system.cpu0.dcache.overall_hits::total          48345                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          235                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          235                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3843                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4078                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4078                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4078                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14034223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14034223                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     47693516                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     47693516                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       160500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       160500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     61727739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     61727739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     61727739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     61727739                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        37770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        37770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        14651                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        14651                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        52421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        52421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        52423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        52423                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.006222                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006222                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.262303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.262303                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.077793                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.077793                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.077790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.077790                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59720.097872                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59720.097872                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 12410.490762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12410.490762                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        53500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        53500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15136.767778                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15136.767778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15136.767778                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15136.767778                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4788                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    10.808126                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           76                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3310                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3310                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3386                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3386                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3386                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3386                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          533                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          692                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9823767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9823767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9174493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9174493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18998260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18998260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18998260                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18998260                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.013201                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013201                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.013200                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013200                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 61784.698113                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61784.698113                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17212.932458                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17212.932458                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 27454.132948                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27454.132948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 27454.132948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27454.132948                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              237                       # number of replacements
system.cpu0.icache.tags.tagsinuse          286.224897                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              54732                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.850649                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   286.224897                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.559033                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.559033                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           111592                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          111592                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        54732                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          54732                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        54732                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           54732                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        54732                       # number of overall hits
system.cpu0.icache.overall_hits::total          54732                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          756                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          756                       # number of overall misses
system.cpu0.icache.overall_misses::total          756                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44687967                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44687967                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44687967                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44687967                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44687967                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44687967                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        55488                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        55488                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        55488                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        55488                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        55488                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        55488                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013625                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013625                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013625                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013625                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013625                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013625                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 59111.067460                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59111.067460                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 59111.067460                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59111.067460                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 59111.067460                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59111.067460                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15782                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              171                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    92.292398                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          138                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          138                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          138                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     37839259                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37839259                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     37839259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37839259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     37839259                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37839259                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.011138                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011138                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.011138                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011138                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.011138                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011138                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 61228.574434                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61228.574434                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 61228.574434                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61228.574434                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 61228.574434                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61228.574434                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  11843                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            11527                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              426                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               10132                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  10046                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.151204                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    112                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           73222                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        144766                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      11843                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             10158                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        68752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    881                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          129                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    39061                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             70699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.070609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.040113                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2196      3.11%      3.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   29334     41.49%     44.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     451      0.64%     45.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   38718     54.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               70699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.161741                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.977083                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1819                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1073                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    67204                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  190                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   413                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 129                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                142810                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1818                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   413                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3161                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    226                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           630                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    66032                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  237                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                141163                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  543                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  175                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             190210                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               695319                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          229672                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               186245                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    3965                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      499                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               36794                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1291                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              113                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    140549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 39                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   139798                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              309                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         9377                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        70699                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.977369                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.179700                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              12285     17.38%     17.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              12202     17.26%     34.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              11996     16.97%     51.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              33260     47.04%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                956      1.35%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          70699                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2544     11.81%     11.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   571      2.65%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 17624     81.80%     96.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  805      3.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                77543     55.47%     55.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               24579     17.58%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               36486     26.10%     99.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1190      0.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                139798                       # Type of FU issued
system.cpu1.iq.rate                          1.909235                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      21544                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.154108                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            372148                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           143743                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       138378                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                161342                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1407                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          184                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   413                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     58                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             140591                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                36794                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1291                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           278                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 401                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               138801                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                35876                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              997                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       37041                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   11117                       # Number of branches executed
system.cpu1.iew.exec_stores                      1165                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.895619                       # Inst execution rate
system.cpu1.iew.wb_sent                        138403                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       138378                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   100390                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   132937                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.889842                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.755170                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2109                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              399                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        70228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.956969                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.461829                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        21876     31.15%     31.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        22122     31.50%     62.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         8186     11.66%     74.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         7458     10.62%     84.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          370      0.53%     85.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1959      2.79%     88.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          358      0.51%     88.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           49      0.07%     88.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7850     11.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        70228                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              136720                       # Number of instructions committed
system.cpu1.commit.committedOps                137434                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         36494                       # Number of memory references committed
system.cpu1.commit.loads                        35387                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                     11061                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   126454                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           76361     55.56%     55.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          24579     17.88%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          35387     25.75%     99.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1107      0.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           137434                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7850                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      201765                       # The number of ROB reads
system.cpu1.rob.rob_writes                     279558                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       91065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     136720                       # Number of Instructions Simulated
system.cpu1.committedOps                       137434                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.535562                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.535562                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.867198                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.867198                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  226204                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 122426                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   522834                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   64873                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  37537                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           79.482222                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36503                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              217                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           168.216590                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    79.482222                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.077619                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.077619                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.211914                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            74150                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           74150                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        35484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          35484                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1016                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data        36500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           36500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        36501                       # number of overall hits
system.cpu1.dcache.overall_hits::total          36501                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          366                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          451                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           451                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          452                       # number of overall misses
system.cpu1.dcache.overall_misses::total          452                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2455725                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2455725                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1518000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1518000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        12500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        12500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3973725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3973725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3973725                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3973725                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        35850                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        35850                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        36951                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        36951                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        36953                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        36953                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.010209                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010209                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.077203                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.077203                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.012205                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012205                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.012232                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012232                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6709.631148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6709.631148                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17858.823529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17858.823529                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  8810.920177                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8810.920177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  8791.426991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8791.426991                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          182                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          177                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          189                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          230                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       753016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       753016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       487750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       487750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1240766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1240766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1243266                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1243266                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.005272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036331                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036331                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.006197                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006197                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.006224                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006224                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3984.211640                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3984.211640                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12193.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12193.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5418.192140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5418.192140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5405.504348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5405.504348                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           18.659693                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              39002                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           722.259259                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    18.659693                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.036445                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.036445                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            78174                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           78174                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        39002                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          39002                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        39002                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           39002                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        39002                       # number of overall hits
system.cpu1.icache.overall_hits::total          39002                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2897233                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2897233                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2897233                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2897233                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2897233                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2897233                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        39060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        39060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        39060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        39060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        39060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        39060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001485                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001485                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001485                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001485                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001485                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001485                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49952.293103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49952.293103                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49952.293103                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49952.293103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49952.293103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49952.293103                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1318                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.761905                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2590015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2590015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2590015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2590015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2590015                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2590015                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001382                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001382                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001382                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001382                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001382                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001382                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 47963.240741                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47963.240741                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 47963.240741                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47963.240741                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 47963.240741                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47963.240741                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  11845                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            11516                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              429                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               10133                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  10036                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.042732                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    113                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           72707                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        144817                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      11845                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             10149                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        68913                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    885                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    39079                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             70957                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.063940                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.045089                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2425      3.42%      3.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   29351     41.36%     44.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     443      0.62%     45.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   38738     54.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               70957                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.162914                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.991789                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1698                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1452                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    67203                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  189                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   415                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 129                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                142736                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1830                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   415                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3046                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    335                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           884                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    66028                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  249                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                141083                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  551                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  157                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.SQFullEvents                    26                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             190080                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               694940                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          229564                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               186089                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    3980                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      471                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               36779                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1279                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              113                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    140449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 45                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   139703                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              307                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         9340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        70957                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.968840                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.184333                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              12591     17.74%     17.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              12185     17.17%     34.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              11970     16.87%     51.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              33266     46.88%     98.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                945      1.33%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          70957                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2533     11.77%     11.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   569      2.64%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 17621     81.90%     96.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  792      3.68%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                77473     55.46%     55.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               24579     17.59%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               36471     26.11%     99.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1180      0.84%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                139703                       # Type of FU issued
system.cpu2.iq.rate                          1.921452                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      21515                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.154005                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            372182                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           143649                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       138289                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                161218                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1404                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          181                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   415                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     59                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             140497                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                36779                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1279                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           277                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 404                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               138708                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                35861                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              992                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       37018                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   11099                       # Number of branches executed
system.cpu2.iew.exec_stores                      1157                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.907767                       # Inst execution rate
system.cpu2.iew.wb_sent                        138310                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       138289                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   100315                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   132797                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.902004                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.755401                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           2107                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              402                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        70483                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.948541                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.460546                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        22178     31.47%     31.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        22094     31.35%     62.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         8178     11.60%     74.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         7461     10.59%     85.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          372      0.53%     85.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1940      2.75%     88.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          356      0.51%     88.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           50      0.07%     88.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         7854     11.14%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        70483                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              136642                       # Number of instructions committed
system.cpu2.commit.committedOps                137339                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         36473                       # Number of memory references committed
system.cpu2.commit.loads                        35375                       # Number of loads committed
system.cpu2.commit.membars                         22                       # Number of memory barriers committed
system.cpu2.commit.branches                     11042                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   126375                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  50                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           76287     55.55%     55.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          24579     17.90%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          35375     25.76%     99.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1098      0.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           137339                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 7854                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      201919                       # The number of ROB reads
system.cpu2.rob.rob_writes                     279378                       # The number of ROB writes
system.cpu2.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       91580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     136642                       # Number of Instructions Simulated
system.cpu2.committedOps                       137339                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.532098                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.532098                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.879351                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.879351                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  226078                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 122378                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   522525                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   64783                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  37525                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    28                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           79.500126                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              36485                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              218                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           167.362385                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    79.500126                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.077637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.077637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            74106                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           74106                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        35473                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          35473                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1001                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1001                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data        36474                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           36474                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        36475                       # number of overall hits
system.cpu2.dcache.overall_hits::total          36475                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          360                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           87                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            5                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          447                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           447                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          448                       # number of overall misses
system.cpu2.dcache.overall_misses::total          448                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2474981                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2474981                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2032496                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2032496                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        16500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        29501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        29501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        16501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4507477                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4507477                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4507477                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4507477                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        35833                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        35833                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        36921                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        36921                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        36923                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        36923                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.010047                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010047                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.079963                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.079963                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.571429                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.571429                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.833333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.833333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.012107                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012107                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.012133                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012133                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  6874.947222                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  6874.947222                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 23362.022989                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23362.022989                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4125                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5900.200000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5900.200000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 10083.841163                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10083.841163                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 10061.332589                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10061.332589                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          275                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          173                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           47                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          220                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          220                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          187                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            5                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          227                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          228                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       648011                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       648011                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       573502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       573502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        26499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        26499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        11999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        11999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1221513                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1221513                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1224013                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1224013                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.005219                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005219                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.036765                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.036765                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.571429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.006148                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006148                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.006175                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006175                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3465.299465                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3465.299465                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14337.550000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14337.550000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5299.800000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5299.800000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5381.114537                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5381.114537                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5368.478070                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5368.478070                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           19.089453                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              39019                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           709.436364                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    19.089453                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.037284                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.037284                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            78213                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           78213                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        39019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          39019                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        39019                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           39019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        39019                       # number of overall hits
system.cpu2.icache.overall_hits::total          39019                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2220703                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2220703                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2220703                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2220703                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2220703                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2220703                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        39079                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        39079                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        39079                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        39079                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        39079                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        39079                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001535                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001535                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001535                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001535                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001535                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001535                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 37011.716667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37011.716667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 37011.716667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37011.716667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 37011.716667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37011.716667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1087                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.210526                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2122538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2122538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2122538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2122538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2122538                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2122538                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001407                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001407                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001407                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001407                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001407                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001407                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 38591.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38591.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 38591.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38591.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 38591.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38591.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  11849                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            11531                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              423                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               10134                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  10030                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.973752                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    114                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           72340                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        144847                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      11849                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             10144                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        69084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    879                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          229                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    39079                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   23                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             71033                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.061704                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.046130                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2475      3.48%      3.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   29387     41.37%     44.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     451      0.63%     45.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   38720     54.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               71033                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.163796                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.002309                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1711                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1561                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    67152                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  198                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   411                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 120                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                142675                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1820                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   411                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3065                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    139                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1137                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    65979                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  302                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                141036                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  533                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  167                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                    60                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             190117                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               694731                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          229526                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               186218                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    3899                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      523                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               36781                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1239                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              114                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    140413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   139678                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              293                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         9222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        71033                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.966382                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.185872                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              12683     17.86%     17.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              12181     17.15%     35.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              11960     16.84%     51.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              33259     46.82%     98.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                950      1.34%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          71033                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2558     11.89%     11.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   574      2.67%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 17619     81.90%     96.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  762      3.54%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                77475     55.47%     55.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               24579     17.60%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               36470     26.11%     99.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1154      0.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                139678                       # Type of FU issued
system.cpu3.iq.rate                          1.930854                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      21513                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.154019                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            372192                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           143505                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       138282                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                161191                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1399                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          130                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   411                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     46                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             140465                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                36781                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1239                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           278                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 398                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               138697                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                35854                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              978                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       36996                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   11095                       # Number of branches executed
system.cpu3.iew.exec_stores                      1142                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.917293                       # Inst execution rate
system.cpu3.iew.wb_sent                        138302                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       138282                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   100357                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   132870                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.911557                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.755302                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2013                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              396                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        70575                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.947078                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.459648                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        22219     31.48%     31.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        22147     31.38%     62.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         8169     11.57%     74.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         7451     10.56%     85.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          380      0.54%     85.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1948      2.76%     88.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          360      0.51%     88.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           51      0.07%     88.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         7850     11.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        70575                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              136710                       # Number of instructions committed
system.cpu3.commit.committedOps                137415                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         36491                       # Number of memory references committed
system.cpu3.commit.loads                        35382                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                     11052                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   126441                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           76345     55.56%     55.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          24579     17.89%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          35382     25.75%     99.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1109      0.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           137415                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 7850                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      201971                       # The number of ROB reads
system.cpu3.rob.rob_writes                     279328                       # The number of ROB writes
system.cpu3.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       91947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     136710                       # Number of Instructions Simulated
system.cpu3.committedOps                       137415                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.529149                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.529149                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.889826                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.889826                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  226109                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 122366                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   522483                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   64839                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  37570                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           80.350121                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              36484                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              221                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           165.085973                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    80.350121                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.078467                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.078467                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.215820                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            74114                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           74114                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        35469                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          35469                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1010                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1010                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data        36479                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36479                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        36480                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36480                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          359                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           88                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          447                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           447                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          448                       # number of overall misses
system.cpu3.dcache.overall_misses::total          448                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1930994                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1930994                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1945748                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1945748                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        32000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        32000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3876742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3876742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3876742                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3876742                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        35828                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        35828                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1098                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1098                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        36926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        36926                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        36928                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        36928                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.010020                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010020                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.080146                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080146                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.012105                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012105                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.012132                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012132                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  5378.813370                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5378.813370                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 22110.772727                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22110.772727                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  5333.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5333.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  8672.800895                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8672.800895                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  8653.441964                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8653.441964                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          172                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           46                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          218                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          187                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          229                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          230                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       559503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       559503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       573001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       573001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1132504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1132504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1135004                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1135004                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.005219                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005219                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.038251                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038251                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.006202                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006202                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.006228                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006228                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  2991.994652                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  2991.994652                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 13642.880952                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13642.880952                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  3833.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3833.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  4945.432314                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4945.432314                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  4934.800000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4934.800000                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           19.037614                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              39021                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           722.611111                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    19.037614                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.037183                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.037183                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            78212                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           78212                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        39021                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          39021                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        39021                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           39021                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        39021                       # number of overall hits
system.cpu3.icache.overall_hits::total          39021                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      1751218                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1751218                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      1751218                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1751218                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      1751218                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1751218                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        39079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        39079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        39079                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        39079                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        39079                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        39079                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001484                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001484                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001484                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001484                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001484                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001484                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 30193.413793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30193.413793                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 30193.413793                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30193.413793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 30193.413793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30193.413793                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          780                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1657277                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1657277                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1657277                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1657277                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1657277                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1657277                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001382                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001382                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001382                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001382                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001382                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001382                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 30690.314815                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 30690.314815                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 30690.314815                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 30690.314815                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 30690.314815                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 30690.314815                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             3382                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3388                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   276                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   486.464571                       # Cycle average of tags in use
system.l2.tags.total_refs                         271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.399116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.621723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       367.124808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        82.827236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         5.342599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.434465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.906621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.598002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    21.609117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.011204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.014846                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          597                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.019989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13507                       # Number of tag accesses
system.l2.tags.data_accesses                    13507                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  93                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     249                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               15                       # number of Writeback hits
system.l2.Writeback_hits::total                    15                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   458                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  493                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      707                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  93                       # number of overall hits
system.l2.overall_hits::cpu0.data                 493                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu1.data                   8                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu2.data                   9                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu3.data                  13                       # number of overall hits
system.l2.overall_hits::total                     707                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               525                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               123                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   725                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data              68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  80                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                525                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                191                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    805                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               525                       # number of overall misses
system.l2.overall_misses::cpu0.data               191                       # number of overall misses
system.l2.overall_misses::cpu1.inst                28                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                25                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                19                       # number of overall misses
system.l2.overall_misses::cpu3.data                 4                       # number of overall misses
system.l2.overall_misses::total                   805                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     36916250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9570250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2385000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       182500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1888500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data        88000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1397750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52428250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      5535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       383250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       469500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       464000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6851750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     36916250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15105250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       565750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1397750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59280000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     36916250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15105250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2385000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       565750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1888500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       557500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1397750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       464000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59280000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 974                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           15                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                15                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               538                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              618                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              684                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1512                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             618                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             684                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1512                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.849515                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.773585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.518519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.272727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.454545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.351852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.744353                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.129524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148699                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.849515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.279240                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.518519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.466667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.454545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.351852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532407                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.849515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.279240                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.518519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.466667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.454545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.351852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532407                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 70316.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 77806.910569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 85178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 60833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        75540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        44000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 73565.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72314.827586                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 81397.058824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 95812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       117375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data       116000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85646.875000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 70316.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79085.078534                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 85178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 80821.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        75540                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 92916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 73565.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data       116000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73639.751553                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 70316.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79085.078534                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 85178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 80821.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        75540                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 92916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 73565.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data       116000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73639.751553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 77                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  81                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 81                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              648                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          523                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            523                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data           64                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1247                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     31968500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7644500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1066750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        58500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       160500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       437500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41336250                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     28016946                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     28016946                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        69505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        69505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        27502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      4807250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       347750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       435500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6020500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     31968500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     12451750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1066750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       406250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       160500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       430000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     47356750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     31968500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     12451750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1066750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       406250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       160500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       430000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     28016946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75373696                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.833333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.679245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.259259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.090909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.129630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.665298                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.121905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.141264                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.251462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.259259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.129630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.478836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.251462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.259259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.129630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.824735                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 62074.757282                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 70782.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 76196.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        58500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        53500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        62500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63790.509259                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53569.686424                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53569.686424                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13901                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        13501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 75113.281250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 86937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       108875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data       107500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79217.105263                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 62074.757282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 72393.895349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 76196.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        81250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        53500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       108875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        62500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data       107500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65409.875691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 62074.757282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 72393.895349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 76196.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        81250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        53500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       108875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        62500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data       107500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53569.686424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60444.022454                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1130                       # Transaction distribution
system.membus.trans_dist::ReadResp               1129                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        77120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   77120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoop_fanout::samples              1226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1226                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1663068                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6364500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1522                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1520                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               15                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              617                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             22                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        44736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  97600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1287                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2823                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.218562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.413344                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2206     78.14%     78.14% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    617     21.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2823                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1118499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1029731                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1066239                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             86484                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            355734                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             90961                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            356489                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            86722                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           356496                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
