\doxysection{GPIO Port Base Address Macros }
\hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s}{}\label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}


Macros that provide typed base address pointers for all GPIO ports.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros that provide typed base address pointers for all GPIO ports. 



\label{doc-define-members}
\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gac485358099728ddae050db37924dd6b7}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port A 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00187}{187}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gac485358099728ddae050db37924dd6b7}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port A 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00254}{254}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68b66ac73be4c836db878a42e1fea3cd}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port B 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00188}{188}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68b66ac73be4c836db878a42e1fea3cd}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port B 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00255}{255}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2dca03332d620196ba943bc2346eaa08}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port C 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00189}{189}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2dca03332d620196ba943bc2346eaa08}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port C 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00256}{256}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga7580b1a929ea9df59725ba9c18eba6ac}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port D 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00190}{190}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga7580b1a929ea9df59725ba9c18eba6ac}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port D 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00257}{257}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port E 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00191}{191}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port E 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00258}{258}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port F 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00192}{192}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port F 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00259}{259}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02a2a23a32f9b02166a8c64012842414}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port G 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00193}{193}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02a2a23a32f9b02166a8c64012842414}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port G 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00260}{260}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gadeacbb43ae86c879945afe98c679b285}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port H 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00194}{194}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gadeacbb43ae86c879945afe98c679b285}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port H 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00261}{261}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gad15f13545ecdbbabfccf43d5997e5ade}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port I 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00195}{195}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gad15f13545ecdbbabfccf43d5997e5ade}\index{GPIO Port Base Address Macros@{GPIO Port Base Address Macros}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!GPIO Port Base Address Macros@{GPIO Port Base Address Macros}}
\doxysubsubsection{\texorpdfstring{GPIOI}{GPIOI}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s_gad15f13545ecdbbabfccf43d5997e5ade} 
\#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_ox___reg_def__t}{GPIOx\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}})}

Base address pointer for GPIO Port I 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00262}{262}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

