<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="47" />
   <name preferredWidth="217" />
   <description preferredWidth="302" />
   <inputclock preferredWidth="147" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1743" height="1407" x="-7" y="0" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" simulation="VERILOG" />
</preferences>
