|Lab2
BranchOut <= Branch.DB_MAX_OUTPUT_PORT_TYPE
CLK_MEM_IN => LPM_ROM:inst43234.inclock
CLK_MEM_IN => LPM_RAM_DP:inst14.rdclock
CLK_MEM_IN => LPM_RAM_DP:inst14.wrclock
CLK_IN => registre:PC.clk
CLK_IN => registers:inst32.clk
GReset => registre:PC.reset
GReset => registers:inst32.reset
ZeroOut <= zero.DB_MAX_OUTPUT_PORT_TYPE
MemWriteOut <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[0] <= mux8:inst3.output[0]
MuxOut[1] <= mux8:inst3.output[1]
MuxOut[2] <= mux8:inst3.output[2]
MuxOut[3] <= mux8:inst3.output[3]
MuxOut[4] <= mux8:inst3.output[4]
MuxOut[5] <= mux8:inst3.output[5]
MuxOut[6] <= mux8:inst3.output[6]
MuxOut[7] <= mux8:inst3.output[7]
MuxOut[8] <= mux8:inst3.output[8]
MuxOut[9] <= mux8:inst3.output[9]
MuxOut[10] <= mux8:inst3.output[10]
MuxOut[11] <= mux8:inst3.output[11]
MuxOut[12] <= mux8:inst3.output[12]
MuxOut[13] <= mux8:inst3.output[13]
MuxOut[14] <= mux8:inst3.output[14]
MuxOut[15] <= mux8:inst3.output[15]
MuxOut[16] <= mux8:inst3.output[16]
MuxOut[17] <= mux8:inst3.output[17]
MuxOut[18] <= mux8:inst3.output[18]
MuxOut[19] <= mux8:inst3.output[19]
MuxOut[20] <= mux8:inst3.output[20]
MuxOut[21] <= mux8:inst3.output[21]
MuxOut[22] <= mux8:inst3.output[22]
MuxOut[23] <= mux8:inst3.output[23]
MuxOut[24] <= mux8:inst3.output[24]
MuxOut[25] <= mux8:inst3.output[25]
MuxOut[26] <= mux8:inst3.output[26]
MuxOut[27] <= mux8:inst3.output[27]
MuxOut[28] <= mux8:inst3.output[28]
MuxOut[29] <= mux8:inst3.output[29]
MuxOut[30] <= mux8:inst3.output[30]
MuxOut[31] <= mux8:inst3.output[31]
ValueSelect[0] => mux8:inst3.selecteur[0]
ValueSelect[1] => mux8:inst3.selecteur[1]
ValueSelect[2] => mux8:inst3.selecteur[2]


|Lab2|controlUnit:inst9
instruction[0] => Equal0.IN4
instruction[0] => Equal1.IN4
instruction[0] => Equal2.IN5
instruction[0] => Equal3.IN5
instruction[0] => Equal4.IN5
instruction[0] => Equal5.IN5
instruction[1] => Equal0.IN5
instruction[1] => Equal1.IN3
instruction[1] => Equal2.IN4
instruction[1] => Equal3.IN4
instruction[1] => Equal4.IN4
instruction[1] => Equal5.IN4
instruction[2] => Equal0.IN3
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN2
instruction[2] => Equal3.IN1
instruction[2] => Equal4.IN2
instruction[2] => Equal5.IN3
instruction[3] => Equal0.IN2
instruction[3] => Equal1.IN2
instruction[3] => Equal2.IN1
instruction[3] => Equal3.IN3
instruction[3] => Equal4.IN1
instruction[3] => Equal5.IN2
instruction[4] => Equal0.IN1
instruction[4] => Equal1.IN1
instruction[4] => Equal2.IN0
instruction[4] => Equal3.IN0
instruction[4] => Equal4.IN0
instruction[4] => Equal5.IN1
instruction[5] => Equal0.IN0
instruction[5] => Equal1.IN0
instruction[5] => Equal2.IN3
instruction[5] => Equal3.IN2
instruction[5] => Equal4.IN3
instruction[5] => Equal5.IN0
Jump <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ALUSRC <= ALUSRC.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= ALUOP.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= ALUOP.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|LPM_ROM:inst43234
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|LPM_ROM:inst43234|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|Lab2|LPM_ROM:inst43234|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_og11:auto_generated.address_a[0]
address_a[1] => altsyncram_og11:auto_generated.address_a[1]
address_a[2] => altsyncram_og11:auto_generated.address_a[2]
address_a[3] => altsyncram_og11:auto_generated.address_a[3]
address_a[4] => altsyncram_og11:auto_generated.address_a[4]
address_a[5] => altsyncram_og11:auto_generated.address_a[5]
address_a[6] => altsyncram_og11:auto_generated.address_a[6]
address_a[7] => altsyncram_og11:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_og11:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_og11:auto_generated.q_a[0]
q_a[1] <= altsyncram_og11:auto_generated.q_a[1]
q_a[2] <= altsyncram_og11:auto_generated.q_a[2]
q_a[3] <= altsyncram_og11:auto_generated.q_a[3]
q_a[4] <= altsyncram_og11:auto_generated.q_a[4]
q_a[5] <= altsyncram_og11:auto_generated.q_a[5]
q_a[6] <= altsyncram_og11:auto_generated.q_a[6]
q_a[7] <= altsyncram_og11:auto_generated.q_a[7]
q_a[8] <= altsyncram_og11:auto_generated.q_a[8]
q_a[9] <= altsyncram_og11:auto_generated.q_a[9]
q_a[10] <= altsyncram_og11:auto_generated.q_a[10]
q_a[11] <= altsyncram_og11:auto_generated.q_a[11]
q_a[12] <= altsyncram_og11:auto_generated.q_a[12]
q_a[13] <= altsyncram_og11:auto_generated.q_a[13]
q_a[14] <= altsyncram_og11:auto_generated.q_a[14]
q_a[15] <= altsyncram_og11:auto_generated.q_a[15]
q_a[16] <= altsyncram_og11:auto_generated.q_a[16]
q_a[17] <= altsyncram_og11:auto_generated.q_a[17]
q_a[18] <= altsyncram_og11:auto_generated.q_a[18]
q_a[19] <= altsyncram_og11:auto_generated.q_a[19]
q_a[20] <= altsyncram_og11:auto_generated.q_a[20]
q_a[21] <= altsyncram_og11:auto_generated.q_a[21]
q_a[22] <= altsyncram_og11:auto_generated.q_a[22]
q_a[23] <= altsyncram_og11:auto_generated.q_a[23]
q_a[24] <= altsyncram_og11:auto_generated.q_a[24]
q_a[25] <= altsyncram_og11:auto_generated.q_a[25]
q_a[26] <= altsyncram_og11:auto_generated.q_a[26]
q_a[27] <= altsyncram_og11:auto_generated.q_a[27]
q_a[28] <= altsyncram_og11:auto_generated.q_a[28]
q_a[29] <= altsyncram_og11:auto_generated.q_a[29]
q_a[30] <= altsyncram_og11:auto_generated.q_a[30]
q_a[31] <= altsyncram_og11:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2|LPM_ROM:inst43234|altrom:srom|altsyncram:rom_block|altsyncram_og11:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Lab2|registre:PC
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registre:PC|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registre:PC|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2:inst29
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAA
b[1] => output.DATAA
b[2] => output.DATAA
b[3] => output.DATAA
b[4] => output.DATAA
b[5] => output.DATAA
b[6] => output.DATAA
b[7] => output.DATAA
b[8] => output.DATAA
b[9] => output.DATAA
b[10] => output.DATAA
b[11] => output.DATAA
b[12] => output.DATAA
b[13] => output.DATAA
b[14] => output.DATAA
b[15] => output.DATAA
b[16] => output.DATAA
b[17] => output.DATAA
b[18] => output.DATAA
b[19] => output.DATAA
b[20] => output.DATAA
b[21] => output.DATAA
b[22] => output.DATAA
b[23] => output.DATAA
b[24] => output.DATAA
b[25] => output.DATAA
b[26] => output.DATAA
b[27] => output.DATAA
b[28] => output.DATAA
b[29] => output.DATAA
b[30] => output.DATAA
b[31] => output.DATAA
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2:inst23
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAA
b[1] => output.DATAA
b[2] => output.DATAA
b[3] => output.DATAA
b[4] => output.DATAA
b[5] => output.DATAA
b[6] => output.DATAA
b[7] => output.DATAA
b[8] => output.DATAA
b[9] => output.DATAA
b[10] => output.DATAA
b[11] => output.DATAA
b[12] => output.DATAA
b[13] => output.DATAA
b[14] => output.DATAA
b[15] => output.DATAA
b[16] => output.DATAA
b[17] => output.DATAA
b[18] => output.DATAA
b[19] => output.DATAA
b[20] => output.DATAA
b[21] => output.DATAA
b[22] => output.DATAA
b[23] => output.DATAA
b[24] => output.DATAA
b[25] => output.DATAA
b[26] => output.DATAA
b[27] => output.DATAA
b[28] => output.DATAA
b[29] => output.DATAA
b[30] => output.DATAA
b[31] => output.DATAA
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2
ALUOP[0] => mux8:MUX_8.selecteur[0]
ALUOP[1] => mux8:MUX_8.selecteur[1]
ALUOP[2] => AdderNBits:ADD.cin
ALUOP[2] => mux8:MUX_8.selecteur[2]
ALUOP[2] => mux2:MUX_2.s0
A[0] => AdderNBits:ADD.A[0]
A[0] => ANDNBits:AND1.A[0]
A[0] => ORNBits:OR1.A[0]
A[1] => AdderNBits:ADD.A[1]
A[1] => ANDNBits:AND1.A[1]
A[1] => ORNBits:OR1.A[1]
A[2] => AdderNBits:ADD.A[2]
A[2] => ANDNBits:AND1.A[2]
A[2] => ORNBits:OR1.A[2]
A[3] => AdderNBits:ADD.A[3]
A[3] => ANDNBits:AND1.A[3]
A[3] => ORNBits:OR1.A[3]
A[4] => AdderNBits:ADD.A[4]
A[4] => ANDNBits:AND1.A[4]
A[4] => ORNBits:OR1.A[4]
A[5] => AdderNBits:ADD.A[5]
A[5] => ANDNBits:AND1.A[5]
A[5] => ORNBits:OR1.A[5]
A[6] => AdderNBits:ADD.A[6]
A[6] => ANDNBits:AND1.A[6]
A[6] => ORNBits:OR1.A[6]
A[7] => AdderNBits:ADD.A[7]
A[7] => ANDNBits:AND1.A[7]
A[7] => ORNBits:OR1.A[7]
A[8] => AdderNBits:ADD.A[8]
A[8] => ANDNBits:AND1.A[8]
A[8] => ORNBits:OR1.A[8]
A[9] => AdderNBits:ADD.A[9]
A[9] => ANDNBits:AND1.A[9]
A[9] => ORNBits:OR1.A[9]
A[10] => AdderNBits:ADD.A[10]
A[10] => ANDNBits:AND1.A[10]
A[10] => ORNBits:OR1.A[10]
A[11] => AdderNBits:ADD.A[11]
A[11] => ANDNBits:AND1.A[11]
A[11] => ORNBits:OR1.A[11]
A[12] => AdderNBits:ADD.A[12]
A[12] => ANDNBits:AND1.A[12]
A[12] => ORNBits:OR1.A[12]
A[13] => AdderNBits:ADD.A[13]
A[13] => ANDNBits:AND1.A[13]
A[13] => ORNBits:OR1.A[13]
A[14] => AdderNBits:ADD.A[14]
A[14] => ANDNBits:AND1.A[14]
A[14] => ORNBits:OR1.A[14]
A[15] => AdderNBits:ADD.A[15]
A[15] => ANDNBits:AND1.A[15]
A[15] => ORNBits:OR1.A[15]
A[16] => AdderNBits:ADD.A[16]
A[16] => ANDNBits:AND1.A[16]
A[16] => ORNBits:OR1.A[16]
A[17] => AdderNBits:ADD.A[17]
A[17] => ANDNBits:AND1.A[17]
A[17] => ORNBits:OR1.A[17]
A[18] => AdderNBits:ADD.A[18]
A[18] => ANDNBits:AND1.A[18]
A[18] => ORNBits:OR1.A[18]
A[19] => AdderNBits:ADD.A[19]
A[19] => ANDNBits:AND1.A[19]
A[19] => ORNBits:OR1.A[19]
A[20] => AdderNBits:ADD.A[20]
A[20] => ANDNBits:AND1.A[20]
A[20] => ORNBits:OR1.A[20]
A[21] => AdderNBits:ADD.A[21]
A[21] => ANDNBits:AND1.A[21]
A[21] => ORNBits:OR1.A[21]
A[22] => AdderNBits:ADD.A[22]
A[22] => ANDNBits:AND1.A[22]
A[22] => ORNBits:OR1.A[22]
A[23] => AdderNBits:ADD.A[23]
A[23] => ANDNBits:AND1.A[23]
A[23] => ORNBits:OR1.A[23]
A[24] => AdderNBits:ADD.A[24]
A[24] => ANDNBits:AND1.A[24]
A[24] => ORNBits:OR1.A[24]
A[25] => AdderNBits:ADD.A[25]
A[25] => ANDNBits:AND1.A[25]
A[25] => ORNBits:OR1.A[25]
A[26] => AdderNBits:ADD.A[26]
A[26] => ANDNBits:AND1.A[26]
A[26] => ORNBits:OR1.A[26]
A[27] => AdderNBits:ADD.A[27]
A[27] => ANDNBits:AND1.A[27]
A[27] => ORNBits:OR1.A[27]
A[28] => AdderNBits:ADD.A[28]
A[28] => ANDNBits:AND1.A[28]
A[28] => ORNBits:OR1.A[28]
A[29] => AdderNBits:ADD.A[29]
A[29] => ANDNBits:AND1.A[29]
A[29] => ORNBits:OR1.A[29]
A[30] => AdderNBits:ADD.A[30]
A[30] => ANDNBits:AND1.A[30]
A[30] => ORNBits:OR1.A[30]
A[31] => AdderNBits:ADD.A[31]
A[31] => ANDNBits:AND1.A[31]
A[31] => ORNBits:OR1.A[31]
B[0] => ANDNBits:AND1.B[0]
B[0] => ORNBits:OR1.B[0]
B[0] => mux2:MUX_2.a[0]
B[0] => complementerNBits:comp.inputs[0]
B[1] => ANDNBits:AND1.B[1]
B[1] => ORNBits:OR1.B[1]
B[1] => mux2:MUX_2.a[1]
B[1] => complementerNBits:comp.inputs[1]
B[2] => ANDNBits:AND1.B[2]
B[2] => ORNBits:OR1.B[2]
B[2] => mux2:MUX_2.a[2]
B[2] => complementerNBits:comp.inputs[2]
B[3] => ANDNBits:AND1.B[3]
B[3] => ORNBits:OR1.B[3]
B[3] => mux2:MUX_2.a[3]
B[3] => complementerNBits:comp.inputs[3]
B[4] => ANDNBits:AND1.B[4]
B[4] => ORNBits:OR1.B[4]
B[4] => mux2:MUX_2.a[4]
B[4] => complementerNBits:comp.inputs[4]
B[5] => ANDNBits:AND1.B[5]
B[5] => ORNBits:OR1.B[5]
B[5] => mux2:MUX_2.a[5]
B[5] => complementerNBits:comp.inputs[5]
B[6] => ANDNBits:AND1.B[6]
B[6] => ORNBits:OR1.B[6]
B[6] => mux2:MUX_2.a[6]
B[6] => complementerNBits:comp.inputs[6]
B[7] => ANDNBits:AND1.B[7]
B[7] => ORNBits:OR1.B[7]
B[7] => mux2:MUX_2.a[7]
B[7] => complementerNBits:comp.inputs[7]
B[8] => ANDNBits:AND1.B[8]
B[8] => ORNBits:OR1.B[8]
B[8] => mux2:MUX_2.a[8]
B[8] => complementerNBits:comp.inputs[8]
B[9] => ANDNBits:AND1.B[9]
B[9] => ORNBits:OR1.B[9]
B[9] => mux2:MUX_2.a[9]
B[9] => complementerNBits:comp.inputs[9]
B[10] => ANDNBits:AND1.B[10]
B[10] => ORNBits:OR1.B[10]
B[10] => mux2:MUX_2.a[10]
B[10] => complementerNBits:comp.inputs[10]
B[11] => ANDNBits:AND1.B[11]
B[11] => ORNBits:OR1.B[11]
B[11] => mux2:MUX_2.a[11]
B[11] => complementerNBits:comp.inputs[11]
B[12] => ANDNBits:AND1.B[12]
B[12] => ORNBits:OR1.B[12]
B[12] => mux2:MUX_2.a[12]
B[12] => complementerNBits:comp.inputs[12]
B[13] => ANDNBits:AND1.B[13]
B[13] => ORNBits:OR1.B[13]
B[13] => mux2:MUX_2.a[13]
B[13] => complementerNBits:comp.inputs[13]
B[14] => ANDNBits:AND1.B[14]
B[14] => ORNBits:OR1.B[14]
B[14] => mux2:MUX_2.a[14]
B[14] => complementerNBits:comp.inputs[14]
B[15] => ANDNBits:AND1.B[15]
B[15] => ORNBits:OR1.B[15]
B[15] => mux2:MUX_2.a[15]
B[15] => complementerNBits:comp.inputs[15]
B[16] => ANDNBits:AND1.B[16]
B[16] => ORNBits:OR1.B[16]
B[16] => mux2:MUX_2.a[16]
B[16] => complementerNBits:comp.inputs[16]
B[17] => ANDNBits:AND1.B[17]
B[17] => ORNBits:OR1.B[17]
B[17] => mux2:MUX_2.a[17]
B[17] => complementerNBits:comp.inputs[17]
B[18] => ANDNBits:AND1.B[18]
B[18] => ORNBits:OR1.B[18]
B[18] => mux2:MUX_2.a[18]
B[18] => complementerNBits:comp.inputs[18]
B[19] => ANDNBits:AND1.B[19]
B[19] => ORNBits:OR1.B[19]
B[19] => mux2:MUX_2.a[19]
B[19] => complementerNBits:comp.inputs[19]
B[20] => ANDNBits:AND1.B[20]
B[20] => ORNBits:OR1.B[20]
B[20] => mux2:MUX_2.a[20]
B[20] => complementerNBits:comp.inputs[20]
B[21] => ANDNBits:AND1.B[21]
B[21] => ORNBits:OR1.B[21]
B[21] => mux2:MUX_2.a[21]
B[21] => complementerNBits:comp.inputs[21]
B[22] => ANDNBits:AND1.B[22]
B[22] => ORNBits:OR1.B[22]
B[22] => mux2:MUX_2.a[22]
B[22] => complementerNBits:comp.inputs[22]
B[23] => ANDNBits:AND1.B[23]
B[23] => ORNBits:OR1.B[23]
B[23] => mux2:MUX_2.a[23]
B[23] => complementerNBits:comp.inputs[23]
B[24] => ANDNBits:AND1.B[24]
B[24] => ORNBits:OR1.B[24]
B[24] => mux2:MUX_2.a[24]
B[24] => complementerNBits:comp.inputs[24]
B[25] => ANDNBits:AND1.B[25]
B[25] => ORNBits:OR1.B[25]
B[25] => mux2:MUX_2.a[25]
B[25] => complementerNBits:comp.inputs[25]
B[26] => ANDNBits:AND1.B[26]
B[26] => ORNBits:OR1.B[26]
B[26] => mux2:MUX_2.a[26]
B[26] => complementerNBits:comp.inputs[26]
B[27] => ANDNBits:AND1.B[27]
B[27] => ORNBits:OR1.B[27]
B[27] => mux2:MUX_2.a[27]
B[27] => complementerNBits:comp.inputs[27]
B[28] => ANDNBits:AND1.B[28]
B[28] => ORNBits:OR1.B[28]
B[28] => mux2:MUX_2.a[28]
B[28] => complementerNBits:comp.inputs[28]
B[29] => ANDNBits:AND1.B[29]
B[29] => ORNBits:OR1.B[29]
B[29] => mux2:MUX_2.a[29]
B[29] => complementerNBits:comp.inputs[29]
B[30] => ANDNBits:AND1.B[30]
B[30] => ORNBits:OR1.B[30]
B[30] => mux2:MUX_2.a[30]
B[30] => complementerNBits:comp.inputs[30]
B[31] => ANDNBits:AND1.B[31]
B[31] => ORNBits:OR1.B[31]
B[31] => mux2:MUX_2.a[31]
B[31] => complementerNBits:comp.inputs[31]
ALUOUT[0] <= mux8:MUX_8.output[0]
ALUOUT[1] <= mux8:MUX_8.output[1]
ALUOUT[2] <= mux8:MUX_8.output[2]
ALUOUT[3] <= mux8:MUX_8.output[3]
ALUOUT[4] <= mux8:MUX_8.output[4]
ALUOUT[5] <= mux8:MUX_8.output[5]
ALUOUT[6] <= mux8:MUX_8.output[6]
ALUOUT[7] <= mux8:MUX_8.output[7]
ALUOUT[8] <= mux8:MUX_8.output[8]
ALUOUT[9] <= mux8:MUX_8.output[9]
ALUOUT[10] <= mux8:MUX_8.output[10]
ALUOUT[11] <= mux8:MUX_8.output[11]
ALUOUT[12] <= mux8:MUX_8.output[12]
ALUOUT[13] <= mux8:MUX_8.output[13]
ALUOUT[14] <= mux8:MUX_8.output[14]
ALUOUT[15] <= mux8:MUX_8.output[15]
ALUOUT[16] <= mux8:MUX_8.output[16]
ALUOUT[17] <= mux8:MUX_8.output[17]
ALUOUT[18] <= mux8:MUX_8.output[18]
ALUOUT[19] <= mux8:MUX_8.output[19]
ALUOUT[20] <= mux8:MUX_8.output[20]
ALUOUT[21] <= mux8:MUX_8.output[21]
ALUOUT[22] <= mux8:MUX_8.output[22]
ALUOUT[23] <= mux8:MUX_8.output[23]
ALUOUT[24] <= mux8:MUX_8.output[24]
ALUOUT[25] <= mux8:MUX_8.output[25]
ALUOUT[26] <= mux8:MUX_8.output[26]
ALUOUT[27] <= mux8:MUX_8.output[27]
ALUOUT[28] <= mux8:MUX_8.output[28]
ALUOUT[29] <= mux8:MUX_8.output[29]
ALUOUT[30] <= mux8:MUX_8.output[30]
ALUOUT[31] <= mux8:MUX_8.output[31]
zero <= AdderNBits:ADD.zero


|Lab2|ALU:inst2|AdderNBits:ADD
A[0] => oneBitAdder:AD0.i_Ai
A[1] => oneBitAdder:GEN:1:AD.i_Ai
A[2] => oneBitAdder:GEN:2:AD.i_Ai
A[3] => oneBitAdder:GEN:3:AD.i_Ai
A[4] => oneBitAdder:GEN:4:AD.i_Ai
A[5] => oneBitAdder:GEN:5:AD.i_Ai
A[6] => oneBitAdder:GEN:6:AD.i_Ai
A[7] => oneBitAdder:GEN:7:AD.i_Ai
A[8] => oneBitAdder:GEN:8:AD.i_Ai
A[9] => oneBitAdder:GEN:9:AD.i_Ai
A[10] => oneBitAdder:GEN:10:AD.i_Ai
A[11] => oneBitAdder:GEN:11:AD.i_Ai
A[12] => oneBitAdder:GEN:12:AD.i_Ai
A[13] => oneBitAdder:GEN:13:AD.i_Ai
A[14] => oneBitAdder:GEN:14:AD.i_Ai
A[15] => oneBitAdder:GEN:15:AD.i_Ai
A[16] => oneBitAdder:GEN:16:AD.i_Ai
A[17] => oneBitAdder:GEN:17:AD.i_Ai
A[18] => oneBitAdder:GEN:18:AD.i_Ai
A[19] => oneBitAdder:GEN:19:AD.i_Ai
A[20] => oneBitAdder:GEN:20:AD.i_Ai
A[21] => oneBitAdder:GEN:21:AD.i_Ai
A[22] => oneBitAdder:GEN:22:AD.i_Ai
A[23] => oneBitAdder:GEN:23:AD.i_Ai
A[24] => oneBitAdder:GEN:24:AD.i_Ai
A[25] => oneBitAdder:GEN:25:AD.i_Ai
A[26] => oneBitAdder:GEN:26:AD.i_Ai
A[27] => oneBitAdder:GEN:27:AD.i_Ai
A[28] => oneBitAdder:GEN:28:AD.i_Ai
A[29] => oneBitAdder:GEN:29:AD.i_Ai
A[30] => oneBitAdder:GEN:30:AD.i_Ai
A[31] => oneBitAdder:ADN.i_Ai
B[0] => oneBitAdder:AD0.i_Bi
B[1] => oneBitAdder:GEN:1:AD.i_Bi
B[2] => oneBitAdder:GEN:2:AD.i_Bi
B[3] => oneBitAdder:GEN:3:AD.i_Bi
B[4] => oneBitAdder:GEN:4:AD.i_Bi
B[5] => oneBitAdder:GEN:5:AD.i_Bi
B[6] => oneBitAdder:GEN:6:AD.i_Bi
B[7] => oneBitAdder:GEN:7:AD.i_Bi
B[8] => oneBitAdder:GEN:8:AD.i_Bi
B[9] => oneBitAdder:GEN:9:AD.i_Bi
B[10] => oneBitAdder:GEN:10:AD.i_Bi
B[11] => oneBitAdder:GEN:11:AD.i_Bi
B[12] => oneBitAdder:GEN:12:AD.i_Bi
B[13] => oneBitAdder:GEN:13:AD.i_Bi
B[14] => oneBitAdder:GEN:14:AD.i_Bi
B[15] => oneBitAdder:GEN:15:AD.i_Bi
B[16] => oneBitAdder:GEN:16:AD.i_Bi
B[17] => oneBitAdder:GEN:17:AD.i_Bi
B[18] => oneBitAdder:GEN:18:AD.i_Bi
B[19] => oneBitAdder:GEN:19:AD.i_Bi
B[20] => oneBitAdder:GEN:20:AD.i_Bi
B[21] => oneBitAdder:GEN:21:AD.i_Bi
B[22] => oneBitAdder:GEN:22:AD.i_Bi
B[23] => oneBitAdder:GEN:23:AD.i_Bi
B[24] => oneBitAdder:GEN:24:AD.i_Bi
B[25] => oneBitAdder:GEN:25:AD.i_Bi
B[26] => oneBitAdder:GEN:26:AD.i_Bi
B[27] => oneBitAdder:GEN:27:AD.i_Bi
B[28] => oneBitAdder:GEN:28:AD.i_Bi
B[29] => oneBitAdder:GEN:29:AD.i_Bi
B[30] => oneBitAdder:GEN:30:AD.i_Bi
B[31] => oneBitAdder:ADN.i_Bi
res[0] <= oneBitAdder:AD0.o_Sum
res[1] <= oneBitAdder:GEN:1:AD.o_Sum
res[2] <= oneBitAdder:GEN:2:AD.o_Sum
res[3] <= oneBitAdder:GEN:3:AD.o_Sum
res[4] <= oneBitAdder:GEN:4:AD.o_Sum
res[5] <= oneBitAdder:GEN:5:AD.o_Sum
res[6] <= oneBitAdder:GEN:6:AD.o_Sum
res[7] <= oneBitAdder:GEN:7:AD.o_Sum
res[8] <= oneBitAdder:GEN:8:AD.o_Sum
res[9] <= oneBitAdder:GEN:9:AD.o_Sum
res[10] <= oneBitAdder:GEN:10:AD.o_Sum
res[11] <= oneBitAdder:GEN:11:AD.o_Sum
res[12] <= oneBitAdder:GEN:12:AD.o_Sum
res[13] <= oneBitAdder:GEN:13:AD.o_Sum
res[14] <= oneBitAdder:GEN:14:AD.o_Sum
res[15] <= oneBitAdder:GEN:15:AD.o_Sum
res[16] <= oneBitAdder:GEN:16:AD.o_Sum
res[17] <= oneBitAdder:GEN:17:AD.o_Sum
res[18] <= oneBitAdder:GEN:18:AD.o_Sum
res[19] <= oneBitAdder:GEN:19:AD.o_Sum
res[20] <= oneBitAdder:GEN:20:AD.o_Sum
res[21] <= oneBitAdder:GEN:21:AD.o_Sum
res[22] <= oneBitAdder:GEN:22:AD.o_Sum
res[23] <= oneBitAdder:GEN:23:AD.o_Sum
res[24] <= oneBitAdder:GEN:24:AD.o_Sum
res[25] <= oneBitAdder:GEN:25:AD.o_Sum
res[26] <= oneBitAdder:GEN:26:AD.o_Sum
res[27] <= oneBitAdder:GEN:27:AD.o_Sum
res[28] <= oneBitAdder:GEN:28:AD.o_Sum
res[29] <= oneBitAdder:GEN:29:AD.o_Sum
res[30] <= oneBitAdder:GEN:30:AD.o_Sum
res[31] <= oneBitAdder:ADN.o_Sum
cin => oneBitAdder:AD0.i_CarryIn
cout <= oneBitAdder:ADN.o_CarryOut
sign <= oneBitAdder:ADN.o_Sum
zero <= temp2[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:AD0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:1:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:2:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:3:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:4:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:5:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:6:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:7:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:8:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:9:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:10:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:11:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:12:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:13:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:14:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:15:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:16:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:17:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:18:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:19:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:20:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:21:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:22:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:23:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:24:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:25:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:26:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:27:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:28:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:29:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:\GEN:30:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|AdderNBits:ADD|oneBitAdder:ADN
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|ANDNBits:AND1
A[0] => res.IN0
A[1] => res.IN0
A[2] => res.IN0
A[3] => res.IN0
A[4] => res.IN0
A[5] => res.IN0
A[6] => res.IN0
A[7] => res.IN0
A[8] => res.IN0
A[9] => res.IN0
A[10] => res.IN0
A[11] => res.IN0
A[12] => res.IN0
A[13] => res.IN0
A[14] => res.IN0
A[15] => res.IN0
A[16] => res.IN0
A[17] => res.IN0
A[18] => res.IN0
A[19] => res.IN0
A[20] => res.IN0
A[21] => res.IN0
A[22] => res.IN0
A[23] => res.IN0
A[24] => res.IN0
A[25] => res.IN0
A[26] => res.IN0
A[27] => res.IN0
A[28] => res.IN0
A[29] => res.IN0
A[30] => res.IN0
A[31] => res.IN0
B[0] => res.IN1
B[1] => res.IN1
B[2] => res.IN1
B[3] => res.IN1
B[4] => res.IN1
B[5] => res.IN1
B[6] => res.IN1
B[7] => res.IN1
B[8] => res.IN1
B[9] => res.IN1
B[10] => res.IN1
B[11] => res.IN1
B[12] => res.IN1
B[13] => res.IN1
B[14] => res.IN1
B[15] => res.IN1
B[16] => res.IN1
B[17] => res.IN1
B[18] => res.IN1
B[19] => res.IN1
B[20] => res.IN1
B[21] => res.IN1
B[22] => res.IN1
B[23] => res.IN1
B[24] => res.IN1
B[25] => res.IN1
B[26] => res.IN1
B[27] => res.IN1
B[28] => res.IN1
B[29] => res.IN1
B[30] => res.IN1
B[31] => res.IN1
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|ORNBits:OR1
A[0] => res.IN0
A[1] => res.IN0
A[2] => res.IN0
A[3] => res.IN0
A[4] => res.IN0
A[5] => res.IN0
A[6] => res.IN0
A[7] => res.IN0
A[8] => res.IN0
A[9] => res.IN0
A[10] => res.IN0
A[11] => res.IN0
A[12] => res.IN0
A[13] => res.IN0
A[14] => res.IN0
A[15] => res.IN0
A[16] => res.IN0
A[17] => res.IN0
A[18] => res.IN0
A[19] => res.IN0
A[20] => res.IN0
A[21] => res.IN0
A[22] => res.IN0
A[23] => res.IN0
A[24] => res.IN0
A[25] => res.IN0
A[26] => res.IN0
A[27] => res.IN0
A[28] => res.IN0
A[29] => res.IN0
A[30] => res.IN0
A[31] => res.IN0
B[0] => res.IN1
B[1] => res.IN1
B[2] => res.IN1
B[3] => res.IN1
B[4] => res.IN1
B[5] => res.IN1
B[6] => res.IN1
B[7] => res.IN1
B[8] => res.IN1
B[9] => res.IN1
B[10] => res.IN1
B[11] => res.IN1
B[12] => res.IN1
B[13] => res.IN1
B[14] => res.IN1
B[15] => res.IN1
B[16] => res.IN1
B[17] => res.IN1
B[18] => res.IN1
B[19] => res.IN1
B[20] => res.IN1
B[21] => res.IN1
B[22] => res.IN1
B[23] => res.IN1
B[24] => res.IN1
B[25] => res.IN1
B[26] => res.IN1
B[27] => res.IN1
B[28] => res.IN1
B[29] => res.IN1
B[30] => res.IN1
B[31] => res.IN1
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|mux8:MUX_8
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAB
b[1] => output.DATAB
b[2] => output.DATAB
b[3] => output.DATAB
b[4] => output.DATAB
b[5] => output.DATAB
b[6] => output.DATAB
b[7] => output.DATAB
b[8] => output.DATAB
b[9] => output.DATAB
b[10] => output.DATAB
b[11] => output.DATAB
b[12] => output.DATAB
b[13] => output.DATAB
b[14] => output.DATAB
b[15] => output.DATAB
b[16] => output.DATAB
b[17] => output.DATAB
b[18] => output.DATAB
b[19] => output.DATAB
b[20] => output.DATAB
b[21] => output.DATAB
b[22] => output.DATAB
b[23] => output.DATAB
b[24] => output.DATAB
b[25] => output.DATAB
b[26] => output.DATAB
b[27] => output.DATAB
b[28] => output.DATAB
b[29] => output.DATAB
b[30] => output.DATAB
b[31] => output.DATAB
c[0] => output.DATAB
c[1] => output.DATAB
c[2] => output.DATAB
c[3] => output.DATAB
c[4] => output.DATAB
c[5] => output.DATAB
c[6] => output.DATAB
c[7] => output.DATAB
c[8] => output.DATAB
c[9] => output.DATAB
c[10] => output.DATAB
c[11] => output.DATAB
c[12] => output.DATAB
c[13] => output.DATAB
c[14] => output.DATAB
c[15] => output.DATAB
c[16] => output.DATAB
c[17] => output.DATAB
c[18] => output.DATAB
c[19] => output.DATAB
c[20] => output.DATAB
c[21] => output.DATAB
c[22] => output.DATAB
c[23] => output.DATAB
c[24] => output.DATAB
c[25] => output.DATAB
c[26] => output.DATAB
c[27] => output.DATAB
c[28] => output.DATAB
c[29] => output.DATAB
c[30] => output.DATAB
c[31] => output.DATAB
d[0] => output.DATAB
d[1] => output.DATAB
d[2] => output.DATAB
d[3] => output.DATAB
d[4] => output.DATAB
d[5] => output.DATAB
d[6] => output.DATAB
d[7] => output.DATAB
d[8] => output.DATAB
d[9] => output.DATAB
d[10] => output.DATAB
d[11] => output.DATAB
d[12] => output.DATAB
d[13] => output.DATAB
d[14] => output.DATAB
d[15] => output.DATAB
d[16] => output.DATAB
d[17] => output.DATAB
d[18] => output.DATAB
d[19] => output.DATAB
d[20] => output.DATAB
d[21] => output.DATAB
d[22] => output.DATAB
d[23] => output.DATAB
d[24] => output.DATAB
d[25] => output.DATAB
d[26] => output.DATAB
d[27] => output.DATAB
d[28] => output.DATAB
d[29] => output.DATAB
d[30] => output.DATAB
d[31] => output.DATAB
e[0] => output.DATAB
e[1] => output.DATAB
e[2] => output.DATAB
e[3] => output.DATAB
e[4] => output.DATAB
e[5] => output.DATAB
e[6] => output.DATAB
e[7] => output.DATAB
e[8] => output.DATAB
e[9] => output.DATAB
e[10] => output.DATAB
e[11] => output.DATAB
e[12] => output.DATAB
e[13] => output.DATAB
e[14] => output.DATAB
e[15] => output.DATAB
e[16] => output.DATAB
e[17] => output.DATAB
e[18] => output.DATAB
e[19] => output.DATAB
e[20] => output.DATAB
e[21] => output.DATAB
e[22] => output.DATAB
e[23] => output.DATAB
e[24] => output.DATAB
e[25] => output.DATAB
e[26] => output.DATAB
e[27] => output.DATAB
e[28] => output.DATAB
e[29] => output.DATAB
e[30] => output.DATAB
e[31] => output.DATAB
f[0] => output.DATAB
f[1] => output.DATAB
f[2] => output.DATAB
f[3] => output.DATAB
f[4] => output.DATAB
f[5] => output.DATAB
f[6] => output.DATAB
f[7] => output.DATAB
f[8] => output.DATAB
f[9] => output.DATAB
f[10] => output.DATAB
f[11] => output.DATAB
f[12] => output.DATAB
f[13] => output.DATAB
f[14] => output.DATAB
f[15] => output.DATAB
f[16] => output.DATAB
f[17] => output.DATAB
f[18] => output.DATAB
f[19] => output.DATAB
f[20] => output.DATAB
f[21] => output.DATAB
f[22] => output.DATAB
f[23] => output.DATAB
f[24] => output.DATAB
f[25] => output.DATAB
f[26] => output.DATAB
f[27] => output.DATAB
f[28] => output.DATAB
f[29] => output.DATAB
f[30] => output.DATAB
f[31] => output.DATAB
g[0] => output.DATAB
g[1] => output.DATAB
g[2] => output.DATAB
g[3] => output.DATAB
g[4] => output.DATAB
g[5] => output.DATAB
g[6] => output.DATAB
g[7] => output.DATAB
g[8] => output.DATAB
g[9] => output.DATAB
g[10] => output.DATAB
g[11] => output.DATAB
g[12] => output.DATAB
g[13] => output.DATAB
g[14] => output.DATAB
g[15] => output.DATAB
g[16] => output.DATAB
g[17] => output.DATAB
g[18] => output.DATAB
g[19] => output.DATAB
g[20] => output.DATAB
g[21] => output.DATAB
g[22] => output.DATAB
g[23] => output.DATAB
g[24] => output.DATAB
g[25] => output.DATAB
g[26] => output.DATAB
g[27] => output.DATAB
g[28] => output.DATAB
g[29] => output.DATAB
g[30] => output.DATAB
g[31] => output.DATAB
h[0] => output.DATAA
h[1] => output.DATAA
h[2] => output.DATAA
h[3] => output.DATAA
h[4] => output.DATAA
h[5] => output.DATAA
h[6] => output.DATAA
h[7] => output.DATAA
h[8] => output.DATAA
h[9] => output.DATAA
h[10] => output.DATAA
h[11] => output.DATAA
h[12] => output.DATAA
h[13] => output.DATAA
h[14] => output.DATAA
h[15] => output.DATAA
h[16] => output.DATAA
h[17] => output.DATAA
h[18] => output.DATAA
h[19] => output.DATAA
h[20] => output.DATAA
h[21] => output.DATAA
h[22] => output.DATAA
h[23] => output.DATAA
h[24] => output.DATAA
h[25] => output.DATAA
h[26] => output.DATAA
h[27] => output.DATAA
h[28] => output.DATAA
h[29] => output.DATAA
h[30] => output.DATAA
h[31] => output.DATAA
selecteur[0] => Equal0.IN0
selecteur[0] => Equal1.IN2
selecteur[0] => Equal2.IN1
selecteur[0] => Equal3.IN2
selecteur[0] => Equal4.IN1
selecteur[0] => Equal5.IN2
selecteur[0] => Equal6.IN2
selecteur[1] => Equal0.IN2
selecteur[1] => Equal1.IN0
selecteur[1] => Equal2.IN0
selecteur[1] => Equal3.IN1
selecteur[1] => Equal4.IN2
selecteur[1] => Equal5.IN1
selecteur[1] => Equal6.IN1
selecteur[2] => Equal0.IN1
selecteur[2] => Equal1.IN1
selecteur[2] => Equal2.IN2
selecteur[2] => Equal3.IN0
selecteur[2] => Equal4.IN0
selecteur[2] => Equal5.IN0
selecteur[2] => Equal6.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|mux2:MUX_2
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAA
b[1] => output.DATAA
b[2] => output.DATAA
b[3] => output.DATAA
b[4] => output.DATAA
b[5] => output.DATAA
b[6] => output.DATAA
b[7] => output.DATAA
b[8] => output.DATAA
b[9] => output.DATAA
b[10] => output.DATAA
b[11] => output.DATAA
b[12] => output.DATAA
b[13] => output.DATAA
b[14] => output.DATAA
b[15] => output.DATAA
b[16] => output.DATAA
b[17] => output.DATAA
b[18] => output.DATAA
b[19] => output.DATAA
b[20] => output.DATAA
b[21] => output.DATAA
b[22] => output.DATAA
b[23] => output.DATAA
b[24] => output.DATAA
b[25] => output.DATAA
b[26] => output.DATAA
b[27] => output.DATAA
b[28] => output.DATAA
b[29] => output.DATAA
b[30] => output.DATAA
b[31] => output.DATAA
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALU:inst2|complementerNBits:comp
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
en => outputs.IN0
inputs[0] => outputs.IN1
inputs[1] => outputs.IN1
inputs[2] => outputs.IN1
inputs[3] => outputs.IN1
inputs[4] => outputs.IN1
inputs[5] => outputs.IN1
inputs[6] => outputs.IN1
inputs[7] => outputs.IN1
inputs[8] => outputs.IN1
inputs[9] => outputs.IN1
inputs[10] => outputs.IN1
inputs[11] => outputs.IN1
inputs[12] => outputs.IN1
inputs[13] => outputs.IN1
inputs[14] => outputs.IN1
inputs[15] => outputs.IN1
inputs[16] => outputs.IN1
inputs[17] => outputs.IN1
inputs[18] => outputs.IN1
inputs[19] => outputs.IN1
inputs[20] => outputs.IN1
inputs[21] => outputs.IN1
inputs[22] => outputs.IN1
inputs[23] => outputs.IN1
inputs[24] => outputs.IN1
inputs[25] => outputs.IN1
inputs[26] => outputs.IN1
inputs[27] => outputs.IN1
inputs[28] => outputs.IN1
inputs[29] => outputs.IN1
inputs[30] => outputs.IN1
inputs[31] => outputs.IN1
outputs[0] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[1] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[2] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[3] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[4] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[5] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[6] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[7] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[8] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[9] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[10] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[11] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[12] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[13] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[14] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[15] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[16] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[17] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[18] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[19] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[20] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[21] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[22] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[23] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[24] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[25] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[26] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[27] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[28] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[29] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[30] <= outputs.DB_MAX_OUTPUT_PORT_TYPE
outputs[31] <= outputs.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32
readRegister1[0] => mux8:mux1.selecteur[0]
readRegister1[1] => mux8:mux1.selecteur[1]
readRegister1[2] => mux8:mux1.selecteur[2]
readRegister1[3] => ~NO_FANOUT~
readRegister1[4] => ~NO_FANOUT~
readRegister2[0] => mux8:mux2.selecteur[0]
readRegister2[1] => mux8:mux2.selecteur[1]
readRegister2[2] => mux8:mux2.selecteur[2]
readRegister2[3] => ~NO_FANOUT~
readRegister2[4] => ~NO_FANOUT~
writeRegister[0] => decoder:dec.s[0]
writeRegister[1] => decoder:dec.s[1]
writeRegister[2] => decoder:dec.s[2]
writeRegister[3] => ~NO_FANOUT~
writeRegister[4] => ~NO_FANOUT~
writeData[0] => registre:reg0.inputs[0]
writeData[0] => registre:reg1.inputs[0]
writeData[0] => registre:reg2.inputs[0]
writeData[0] => registre:reg3.inputs[0]
writeData[0] => registre:reg4.inputs[0]
writeData[0] => registre:reg5.inputs[0]
writeData[0] => registre:reg6.inputs[0]
writeData[0] => registre:reg7.inputs[0]
writeData[1] => registre:reg0.inputs[1]
writeData[1] => registre:reg1.inputs[1]
writeData[1] => registre:reg2.inputs[1]
writeData[1] => registre:reg3.inputs[1]
writeData[1] => registre:reg4.inputs[1]
writeData[1] => registre:reg5.inputs[1]
writeData[1] => registre:reg6.inputs[1]
writeData[1] => registre:reg7.inputs[1]
writeData[2] => registre:reg0.inputs[2]
writeData[2] => registre:reg1.inputs[2]
writeData[2] => registre:reg2.inputs[2]
writeData[2] => registre:reg3.inputs[2]
writeData[2] => registre:reg4.inputs[2]
writeData[2] => registre:reg5.inputs[2]
writeData[2] => registre:reg6.inputs[2]
writeData[2] => registre:reg7.inputs[2]
writeData[3] => registre:reg0.inputs[3]
writeData[3] => registre:reg1.inputs[3]
writeData[3] => registre:reg2.inputs[3]
writeData[3] => registre:reg3.inputs[3]
writeData[3] => registre:reg4.inputs[3]
writeData[3] => registre:reg5.inputs[3]
writeData[3] => registre:reg6.inputs[3]
writeData[3] => registre:reg7.inputs[3]
writeData[4] => registre:reg0.inputs[4]
writeData[4] => registre:reg1.inputs[4]
writeData[4] => registre:reg2.inputs[4]
writeData[4] => registre:reg3.inputs[4]
writeData[4] => registre:reg4.inputs[4]
writeData[4] => registre:reg5.inputs[4]
writeData[4] => registre:reg6.inputs[4]
writeData[4] => registre:reg7.inputs[4]
writeData[5] => registre:reg0.inputs[5]
writeData[5] => registre:reg1.inputs[5]
writeData[5] => registre:reg2.inputs[5]
writeData[5] => registre:reg3.inputs[5]
writeData[5] => registre:reg4.inputs[5]
writeData[5] => registre:reg5.inputs[5]
writeData[5] => registre:reg6.inputs[5]
writeData[5] => registre:reg7.inputs[5]
writeData[6] => registre:reg0.inputs[6]
writeData[6] => registre:reg1.inputs[6]
writeData[6] => registre:reg2.inputs[6]
writeData[6] => registre:reg3.inputs[6]
writeData[6] => registre:reg4.inputs[6]
writeData[6] => registre:reg5.inputs[6]
writeData[6] => registre:reg6.inputs[6]
writeData[6] => registre:reg7.inputs[6]
writeData[7] => registre:reg0.inputs[7]
writeData[7] => registre:reg1.inputs[7]
writeData[7] => registre:reg2.inputs[7]
writeData[7] => registre:reg3.inputs[7]
writeData[7] => registre:reg4.inputs[7]
writeData[7] => registre:reg5.inputs[7]
writeData[7] => registre:reg6.inputs[7]
writeData[7] => registre:reg7.inputs[7]
writeData[8] => registre:reg0.inputs[8]
writeData[8] => registre:reg1.inputs[8]
writeData[8] => registre:reg2.inputs[8]
writeData[8] => registre:reg3.inputs[8]
writeData[8] => registre:reg4.inputs[8]
writeData[8] => registre:reg5.inputs[8]
writeData[8] => registre:reg6.inputs[8]
writeData[8] => registre:reg7.inputs[8]
writeData[9] => registre:reg0.inputs[9]
writeData[9] => registre:reg1.inputs[9]
writeData[9] => registre:reg2.inputs[9]
writeData[9] => registre:reg3.inputs[9]
writeData[9] => registre:reg4.inputs[9]
writeData[9] => registre:reg5.inputs[9]
writeData[9] => registre:reg6.inputs[9]
writeData[9] => registre:reg7.inputs[9]
writeData[10] => registre:reg0.inputs[10]
writeData[10] => registre:reg1.inputs[10]
writeData[10] => registre:reg2.inputs[10]
writeData[10] => registre:reg3.inputs[10]
writeData[10] => registre:reg4.inputs[10]
writeData[10] => registre:reg5.inputs[10]
writeData[10] => registre:reg6.inputs[10]
writeData[10] => registre:reg7.inputs[10]
writeData[11] => registre:reg0.inputs[11]
writeData[11] => registre:reg1.inputs[11]
writeData[11] => registre:reg2.inputs[11]
writeData[11] => registre:reg3.inputs[11]
writeData[11] => registre:reg4.inputs[11]
writeData[11] => registre:reg5.inputs[11]
writeData[11] => registre:reg6.inputs[11]
writeData[11] => registre:reg7.inputs[11]
writeData[12] => registre:reg0.inputs[12]
writeData[12] => registre:reg1.inputs[12]
writeData[12] => registre:reg2.inputs[12]
writeData[12] => registre:reg3.inputs[12]
writeData[12] => registre:reg4.inputs[12]
writeData[12] => registre:reg5.inputs[12]
writeData[12] => registre:reg6.inputs[12]
writeData[12] => registre:reg7.inputs[12]
writeData[13] => registre:reg0.inputs[13]
writeData[13] => registre:reg1.inputs[13]
writeData[13] => registre:reg2.inputs[13]
writeData[13] => registre:reg3.inputs[13]
writeData[13] => registre:reg4.inputs[13]
writeData[13] => registre:reg5.inputs[13]
writeData[13] => registre:reg6.inputs[13]
writeData[13] => registre:reg7.inputs[13]
writeData[14] => registre:reg0.inputs[14]
writeData[14] => registre:reg1.inputs[14]
writeData[14] => registre:reg2.inputs[14]
writeData[14] => registre:reg3.inputs[14]
writeData[14] => registre:reg4.inputs[14]
writeData[14] => registre:reg5.inputs[14]
writeData[14] => registre:reg6.inputs[14]
writeData[14] => registre:reg7.inputs[14]
writeData[15] => registre:reg0.inputs[15]
writeData[15] => registre:reg1.inputs[15]
writeData[15] => registre:reg2.inputs[15]
writeData[15] => registre:reg3.inputs[15]
writeData[15] => registre:reg4.inputs[15]
writeData[15] => registre:reg5.inputs[15]
writeData[15] => registre:reg6.inputs[15]
writeData[15] => registre:reg7.inputs[15]
writeData[16] => registre:reg0.inputs[16]
writeData[16] => registre:reg1.inputs[16]
writeData[16] => registre:reg2.inputs[16]
writeData[16] => registre:reg3.inputs[16]
writeData[16] => registre:reg4.inputs[16]
writeData[16] => registre:reg5.inputs[16]
writeData[16] => registre:reg6.inputs[16]
writeData[16] => registre:reg7.inputs[16]
writeData[17] => registre:reg0.inputs[17]
writeData[17] => registre:reg1.inputs[17]
writeData[17] => registre:reg2.inputs[17]
writeData[17] => registre:reg3.inputs[17]
writeData[17] => registre:reg4.inputs[17]
writeData[17] => registre:reg5.inputs[17]
writeData[17] => registre:reg6.inputs[17]
writeData[17] => registre:reg7.inputs[17]
writeData[18] => registre:reg0.inputs[18]
writeData[18] => registre:reg1.inputs[18]
writeData[18] => registre:reg2.inputs[18]
writeData[18] => registre:reg3.inputs[18]
writeData[18] => registre:reg4.inputs[18]
writeData[18] => registre:reg5.inputs[18]
writeData[18] => registre:reg6.inputs[18]
writeData[18] => registre:reg7.inputs[18]
writeData[19] => registre:reg0.inputs[19]
writeData[19] => registre:reg1.inputs[19]
writeData[19] => registre:reg2.inputs[19]
writeData[19] => registre:reg3.inputs[19]
writeData[19] => registre:reg4.inputs[19]
writeData[19] => registre:reg5.inputs[19]
writeData[19] => registre:reg6.inputs[19]
writeData[19] => registre:reg7.inputs[19]
writeData[20] => registre:reg0.inputs[20]
writeData[20] => registre:reg1.inputs[20]
writeData[20] => registre:reg2.inputs[20]
writeData[20] => registre:reg3.inputs[20]
writeData[20] => registre:reg4.inputs[20]
writeData[20] => registre:reg5.inputs[20]
writeData[20] => registre:reg6.inputs[20]
writeData[20] => registre:reg7.inputs[20]
writeData[21] => registre:reg0.inputs[21]
writeData[21] => registre:reg1.inputs[21]
writeData[21] => registre:reg2.inputs[21]
writeData[21] => registre:reg3.inputs[21]
writeData[21] => registre:reg4.inputs[21]
writeData[21] => registre:reg5.inputs[21]
writeData[21] => registre:reg6.inputs[21]
writeData[21] => registre:reg7.inputs[21]
writeData[22] => registre:reg0.inputs[22]
writeData[22] => registre:reg1.inputs[22]
writeData[22] => registre:reg2.inputs[22]
writeData[22] => registre:reg3.inputs[22]
writeData[22] => registre:reg4.inputs[22]
writeData[22] => registre:reg5.inputs[22]
writeData[22] => registre:reg6.inputs[22]
writeData[22] => registre:reg7.inputs[22]
writeData[23] => registre:reg0.inputs[23]
writeData[23] => registre:reg1.inputs[23]
writeData[23] => registre:reg2.inputs[23]
writeData[23] => registre:reg3.inputs[23]
writeData[23] => registre:reg4.inputs[23]
writeData[23] => registre:reg5.inputs[23]
writeData[23] => registre:reg6.inputs[23]
writeData[23] => registre:reg7.inputs[23]
writeData[24] => registre:reg0.inputs[24]
writeData[24] => registre:reg1.inputs[24]
writeData[24] => registre:reg2.inputs[24]
writeData[24] => registre:reg3.inputs[24]
writeData[24] => registre:reg4.inputs[24]
writeData[24] => registre:reg5.inputs[24]
writeData[24] => registre:reg6.inputs[24]
writeData[24] => registre:reg7.inputs[24]
writeData[25] => registre:reg0.inputs[25]
writeData[25] => registre:reg1.inputs[25]
writeData[25] => registre:reg2.inputs[25]
writeData[25] => registre:reg3.inputs[25]
writeData[25] => registre:reg4.inputs[25]
writeData[25] => registre:reg5.inputs[25]
writeData[25] => registre:reg6.inputs[25]
writeData[25] => registre:reg7.inputs[25]
writeData[26] => registre:reg0.inputs[26]
writeData[26] => registre:reg1.inputs[26]
writeData[26] => registre:reg2.inputs[26]
writeData[26] => registre:reg3.inputs[26]
writeData[26] => registre:reg4.inputs[26]
writeData[26] => registre:reg5.inputs[26]
writeData[26] => registre:reg6.inputs[26]
writeData[26] => registre:reg7.inputs[26]
writeData[27] => registre:reg0.inputs[27]
writeData[27] => registre:reg1.inputs[27]
writeData[27] => registre:reg2.inputs[27]
writeData[27] => registre:reg3.inputs[27]
writeData[27] => registre:reg4.inputs[27]
writeData[27] => registre:reg5.inputs[27]
writeData[27] => registre:reg6.inputs[27]
writeData[27] => registre:reg7.inputs[27]
writeData[28] => registre:reg0.inputs[28]
writeData[28] => registre:reg1.inputs[28]
writeData[28] => registre:reg2.inputs[28]
writeData[28] => registre:reg3.inputs[28]
writeData[28] => registre:reg4.inputs[28]
writeData[28] => registre:reg5.inputs[28]
writeData[28] => registre:reg6.inputs[28]
writeData[28] => registre:reg7.inputs[28]
writeData[29] => registre:reg0.inputs[29]
writeData[29] => registre:reg1.inputs[29]
writeData[29] => registre:reg2.inputs[29]
writeData[29] => registre:reg3.inputs[29]
writeData[29] => registre:reg4.inputs[29]
writeData[29] => registre:reg5.inputs[29]
writeData[29] => registre:reg6.inputs[29]
writeData[29] => registre:reg7.inputs[29]
writeData[30] => registre:reg0.inputs[30]
writeData[30] => registre:reg1.inputs[30]
writeData[30] => registre:reg2.inputs[30]
writeData[30] => registre:reg3.inputs[30]
writeData[30] => registre:reg4.inputs[30]
writeData[30] => registre:reg5.inputs[30]
writeData[30] => registre:reg6.inputs[30]
writeData[30] => registre:reg7.inputs[30]
writeData[31] => registre:reg0.inputs[31]
writeData[31] => registre:reg1.inputs[31]
writeData[31] => registre:reg2.inputs[31]
writeData[31] => registre:reg3.inputs[31]
writeData[31] => registre:reg4.inputs[31]
writeData[31] => registre:reg5.inputs[31]
writeData[31] => registre:reg6.inputs[31]
writeData[31] => registre:reg7.inputs[31]
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
regWrite => comb.IN1
readData1[0] <= mux8:mux1.output[0]
readData1[1] <= mux8:mux1.output[1]
readData1[2] <= mux8:mux1.output[2]
readData1[3] <= mux8:mux1.output[3]
readData1[4] <= mux8:mux1.output[4]
readData1[5] <= mux8:mux1.output[5]
readData1[6] <= mux8:mux1.output[6]
readData1[7] <= mux8:mux1.output[7]
readData1[8] <= mux8:mux1.output[8]
readData1[9] <= mux8:mux1.output[9]
readData1[10] <= mux8:mux1.output[10]
readData1[11] <= mux8:mux1.output[11]
readData1[12] <= mux8:mux1.output[12]
readData1[13] <= mux8:mux1.output[13]
readData1[14] <= mux8:mux1.output[14]
readData1[15] <= mux8:mux1.output[15]
readData1[16] <= mux8:mux1.output[16]
readData1[17] <= mux8:mux1.output[17]
readData1[18] <= mux8:mux1.output[18]
readData1[19] <= mux8:mux1.output[19]
readData1[20] <= mux8:mux1.output[20]
readData1[21] <= mux8:mux1.output[21]
readData1[22] <= mux8:mux1.output[22]
readData1[23] <= mux8:mux1.output[23]
readData1[24] <= mux8:mux1.output[24]
readData1[25] <= mux8:mux1.output[25]
readData1[26] <= mux8:mux1.output[26]
readData1[27] <= mux8:mux1.output[27]
readData1[28] <= mux8:mux1.output[28]
readData1[29] <= mux8:mux1.output[29]
readData1[30] <= mux8:mux1.output[30]
readData1[31] <= mux8:mux1.output[31]
readData2[0] <= mux8:mux2.output[0]
readData2[1] <= mux8:mux2.output[1]
readData2[2] <= mux8:mux2.output[2]
readData2[3] <= mux8:mux2.output[3]
readData2[4] <= mux8:mux2.output[4]
readData2[5] <= mux8:mux2.output[5]
readData2[6] <= mux8:mux2.output[6]
readData2[7] <= mux8:mux2.output[7]
readData2[8] <= mux8:mux2.output[8]
readData2[9] <= mux8:mux2.output[9]
readData2[10] <= mux8:mux2.output[10]
readData2[11] <= mux8:mux2.output[11]
readData2[12] <= mux8:mux2.output[12]
readData2[13] <= mux8:mux2.output[13]
readData2[14] <= mux8:mux2.output[14]
readData2[15] <= mux8:mux2.output[15]
readData2[16] <= mux8:mux2.output[16]
readData2[17] <= mux8:mux2.output[17]
readData2[18] <= mux8:mux2.output[18]
readData2[19] <= mux8:mux2.output[19]
readData2[20] <= mux8:mux2.output[20]
readData2[21] <= mux8:mux2.output[21]
readData2[22] <= mux8:mux2.output[22]
readData2[23] <= mux8:mux2.output[23]
readData2[24] <= mux8:mux2.output[24]
readData2[25] <= mux8:mux2.output[25]
readData2[26] <= mux8:mux2.output[26]
readData2[27] <= mux8:mux2.output[27]
readData2[28] <= mux8:mux2.output[28]
readData2[29] <= mux8:mux2.output[29]
readData2[30] <= mux8:mux2.output[30]
readData2[31] <= mux8:mux2.output[31]
clk => registre:reg0.clk
clk => registre:reg1.clk
clk => registre:reg2.clk
clk => registre:reg3.clk
clk => registre:reg4.clk
clk => registre:reg5.clk
clk => registre:reg6.clk
clk => registre:reg7.clk
reset => registre:reg0.reset
reset => registre:reg1.reset
reset => registre:reg2.reset
reset => registre:reg3.reset
reset => registre:reg4.reset
reset => registre:reg5.reset
reset => registre:reg6.reset
reset => registre:reg7.reset


|Lab2|registers:inst32|decoder:dec
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
s[0] => z.IN1
s[0] => z.IN1
s[0] => z.IN1
s[0] => z.IN1
s[0] => z.IN1
s[0] => z.IN1
s[0] => z.IN1
s[0] => z.IN1
s[1] => z.IN0
s[1] => z.IN0
s[1] => z.IN0
s[1] => z.IN0
s[2] => z.IN1
s[2] => z.IN1
s[2] => z.IN1
s[2] => z.IN1


|Lab2|registers:inst32|registre:reg0
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg0|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg1|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg2|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg3|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg4|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg5|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg6|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7
inputs[0] => enARdFF_2:GEN:0:FF.i_d
inputs[1] => enARdFF_2:GEN:1:FF.i_d
inputs[2] => enARdFF_2:GEN:2:FF.i_d
inputs[3] => enARdFF_2:GEN:3:FF.i_d
inputs[4] => enARdFF_2:GEN:4:FF.i_d
inputs[5] => enARdFF_2:GEN:5:FF.i_d
inputs[6] => enARdFF_2:GEN:6:FF.i_d
inputs[7] => enARdFF_2:GEN:7:FF.i_d
inputs[8] => enARdFF_2:GEN:8:FF.i_d
inputs[9] => enARdFF_2:GEN:9:FF.i_d
inputs[10] => enARdFF_2:GEN:10:FF.i_d
inputs[11] => enARdFF_2:GEN:11:FF.i_d
inputs[12] => enARdFF_2:GEN:12:FF.i_d
inputs[13] => enARdFF_2:GEN:13:FF.i_d
inputs[14] => enARdFF_2:GEN:14:FF.i_d
inputs[15] => enARdFF_2:GEN:15:FF.i_d
inputs[16] => enARdFF_2:GEN:16:FF.i_d
inputs[17] => enARdFF_2:GEN:17:FF.i_d
inputs[18] => enARdFF_2:GEN:18:FF.i_d
inputs[19] => enARdFF_2:GEN:19:FF.i_d
inputs[20] => enARdFF_2:GEN:20:FF.i_d
inputs[21] => enARdFF_2:GEN:21:FF.i_d
inputs[22] => enARdFF_2:GEN:22:FF.i_d
inputs[23] => enARdFF_2:GEN:23:FF.i_d
inputs[24] => enARdFF_2:GEN:24:FF.i_d
inputs[25] => enARdFF_2:GEN:25:FF.i_d
inputs[26] => enARdFF_2:GEN:26:FF.i_d
inputs[27] => enARdFF_2:GEN:27:FF.i_d
inputs[28] => enARdFF_2:GEN:28:FF.i_d
inputs[29] => enARdFF_2:GEN:29:FF.i_d
inputs[30] => enARdFF_2:GEN:30:FF.i_d
inputs[31] => enARdFF_2:GEN:31:FF.i_d
clk => enARdFF_2:GEN:0:FF.i_clock
clk => enARdFF_2:GEN:1:FF.i_clock
clk => enARdFF_2:GEN:2:FF.i_clock
clk => enARdFF_2:GEN:3:FF.i_clock
clk => enARdFF_2:GEN:4:FF.i_clock
clk => enARdFF_2:GEN:5:FF.i_clock
clk => enARdFF_2:GEN:6:FF.i_clock
clk => enARdFF_2:GEN:7:FF.i_clock
clk => enARdFF_2:GEN:8:FF.i_clock
clk => enARdFF_2:GEN:9:FF.i_clock
clk => enARdFF_2:GEN:10:FF.i_clock
clk => enARdFF_2:GEN:11:FF.i_clock
clk => enARdFF_2:GEN:12:FF.i_clock
clk => enARdFF_2:GEN:13:FF.i_clock
clk => enARdFF_2:GEN:14:FF.i_clock
clk => enARdFF_2:GEN:15:FF.i_clock
clk => enARdFF_2:GEN:16:FF.i_clock
clk => enARdFF_2:GEN:17:FF.i_clock
clk => enARdFF_2:GEN:18:FF.i_clock
clk => enARdFF_2:GEN:19:FF.i_clock
clk => enARdFF_2:GEN:20:FF.i_clock
clk => enARdFF_2:GEN:21:FF.i_clock
clk => enARdFF_2:GEN:22:FF.i_clock
clk => enARdFF_2:GEN:23:FF.i_clock
clk => enARdFF_2:GEN:24:FF.i_clock
clk => enARdFF_2:GEN:25:FF.i_clock
clk => enARdFF_2:GEN:26:FF.i_clock
clk => enARdFF_2:GEN:27:FF.i_clock
clk => enARdFF_2:GEN:28:FF.i_clock
clk => enARdFF_2:GEN:29:FF.i_clock
clk => enARdFF_2:GEN:30:FF.i_clock
clk => enARdFF_2:GEN:31:FF.i_clock
reset => enARdFF_2:GEN:0:FF.i_resetBar
reset => enARdFF_2:GEN:1:FF.i_resetBar
reset => enARdFF_2:GEN:2:FF.i_resetBar
reset => enARdFF_2:GEN:3:FF.i_resetBar
reset => enARdFF_2:GEN:4:FF.i_resetBar
reset => enARdFF_2:GEN:5:FF.i_resetBar
reset => enARdFF_2:GEN:6:FF.i_resetBar
reset => enARdFF_2:GEN:7:FF.i_resetBar
reset => enARdFF_2:GEN:8:FF.i_resetBar
reset => enARdFF_2:GEN:9:FF.i_resetBar
reset => enARdFF_2:GEN:10:FF.i_resetBar
reset => enARdFF_2:GEN:11:FF.i_resetBar
reset => enARdFF_2:GEN:12:FF.i_resetBar
reset => enARdFF_2:GEN:13:FF.i_resetBar
reset => enARdFF_2:GEN:14:FF.i_resetBar
reset => enARdFF_2:GEN:15:FF.i_resetBar
reset => enARdFF_2:GEN:16:FF.i_resetBar
reset => enARdFF_2:GEN:17:FF.i_resetBar
reset => enARdFF_2:GEN:18:FF.i_resetBar
reset => enARdFF_2:GEN:19:FF.i_resetBar
reset => enARdFF_2:GEN:20:FF.i_resetBar
reset => enARdFF_2:GEN:21:FF.i_resetBar
reset => enARdFF_2:GEN:22:FF.i_resetBar
reset => enARdFF_2:GEN:23:FF.i_resetBar
reset => enARdFF_2:GEN:24:FF.i_resetBar
reset => enARdFF_2:GEN:25:FF.i_resetBar
reset => enARdFF_2:GEN:26:FF.i_resetBar
reset => enARdFF_2:GEN:27:FF.i_resetBar
reset => enARdFF_2:GEN:28:FF.i_resetBar
reset => enARdFF_2:GEN:29:FF.i_resetBar
reset => enARdFF_2:GEN:30:FF.i_resetBar
reset => enARdFF_2:GEN:31:FF.i_resetBar
enable => enARdFF_2:GEN:0:FF.i_enable
enable => enARdFF_2:GEN:1:FF.i_enable
enable => enARdFF_2:GEN:2:FF.i_enable
enable => enARdFF_2:GEN:3:FF.i_enable
enable => enARdFF_2:GEN:4:FF.i_enable
enable => enARdFF_2:GEN:5:FF.i_enable
enable => enARdFF_2:GEN:6:FF.i_enable
enable => enARdFF_2:GEN:7:FF.i_enable
enable => enARdFF_2:GEN:8:FF.i_enable
enable => enARdFF_2:GEN:9:FF.i_enable
enable => enARdFF_2:GEN:10:FF.i_enable
enable => enARdFF_2:GEN:11:FF.i_enable
enable => enARdFF_2:GEN:12:FF.i_enable
enable => enARdFF_2:GEN:13:FF.i_enable
enable => enARdFF_2:GEN:14:FF.i_enable
enable => enARdFF_2:GEN:15:FF.i_enable
enable => enARdFF_2:GEN:16:FF.i_enable
enable => enARdFF_2:GEN:17:FF.i_enable
enable => enARdFF_2:GEN:18:FF.i_enable
enable => enARdFF_2:GEN:19:FF.i_enable
enable => enARdFF_2:GEN:20:FF.i_enable
enable => enARdFF_2:GEN:21:FF.i_enable
enable => enARdFF_2:GEN:22:FF.i_enable
enable => enARdFF_2:GEN:23:FF.i_enable
enable => enARdFF_2:GEN:24:FF.i_enable
enable => enARdFF_2:GEN:25:FF.i_enable
enable => enARdFF_2:GEN:26:FF.i_enable
enable => enARdFF_2:GEN:27:FF.i_enable
enable => enARdFF_2:GEN:28:FF.i_enable
enable => enARdFF_2:GEN:29:FF.i_enable
enable => enARdFF_2:GEN:30:FF.i_enable
enable => enARdFF_2:GEN:31:FF.i_enable
outputs[0] <= enARdFF_2:GEN:0:FF.o_q
outputs[1] <= enARdFF_2:GEN:1:FF.o_q
outputs[2] <= enARdFF_2:GEN:2:FF.o_q
outputs[3] <= enARdFF_2:GEN:3:FF.o_q
outputs[4] <= enARdFF_2:GEN:4:FF.o_q
outputs[5] <= enARdFF_2:GEN:5:FF.o_q
outputs[6] <= enARdFF_2:GEN:6:FF.o_q
outputs[7] <= enARdFF_2:GEN:7:FF.o_q
outputs[8] <= enARdFF_2:GEN:8:FF.o_q
outputs[9] <= enARdFF_2:GEN:9:FF.o_q
outputs[10] <= enARdFF_2:GEN:10:FF.o_q
outputs[11] <= enARdFF_2:GEN:11:FF.o_q
outputs[12] <= enARdFF_2:GEN:12:FF.o_q
outputs[13] <= enARdFF_2:GEN:13:FF.o_q
outputs[14] <= enARdFF_2:GEN:14:FF.o_q
outputs[15] <= enARdFF_2:GEN:15:FF.o_q
outputs[16] <= enARdFF_2:GEN:16:FF.o_q
outputs[17] <= enARdFF_2:GEN:17:FF.o_q
outputs[18] <= enARdFF_2:GEN:18:FF.o_q
outputs[19] <= enARdFF_2:GEN:19:FF.o_q
outputs[20] <= enARdFF_2:GEN:20:FF.o_q
outputs[21] <= enARdFF_2:GEN:21:FF.o_q
outputs[22] <= enARdFF_2:GEN:22:FF.o_q
outputs[23] <= enARdFF_2:GEN:23:FF.o_q
outputs[24] <= enARdFF_2:GEN:24:FF.o_q
outputs[25] <= enARdFF_2:GEN:25:FF.o_q
outputs[26] <= enARdFF_2:GEN:26:FF.o_q
outputs[27] <= enARdFF_2:GEN:27:FF.o_q
outputs[28] <= enARdFF_2:GEN:28:FF.o_q
outputs[29] <= enARdFF_2:GEN:29:FF.o_q
outputs[30] <= enARdFF_2:GEN:30:FF.o_q
outputs[31] <= enARdFF_2:GEN:31:FF.o_q
outputs_bar[0] <= enARdFF_2:GEN:0:FF.o_qBar
outputs_bar[1] <= enARdFF_2:GEN:1:FF.o_qBar
outputs_bar[2] <= enARdFF_2:GEN:2:FF.o_qBar
outputs_bar[3] <= enARdFF_2:GEN:3:FF.o_qBar
outputs_bar[4] <= enARdFF_2:GEN:4:FF.o_qBar
outputs_bar[5] <= enARdFF_2:GEN:5:FF.o_qBar
outputs_bar[6] <= enARdFF_2:GEN:6:FF.o_qBar
outputs_bar[7] <= enARdFF_2:GEN:7:FF.o_qBar
outputs_bar[8] <= enARdFF_2:GEN:8:FF.o_qBar
outputs_bar[9] <= enARdFF_2:GEN:9:FF.o_qBar
outputs_bar[10] <= enARdFF_2:GEN:10:FF.o_qBar
outputs_bar[11] <= enARdFF_2:GEN:11:FF.o_qBar
outputs_bar[12] <= enARdFF_2:GEN:12:FF.o_qBar
outputs_bar[13] <= enARdFF_2:GEN:13:FF.o_qBar
outputs_bar[14] <= enARdFF_2:GEN:14:FF.o_qBar
outputs_bar[15] <= enARdFF_2:GEN:15:FF.o_qBar
outputs_bar[16] <= enARdFF_2:GEN:16:FF.o_qBar
outputs_bar[17] <= enARdFF_2:GEN:17:FF.o_qBar
outputs_bar[18] <= enARdFF_2:GEN:18:FF.o_qBar
outputs_bar[19] <= enARdFF_2:GEN:19:FF.o_qBar
outputs_bar[20] <= enARdFF_2:GEN:20:FF.o_qBar
outputs_bar[21] <= enARdFF_2:GEN:21:FF.o_qBar
outputs_bar[22] <= enARdFF_2:GEN:22:FF.o_qBar
outputs_bar[23] <= enARdFF_2:GEN:23:FF.o_qBar
outputs_bar[24] <= enARdFF_2:GEN:24:FF.o_qBar
outputs_bar[25] <= enARdFF_2:GEN:25:FF.o_qBar
outputs_bar[26] <= enARdFF_2:GEN:26:FF.o_qBar
outputs_bar[27] <= enARdFF_2:GEN:27:FF.o_qBar
outputs_bar[28] <= enARdFF_2:GEN:28:FF.o_qBar
outputs_bar[29] <= enARdFF_2:GEN:29:FF.o_qBar
outputs_bar[30] <= enARdFF_2:GEN:30:FF.o_qBar
outputs_bar[31] <= enARdFF_2:GEN:31:FF.o_qBar


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:0:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:1:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:2:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:3:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:4:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:5:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:6:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:7:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:8:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:9:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:10:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:11:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:12:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:13:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:14:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:15:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:16:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:17:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:18:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:19:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:20:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:21:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:22:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:23:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:24:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:25:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:26:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:27:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:28:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:29:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:30:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|registre:reg7|enARdFF_2:\GEN:31:FF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|mux8:mux1
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAB
b[1] => output.DATAB
b[2] => output.DATAB
b[3] => output.DATAB
b[4] => output.DATAB
b[5] => output.DATAB
b[6] => output.DATAB
b[7] => output.DATAB
b[8] => output.DATAB
b[9] => output.DATAB
b[10] => output.DATAB
b[11] => output.DATAB
b[12] => output.DATAB
b[13] => output.DATAB
b[14] => output.DATAB
b[15] => output.DATAB
b[16] => output.DATAB
b[17] => output.DATAB
b[18] => output.DATAB
b[19] => output.DATAB
b[20] => output.DATAB
b[21] => output.DATAB
b[22] => output.DATAB
b[23] => output.DATAB
b[24] => output.DATAB
b[25] => output.DATAB
b[26] => output.DATAB
b[27] => output.DATAB
b[28] => output.DATAB
b[29] => output.DATAB
b[30] => output.DATAB
b[31] => output.DATAB
c[0] => output.DATAB
c[1] => output.DATAB
c[2] => output.DATAB
c[3] => output.DATAB
c[4] => output.DATAB
c[5] => output.DATAB
c[6] => output.DATAB
c[7] => output.DATAB
c[8] => output.DATAB
c[9] => output.DATAB
c[10] => output.DATAB
c[11] => output.DATAB
c[12] => output.DATAB
c[13] => output.DATAB
c[14] => output.DATAB
c[15] => output.DATAB
c[16] => output.DATAB
c[17] => output.DATAB
c[18] => output.DATAB
c[19] => output.DATAB
c[20] => output.DATAB
c[21] => output.DATAB
c[22] => output.DATAB
c[23] => output.DATAB
c[24] => output.DATAB
c[25] => output.DATAB
c[26] => output.DATAB
c[27] => output.DATAB
c[28] => output.DATAB
c[29] => output.DATAB
c[30] => output.DATAB
c[31] => output.DATAB
d[0] => output.DATAB
d[1] => output.DATAB
d[2] => output.DATAB
d[3] => output.DATAB
d[4] => output.DATAB
d[5] => output.DATAB
d[6] => output.DATAB
d[7] => output.DATAB
d[8] => output.DATAB
d[9] => output.DATAB
d[10] => output.DATAB
d[11] => output.DATAB
d[12] => output.DATAB
d[13] => output.DATAB
d[14] => output.DATAB
d[15] => output.DATAB
d[16] => output.DATAB
d[17] => output.DATAB
d[18] => output.DATAB
d[19] => output.DATAB
d[20] => output.DATAB
d[21] => output.DATAB
d[22] => output.DATAB
d[23] => output.DATAB
d[24] => output.DATAB
d[25] => output.DATAB
d[26] => output.DATAB
d[27] => output.DATAB
d[28] => output.DATAB
d[29] => output.DATAB
d[30] => output.DATAB
d[31] => output.DATAB
e[0] => output.DATAB
e[1] => output.DATAB
e[2] => output.DATAB
e[3] => output.DATAB
e[4] => output.DATAB
e[5] => output.DATAB
e[6] => output.DATAB
e[7] => output.DATAB
e[8] => output.DATAB
e[9] => output.DATAB
e[10] => output.DATAB
e[11] => output.DATAB
e[12] => output.DATAB
e[13] => output.DATAB
e[14] => output.DATAB
e[15] => output.DATAB
e[16] => output.DATAB
e[17] => output.DATAB
e[18] => output.DATAB
e[19] => output.DATAB
e[20] => output.DATAB
e[21] => output.DATAB
e[22] => output.DATAB
e[23] => output.DATAB
e[24] => output.DATAB
e[25] => output.DATAB
e[26] => output.DATAB
e[27] => output.DATAB
e[28] => output.DATAB
e[29] => output.DATAB
e[30] => output.DATAB
e[31] => output.DATAB
f[0] => output.DATAB
f[1] => output.DATAB
f[2] => output.DATAB
f[3] => output.DATAB
f[4] => output.DATAB
f[5] => output.DATAB
f[6] => output.DATAB
f[7] => output.DATAB
f[8] => output.DATAB
f[9] => output.DATAB
f[10] => output.DATAB
f[11] => output.DATAB
f[12] => output.DATAB
f[13] => output.DATAB
f[14] => output.DATAB
f[15] => output.DATAB
f[16] => output.DATAB
f[17] => output.DATAB
f[18] => output.DATAB
f[19] => output.DATAB
f[20] => output.DATAB
f[21] => output.DATAB
f[22] => output.DATAB
f[23] => output.DATAB
f[24] => output.DATAB
f[25] => output.DATAB
f[26] => output.DATAB
f[27] => output.DATAB
f[28] => output.DATAB
f[29] => output.DATAB
f[30] => output.DATAB
f[31] => output.DATAB
g[0] => output.DATAB
g[1] => output.DATAB
g[2] => output.DATAB
g[3] => output.DATAB
g[4] => output.DATAB
g[5] => output.DATAB
g[6] => output.DATAB
g[7] => output.DATAB
g[8] => output.DATAB
g[9] => output.DATAB
g[10] => output.DATAB
g[11] => output.DATAB
g[12] => output.DATAB
g[13] => output.DATAB
g[14] => output.DATAB
g[15] => output.DATAB
g[16] => output.DATAB
g[17] => output.DATAB
g[18] => output.DATAB
g[19] => output.DATAB
g[20] => output.DATAB
g[21] => output.DATAB
g[22] => output.DATAB
g[23] => output.DATAB
g[24] => output.DATAB
g[25] => output.DATAB
g[26] => output.DATAB
g[27] => output.DATAB
g[28] => output.DATAB
g[29] => output.DATAB
g[30] => output.DATAB
g[31] => output.DATAB
h[0] => output.DATAA
h[1] => output.DATAA
h[2] => output.DATAA
h[3] => output.DATAA
h[4] => output.DATAA
h[5] => output.DATAA
h[6] => output.DATAA
h[7] => output.DATAA
h[8] => output.DATAA
h[9] => output.DATAA
h[10] => output.DATAA
h[11] => output.DATAA
h[12] => output.DATAA
h[13] => output.DATAA
h[14] => output.DATAA
h[15] => output.DATAA
h[16] => output.DATAA
h[17] => output.DATAA
h[18] => output.DATAA
h[19] => output.DATAA
h[20] => output.DATAA
h[21] => output.DATAA
h[22] => output.DATAA
h[23] => output.DATAA
h[24] => output.DATAA
h[25] => output.DATAA
h[26] => output.DATAA
h[27] => output.DATAA
h[28] => output.DATAA
h[29] => output.DATAA
h[30] => output.DATAA
h[31] => output.DATAA
selecteur[0] => Equal0.IN0
selecteur[0] => Equal1.IN2
selecteur[0] => Equal2.IN1
selecteur[0] => Equal3.IN2
selecteur[0] => Equal4.IN1
selecteur[0] => Equal5.IN2
selecteur[0] => Equal6.IN2
selecteur[1] => Equal0.IN2
selecteur[1] => Equal1.IN0
selecteur[1] => Equal2.IN0
selecteur[1] => Equal3.IN1
selecteur[1] => Equal4.IN2
selecteur[1] => Equal5.IN1
selecteur[1] => Equal6.IN1
selecteur[2] => Equal0.IN1
selecteur[2] => Equal1.IN1
selecteur[2] => Equal2.IN2
selecteur[2] => Equal3.IN0
selecteur[2] => Equal4.IN0
selecteur[2] => Equal5.IN0
selecteur[2] => Equal6.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|registers:inst32|mux8:mux2
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAB
b[1] => output.DATAB
b[2] => output.DATAB
b[3] => output.DATAB
b[4] => output.DATAB
b[5] => output.DATAB
b[6] => output.DATAB
b[7] => output.DATAB
b[8] => output.DATAB
b[9] => output.DATAB
b[10] => output.DATAB
b[11] => output.DATAB
b[12] => output.DATAB
b[13] => output.DATAB
b[14] => output.DATAB
b[15] => output.DATAB
b[16] => output.DATAB
b[17] => output.DATAB
b[18] => output.DATAB
b[19] => output.DATAB
b[20] => output.DATAB
b[21] => output.DATAB
b[22] => output.DATAB
b[23] => output.DATAB
b[24] => output.DATAB
b[25] => output.DATAB
b[26] => output.DATAB
b[27] => output.DATAB
b[28] => output.DATAB
b[29] => output.DATAB
b[30] => output.DATAB
b[31] => output.DATAB
c[0] => output.DATAB
c[1] => output.DATAB
c[2] => output.DATAB
c[3] => output.DATAB
c[4] => output.DATAB
c[5] => output.DATAB
c[6] => output.DATAB
c[7] => output.DATAB
c[8] => output.DATAB
c[9] => output.DATAB
c[10] => output.DATAB
c[11] => output.DATAB
c[12] => output.DATAB
c[13] => output.DATAB
c[14] => output.DATAB
c[15] => output.DATAB
c[16] => output.DATAB
c[17] => output.DATAB
c[18] => output.DATAB
c[19] => output.DATAB
c[20] => output.DATAB
c[21] => output.DATAB
c[22] => output.DATAB
c[23] => output.DATAB
c[24] => output.DATAB
c[25] => output.DATAB
c[26] => output.DATAB
c[27] => output.DATAB
c[28] => output.DATAB
c[29] => output.DATAB
c[30] => output.DATAB
c[31] => output.DATAB
d[0] => output.DATAB
d[1] => output.DATAB
d[2] => output.DATAB
d[3] => output.DATAB
d[4] => output.DATAB
d[5] => output.DATAB
d[6] => output.DATAB
d[7] => output.DATAB
d[8] => output.DATAB
d[9] => output.DATAB
d[10] => output.DATAB
d[11] => output.DATAB
d[12] => output.DATAB
d[13] => output.DATAB
d[14] => output.DATAB
d[15] => output.DATAB
d[16] => output.DATAB
d[17] => output.DATAB
d[18] => output.DATAB
d[19] => output.DATAB
d[20] => output.DATAB
d[21] => output.DATAB
d[22] => output.DATAB
d[23] => output.DATAB
d[24] => output.DATAB
d[25] => output.DATAB
d[26] => output.DATAB
d[27] => output.DATAB
d[28] => output.DATAB
d[29] => output.DATAB
d[30] => output.DATAB
d[31] => output.DATAB
e[0] => output.DATAB
e[1] => output.DATAB
e[2] => output.DATAB
e[3] => output.DATAB
e[4] => output.DATAB
e[5] => output.DATAB
e[6] => output.DATAB
e[7] => output.DATAB
e[8] => output.DATAB
e[9] => output.DATAB
e[10] => output.DATAB
e[11] => output.DATAB
e[12] => output.DATAB
e[13] => output.DATAB
e[14] => output.DATAB
e[15] => output.DATAB
e[16] => output.DATAB
e[17] => output.DATAB
e[18] => output.DATAB
e[19] => output.DATAB
e[20] => output.DATAB
e[21] => output.DATAB
e[22] => output.DATAB
e[23] => output.DATAB
e[24] => output.DATAB
e[25] => output.DATAB
e[26] => output.DATAB
e[27] => output.DATAB
e[28] => output.DATAB
e[29] => output.DATAB
e[30] => output.DATAB
e[31] => output.DATAB
f[0] => output.DATAB
f[1] => output.DATAB
f[2] => output.DATAB
f[3] => output.DATAB
f[4] => output.DATAB
f[5] => output.DATAB
f[6] => output.DATAB
f[7] => output.DATAB
f[8] => output.DATAB
f[9] => output.DATAB
f[10] => output.DATAB
f[11] => output.DATAB
f[12] => output.DATAB
f[13] => output.DATAB
f[14] => output.DATAB
f[15] => output.DATAB
f[16] => output.DATAB
f[17] => output.DATAB
f[18] => output.DATAB
f[19] => output.DATAB
f[20] => output.DATAB
f[21] => output.DATAB
f[22] => output.DATAB
f[23] => output.DATAB
f[24] => output.DATAB
f[25] => output.DATAB
f[26] => output.DATAB
f[27] => output.DATAB
f[28] => output.DATAB
f[29] => output.DATAB
f[30] => output.DATAB
f[31] => output.DATAB
g[0] => output.DATAB
g[1] => output.DATAB
g[2] => output.DATAB
g[3] => output.DATAB
g[4] => output.DATAB
g[5] => output.DATAB
g[6] => output.DATAB
g[7] => output.DATAB
g[8] => output.DATAB
g[9] => output.DATAB
g[10] => output.DATAB
g[11] => output.DATAB
g[12] => output.DATAB
g[13] => output.DATAB
g[14] => output.DATAB
g[15] => output.DATAB
g[16] => output.DATAB
g[17] => output.DATAB
g[18] => output.DATAB
g[19] => output.DATAB
g[20] => output.DATAB
g[21] => output.DATAB
g[22] => output.DATAB
g[23] => output.DATAB
g[24] => output.DATAB
g[25] => output.DATAB
g[26] => output.DATAB
g[27] => output.DATAB
g[28] => output.DATAB
g[29] => output.DATAB
g[30] => output.DATAB
g[31] => output.DATAB
h[0] => output.DATAA
h[1] => output.DATAA
h[2] => output.DATAA
h[3] => output.DATAA
h[4] => output.DATAA
h[5] => output.DATAA
h[6] => output.DATAA
h[7] => output.DATAA
h[8] => output.DATAA
h[9] => output.DATAA
h[10] => output.DATAA
h[11] => output.DATAA
h[12] => output.DATAA
h[13] => output.DATAA
h[14] => output.DATAA
h[15] => output.DATAA
h[16] => output.DATAA
h[17] => output.DATAA
h[18] => output.DATAA
h[19] => output.DATAA
h[20] => output.DATAA
h[21] => output.DATAA
h[22] => output.DATAA
h[23] => output.DATAA
h[24] => output.DATAA
h[25] => output.DATAA
h[26] => output.DATAA
h[27] => output.DATAA
h[28] => output.DATAA
h[29] => output.DATAA
h[30] => output.DATAA
h[31] => output.DATAA
selecteur[0] => Equal0.IN0
selecteur[0] => Equal1.IN2
selecteur[0] => Equal2.IN1
selecteur[0] => Equal3.IN2
selecteur[0] => Equal4.IN1
selecteur[0] => Equal5.IN2
selecteur[0] => Equal6.IN2
selecteur[1] => Equal0.IN2
selecteur[1] => Equal1.IN0
selecteur[1] => Equal2.IN0
selecteur[1] => Equal3.IN1
selecteur[1] => Equal4.IN2
selecteur[1] => Equal5.IN1
selecteur[1] => Equal6.IN1
selecteur[2] => Equal0.IN1
selecteur[2] => Equal1.IN1
selecteur[2] => Equal2.IN2
selecteur[2] => Equal3.IN0
selecteur[2] => Equal4.IN0
selecteur[2] => Equal5.IN0
selecteur[2] => Equal6.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2:inst16
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAA
b[1] => output.DATAA
b[2] => output.DATAA
b[3] => output.DATAA
b[4] => output.DATAA
b[5] => output.DATAA
b[6] => output.DATAA
b[7] => output.DATAA
b[8] => output.DATAA
b[9] => output.DATAA
b[10] => output.DATAA
b[11] => output.DATAA
b[12] => output.DATAA
b[13] => output.DATAA
b[14] => output.DATAA
b[15] => output.DATAA
b[16] => output.DATAA
b[17] => output.DATAA
b[18] => output.DATAA
b[19] => output.DATAA
b[20] => output.DATAA
b[21] => output.DATAA
b[22] => output.DATAA
b[23] => output.DATAA
b[24] => output.DATAA
b[25] => output.DATAA
b[26] => output.DATAA
b[27] => output.DATAA
b[28] => output.DATAA
b[29] => output.DATAA
b[30] => output.DATAA
b[31] => output.DATAA
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|LPM_RAM_DP:inst14
data[0] => altdpram:sram.data[0]
data[1] => altdpram:sram.data[1]
data[2] => altdpram:sram.data[2]
data[3] => altdpram:sram.data[3]
data[4] => altdpram:sram.data[4]
data[5] => altdpram:sram.data[5]
data[6] => altdpram:sram.data[6]
data[7] => altdpram:sram.data[7]
data[8] => altdpram:sram.data[8]
data[9] => altdpram:sram.data[9]
data[10] => altdpram:sram.data[10]
data[11] => altdpram:sram.data[11]
data[12] => altdpram:sram.data[12]
data[13] => altdpram:sram.data[13]
data[14] => altdpram:sram.data[14]
data[15] => altdpram:sram.data[15]
data[16] => altdpram:sram.data[16]
data[17] => altdpram:sram.data[17]
data[18] => altdpram:sram.data[18]
data[19] => altdpram:sram.data[19]
data[20] => altdpram:sram.data[20]
data[21] => altdpram:sram.data[21]
data[22] => altdpram:sram.data[22]
data[23] => altdpram:sram.data[23]
data[24] => altdpram:sram.data[24]
data[25] => altdpram:sram.data[25]
data[26] => altdpram:sram.data[26]
data[27] => altdpram:sram.data[27]
data[28] => altdpram:sram.data[28]
data[29] => altdpram:sram.data[29]
data[30] => altdpram:sram.data[30]
data[31] => altdpram:sram.data[31]
rdaddress[0] => altdpram:sram.rdaddress[0]
rdaddress[1] => altdpram:sram.rdaddress[1]
rdaddress[2] => altdpram:sram.rdaddress[2]
rdaddress[3] => altdpram:sram.rdaddress[3]
rdaddress[4] => altdpram:sram.rdaddress[4]
rdaddress[5] => altdpram:sram.rdaddress[5]
rdaddress[6] => altdpram:sram.rdaddress[6]
rdaddress[7] => altdpram:sram.rdaddress[7]
wraddress[0] => altdpram:sram.wraddress[0]
wraddress[1] => altdpram:sram.wraddress[1]
wraddress[2] => altdpram:sram.wraddress[2]
wraddress[3] => altdpram:sram.wraddress[3]
wraddress[4] => altdpram:sram.wraddress[4]
wraddress[5] => altdpram:sram.wraddress[5]
wraddress[6] => altdpram:sram.wraddress[6]
wraddress[7] => altdpram:sram.wraddress[7]
rdclock => altdpram:sram.outclock
rdclken => ~NO_FANOUT~
wrclock => altdpram:sram.inclock
wrclken => ~NO_FANOUT~
rden => altdpram:sram.rden
wren => altdpram:sram.wren
q[0] <= altdpram:sram.q[0]
q[1] <= altdpram:sram.q[1]
q[2] <= altdpram:sram.q[2]
q[3] <= altdpram:sram.q[3]
q[4] <= altdpram:sram.q[4]
q[5] <= altdpram:sram.q[5]
q[6] <= altdpram:sram.q[6]
q[7] <= altdpram:sram.q[7]
q[8] <= altdpram:sram.q[8]
q[9] <= altdpram:sram.q[9]
q[10] <= altdpram:sram.q[10]
q[11] <= altdpram:sram.q[11]
q[12] <= altdpram:sram.q[12]
q[13] <= altdpram:sram.q[13]
q[14] <= altdpram:sram.q[14]
q[15] <= altdpram:sram.q[15]
q[16] <= altdpram:sram.q[16]
q[17] <= altdpram:sram.q[17]
q[18] <= altdpram:sram.q[18]
q[19] <= altdpram:sram.q[19]
q[20] <= altdpram:sram.q[20]
q[21] <= altdpram:sram.q[21]
q[22] <= altdpram:sram.q[22]
q[23] <= altdpram:sram.q[23]
q[24] <= altdpram:sram.q[24]
q[25] <= altdpram:sram.q[25]
q[26] <= altdpram:sram.q[26]
q[27] <= altdpram:sram.q[27]
q[28] <= altdpram:sram.q[28]
q[29] <= altdpram:sram.q[29]
q[30] <= altdpram:sram.q[30]
q[31] <= altdpram:sram.q[31]


|Lab2|LPM_RAM_DP:inst14|altdpram:sram
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]
q[8] <= altsyncram:ram_block.q_b[8]
q[9] <= altsyncram:ram_block.q_b[9]
q[10] <= altsyncram:ram_block.q_b[10]
q[11] <= altsyncram:ram_block.q_b[11]
q[12] <= altsyncram:ram_block.q_b[12]
q[13] <= altsyncram:ram_block.q_b[13]
q[14] <= altsyncram:ram_block.q_b[14]
q[15] <= altsyncram:ram_block.q_b[15]
q[16] <= altsyncram:ram_block.q_b[16]
q[17] <= altsyncram:ram_block.q_b[17]
q[18] <= altsyncram:ram_block.q_b[18]
q[19] <= altsyncram:ram_block.q_b[19]
q[20] <= altsyncram:ram_block.q_b[20]
q[21] <= altsyncram:ram_block.q_b[21]
q[22] <= altsyncram:ram_block.q_b[22]
q[23] <= altsyncram:ram_block.q_b[23]
q[24] <= altsyncram:ram_block.q_b[24]
q[25] <= altsyncram:ram_block.q_b[25]
q[26] <= altsyncram:ram_block.q_b[26]
q[27] <= altsyncram:ram_block.q_b[27]
q[28] <= altsyncram:ram_block.q_b[28]
q[29] <= altsyncram:ram_block.q_b[29]
q[30] <= altsyncram:ram_block.q_b[30]
q[31] <= altsyncram:ram_block.q_b[31]


|Lab2|LPM_RAM_DP:inst14|altdpram:sram|altsyncram:ram_block
wren_a => altsyncram_h1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_h1t1:auto_generated.rden_b
data_a[0] => altsyncram_h1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_h1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_h1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_h1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_h1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_h1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_h1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_h1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_h1t1:auto_generated.data_a[8]
data_a[9] => altsyncram_h1t1:auto_generated.data_a[9]
data_a[10] => altsyncram_h1t1:auto_generated.data_a[10]
data_a[11] => altsyncram_h1t1:auto_generated.data_a[11]
data_a[12] => altsyncram_h1t1:auto_generated.data_a[12]
data_a[13] => altsyncram_h1t1:auto_generated.data_a[13]
data_a[14] => altsyncram_h1t1:auto_generated.data_a[14]
data_a[15] => altsyncram_h1t1:auto_generated.data_a[15]
data_a[16] => altsyncram_h1t1:auto_generated.data_a[16]
data_a[17] => altsyncram_h1t1:auto_generated.data_a[17]
data_a[18] => altsyncram_h1t1:auto_generated.data_a[18]
data_a[19] => altsyncram_h1t1:auto_generated.data_a[19]
data_a[20] => altsyncram_h1t1:auto_generated.data_a[20]
data_a[21] => altsyncram_h1t1:auto_generated.data_a[21]
data_a[22] => altsyncram_h1t1:auto_generated.data_a[22]
data_a[23] => altsyncram_h1t1:auto_generated.data_a[23]
data_a[24] => altsyncram_h1t1:auto_generated.data_a[24]
data_a[25] => altsyncram_h1t1:auto_generated.data_a[25]
data_a[26] => altsyncram_h1t1:auto_generated.data_a[26]
data_a[27] => altsyncram_h1t1:auto_generated.data_a[27]
data_a[28] => altsyncram_h1t1:auto_generated.data_a[28]
data_a[29] => altsyncram_h1t1:auto_generated.data_a[29]
data_a[30] => altsyncram_h1t1:auto_generated.data_a[30]
data_a[31] => altsyncram_h1t1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_h1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_h1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_h1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_h1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_h1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_h1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_h1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_h1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_h1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_h1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_h1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_h1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_h1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_h1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_h1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_h1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h1t1:auto_generated.clock0
clock1 => altsyncram_h1t1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_h1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_h1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_h1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_h1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_h1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_h1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_h1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_h1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_h1t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_h1t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_h1t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_h1t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_h1t1:auto_generated.q_b[12]
q_b[13] <= altsyncram_h1t1:auto_generated.q_b[13]
q_b[14] <= altsyncram_h1t1:auto_generated.q_b[14]
q_b[15] <= altsyncram_h1t1:auto_generated.q_b[15]
q_b[16] <= altsyncram_h1t1:auto_generated.q_b[16]
q_b[17] <= altsyncram_h1t1:auto_generated.q_b[17]
q_b[18] <= altsyncram_h1t1:auto_generated.q_b[18]
q_b[19] <= altsyncram_h1t1:auto_generated.q_b[19]
q_b[20] <= altsyncram_h1t1:auto_generated.q_b[20]
q_b[21] <= altsyncram_h1t1:auto_generated.q_b[21]
q_b[22] <= altsyncram_h1t1:auto_generated.q_b[22]
q_b[23] <= altsyncram_h1t1:auto_generated.q_b[23]
q_b[24] <= altsyncram_h1t1:auto_generated.q_b[24]
q_b[25] <= altsyncram_h1t1:auto_generated.q_b[25]
q_b[26] <= altsyncram_h1t1:auto_generated.q_b[26]
q_b[27] <= altsyncram_h1t1:auto_generated.q_b[27]
q_b[28] <= altsyncram_h1t1:auto_generated.q_b[28]
q_b[29] <= altsyncram_h1t1:auto_generated.q_b[29]
q_b[30] <= altsyncram_h1t1:auto_generated.q_b[30]
q_b[31] <= altsyncram_h1t1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab2|LPM_RAM_DP:inst14|altdpram:sram|altsyncram:ram_block|altsyncram_h1t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Lab2|mux2:inst12
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
b[0] => output.DATAA
b[1] => output.DATAA
b[2] => output.DATAA
b[3] => output.DATAA
b[4] => output.DATAA
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|ALUControlBlock:inst31
f[0] => op0.IN0
f[1] => op2.IN0
f[2] => op1.IN0
f[3] => op0.IN1
f[4] => ~NO_FANOUT~
f[5] => ~NO_FANOUT~
ALUOP[0] => op2.IN1
ALUOP[1] => op0.IN1
ALUOP[1] => op2.IN1
ALUOP[1] => op1.IN1
ALUOP_OUT[0] <= op0.DB_MAX_OUTPUT_PORT_TYPE
ALUOP_OUT[1] <= op1.DB_MAX_OUTPUT_PORT_TYPE
ALUOP_OUT[2] <= op2.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux2:inst5
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAA
b[1] => output.DATAA
b[2] => output.DATAA
b[3] => output.DATAA
b[4] => output.DATAA
b[5] => output.DATAA
b[6] => output.DATAA
b[7] => output.DATAA
b[8] => output.DATAA
b[9] => output.DATAA
b[10] => output.DATAA
b[11] => output.DATAA
b[12] => output.DATAA
b[13] => output.DATAA
b[14] => output.DATAA
b[15] => output.DATAA
b[16] => output.DATAA
b[17] => output.DATAA
b[18] => output.DATAA
b[19] => output.DATAA
b[20] => output.DATAA
b[21] => output.DATAA
b[22] => output.DATAA
b[23] => output.DATAA
b[24] => output.DATAA
b[25] => output.DATAA
b[26] => output.DATAA
b[27] => output.DATAA
b[28] => output.DATAA
b[29] => output.DATAA
b[30] => output.DATAA
b[31] => output.DATAA
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
s0 => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|signExtend:inst6
i_value[0] => o_value[0].DATAIN
i_value[1] => o_value[1].DATAIN
i_value[2] => o_value[2].DATAIN
i_value[3] => o_value[3].DATAIN
i_value[4] => o_value[4].DATAIN
i_value[5] => o_value[5].DATAIN
i_value[6] => o_value[6].DATAIN
i_value[7] => o_value[7].DATAIN
i_value[8] => o_value[8].DATAIN
i_value[9] => o_value[9].DATAIN
i_value[10] => o_value[10].DATAIN
i_value[11] => o_value[11].DATAIN
i_value[12] => o_value[12].DATAIN
i_value[13] => o_value[13].DATAIN
i_value[14] => o_value[14].DATAIN
i_value[15] => o_value[15].DATAIN
o_value[0] <= i_value[0].DB_MAX_OUTPUT_PORT_TYPE
o_value[1] <= i_value[1].DB_MAX_OUTPUT_PORT_TYPE
o_value[2] <= i_value[2].DB_MAX_OUTPUT_PORT_TYPE
o_value[3] <= i_value[3].DB_MAX_OUTPUT_PORT_TYPE
o_value[4] <= i_value[4].DB_MAX_OUTPUT_PORT_TYPE
o_value[5] <= i_value[5].DB_MAX_OUTPUT_PORT_TYPE
o_value[6] <= i_value[6].DB_MAX_OUTPUT_PORT_TYPE
o_value[7] <= i_value[7].DB_MAX_OUTPUT_PORT_TYPE
o_value[8] <= i_value[8].DB_MAX_OUTPUT_PORT_TYPE
o_value[9] <= i_value[9].DB_MAX_OUTPUT_PORT_TYPE
o_value[10] <= i_value[10].DB_MAX_OUTPUT_PORT_TYPE
o_value[11] <= i_value[11].DB_MAX_OUTPUT_PORT_TYPE
o_value[12] <= i_value[12].DB_MAX_OUTPUT_PORT_TYPE
o_value[13] <= i_value[13].DB_MAX_OUTPUT_PORT_TYPE
o_value[14] <= i_value[14].DB_MAX_OUTPUT_PORT_TYPE
o_value[15] <= i_value[15].DB_MAX_OUTPUT_PORT_TYPE
o_value[16] <= <GND>
o_value[17] <= <GND>
o_value[18] <= <GND>
o_value[19] <= <GND>
o_value[20] <= <GND>
o_value[21] <= <GND>
o_value[22] <= <GND>
o_value[23] <= <GND>
o_value[24] <= <GND>
o_value[25] <= <GND>
o_value[26] <= <GND>
o_value[27] <= <GND>
o_value[28] <= <GND>
o_value[29] <= <GND>
o_value[30] <= <GND>
o_value[31] <= <GND>


|Lab2|PCPlusFour:inst24
A[0] => oneBitAdder:AD0.i_Ai
A[1] => oneBitAdder:GEN:1:AD.i_Ai
A[2] => oneBitAdder:GEN:2:AD.i_Ai
A[3] => oneBitAdder:GEN:3:AD.i_Ai
A[4] => oneBitAdder:GEN:4:AD.i_Ai
A[5] => oneBitAdder:GEN:5:AD.i_Ai
A[6] => oneBitAdder:GEN:6:AD.i_Ai
A[7] => oneBitAdder:GEN:7:AD.i_Ai
A[8] => oneBitAdder:GEN:8:AD.i_Ai
A[9] => oneBitAdder:GEN:9:AD.i_Ai
A[10] => oneBitAdder:GEN:10:AD.i_Ai
A[11] => oneBitAdder:GEN:11:AD.i_Ai
A[12] => oneBitAdder:GEN:12:AD.i_Ai
A[13] => oneBitAdder:GEN:13:AD.i_Ai
A[14] => oneBitAdder:GEN:14:AD.i_Ai
A[15] => oneBitAdder:GEN:15:AD.i_Ai
A[16] => oneBitAdder:GEN:16:AD.i_Ai
A[17] => oneBitAdder:GEN:17:AD.i_Ai
A[18] => oneBitAdder:GEN:18:AD.i_Ai
A[19] => oneBitAdder:GEN:19:AD.i_Ai
A[20] => oneBitAdder:GEN:20:AD.i_Ai
A[21] => oneBitAdder:GEN:21:AD.i_Ai
A[22] => oneBitAdder:GEN:22:AD.i_Ai
A[23] => oneBitAdder:GEN:23:AD.i_Ai
A[24] => oneBitAdder:GEN:24:AD.i_Ai
A[25] => oneBitAdder:GEN:25:AD.i_Ai
A[26] => oneBitAdder:GEN:26:AD.i_Ai
A[27] => oneBitAdder:GEN:27:AD.i_Ai
A[28] => oneBitAdder:GEN:28:AD.i_Ai
A[29] => oneBitAdder:GEN:29:AD.i_Ai
A[30] => oneBitAdder:GEN:30:AD.i_Ai
A[31] => oneBitAdder:ADN.i_Ai
res[0] <= oneBitAdder:AD0.o_Sum
res[1] <= oneBitAdder:GEN:1:AD.o_Sum
res[2] <= oneBitAdder:GEN:2:AD.o_Sum
res[3] <= oneBitAdder:GEN:3:AD.o_Sum
res[4] <= oneBitAdder:GEN:4:AD.o_Sum
res[5] <= oneBitAdder:GEN:5:AD.o_Sum
res[6] <= oneBitAdder:GEN:6:AD.o_Sum
res[7] <= oneBitAdder:GEN:7:AD.o_Sum
res[8] <= oneBitAdder:GEN:8:AD.o_Sum
res[9] <= oneBitAdder:GEN:9:AD.o_Sum
res[10] <= oneBitAdder:GEN:10:AD.o_Sum
res[11] <= oneBitAdder:GEN:11:AD.o_Sum
res[12] <= oneBitAdder:GEN:12:AD.o_Sum
res[13] <= oneBitAdder:GEN:13:AD.o_Sum
res[14] <= oneBitAdder:GEN:14:AD.o_Sum
res[15] <= oneBitAdder:GEN:15:AD.o_Sum
res[16] <= oneBitAdder:GEN:16:AD.o_Sum
res[17] <= oneBitAdder:GEN:17:AD.o_Sum
res[18] <= oneBitAdder:GEN:18:AD.o_Sum
res[19] <= oneBitAdder:GEN:19:AD.o_Sum
res[20] <= oneBitAdder:GEN:20:AD.o_Sum
res[21] <= oneBitAdder:GEN:21:AD.o_Sum
res[22] <= oneBitAdder:GEN:22:AD.o_Sum
res[23] <= oneBitAdder:GEN:23:AD.o_Sum
res[24] <= oneBitAdder:GEN:24:AD.o_Sum
res[25] <= oneBitAdder:GEN:25:AD.o_Sum
res[26] <= oneBitAdder:GEN:26:AD.o_Sum
res[27] <= oneBitAdder:GEN:27:AD.o_Sum
res[28] <= oneBitAdder:GEN:28:AD.o_Sum
res[29] <= oneBitAdder:GEN:29:AD.o_Sum
res[30] <= oneBitAdder:GEN:30:AD.o_Sum
res[31] <= oneBitAdder:ADN.o_Sum
cin => oneBitAdder:AD0.i_CarryIn
cout <= oneBitAdder:ADN.o_CarryOut
sign <= oneBitAdder:ADN.o_Sum
zero <= temp2[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:AD0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:1:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:2:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:3:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:4:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:5:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:6:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:7:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:8:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:9:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:10:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:11:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:12:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:13:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:14:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:15:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:16:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:17:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:18:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:19:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:20:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:21:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:22:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:23:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:24:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:25:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:26:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:27:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:28:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:29:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:\GEN:30:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|PCPlusFour:inst24|oneBitAdder:ADN
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7
A[0] => oneBitAdder:AD0.i_Ai
A[1] => oneBitAdder:GEN:1:AD.i_Ai
A[2] => oneBitAdder:GEN:2:AD.i_Ai
A[3] => oneBitAdder:GEN:3:AD.i_Ai
A[4] => oneBitAdder:GEN:4:AD.i_Ai
A[5] => oneBitAdder:GEN:5:AD.i_Ai
A[6] => oneBitAdder:GEN:6:AD.i_Ai
A[7] => oneBitAdder:GEN:7:AD.i_Ai
A[8] => oneBitAdder:GEN:8:AD.i_Ai
A[9] => oneBitAdder:GEN:9:AD.i_Ai
A[10] => oneBitAdder:GEN:10:AD.i_Ai
A[11] => oneBitAdder:GEN:11:AD.i_Ai
A[12] => oneBitAdder:GEN:12:AD.i_Ai
A[13] => oneBitAdder:GEN:13:AD.i_Ai
A[14] => oneBitAdder:GEN:14:AD.i_Ai
A[15] => oneBitAdder:GEN:15:AD.i_Ai
A[16] => oneBitAdder:GEN:16:AD.i_Ai
A[17] => oneBitAdder:GEN:17:AD.i_Ai
A[18] => oneBitAdder:GEN:18:AD.i_Ai
A[19] => oneBitAdder:GEN:19:AD.i_Ai
A[20] => oneBitAdder:GEN:20:AD.i_Ai
A[21] => oneBitAdder:GEN:21:AD.i_Ai
A[22] => oneBitAdder:GEN:22:AD.i_Ai
A[23] => oneBitAdder:GEN:23:AD.i_Ai
A[24] => oneBitAdder:GEN:24:AD.i_Ai
A[25] => oneBitAdder:GEN:25:AD.i_Ai
A[26] => oneBitAdder:GEN:26:AD.i_Ai
A[27] => oneBitAdder:GEN:27:AD.i_Ai
A[28] => oneBitAdder:GEN:28:AD.i_Ai
A[29] => oneBitAdder:GEN:29:AD.i_Ai
A[30] => oneBitAdder:GEN:30:AD.i_Ai
A[31] => oneBitAdder:ADN.i_Ai
B[0] => oneBitAdder:AD0.i_Bi
B[1] => oneBitAdder:GEN:1:AD.i_Bi
B[2] => oneBitAdder:GEN:2:AD.i_Bi
B[3] => oneBitAdder:GEN:3:AD.i_Bi
B[4] => oneBitAdder:GEN:4:AD.i_Bi
B[5] => oneBitAdder:GEN:5:AD.i_Bi
B[6] => oneBitAdder:GEN:6:AD.i_Bi
B[7] => oneBitAdder:GEN:7:AD.i_Bi
B[8] => oneBitAdder:GEN:8:AD.i_Bi
B[9] => oneBitAdder:GEN:9:AD.i_Bi
B[10] => oneBitAdder:GEN:10:AD.i_Bi
B[11] => oneBitAdder:GEN:11:AD.i_Bi
B[12] => oneBitAdder:GEN:12:AD.i_Bi
B[13] => oneBitAdder:GEN:13:AD.i_Bi
B[14] => oneBitAdder:GEN:14:AD.i_Bi
B[15] => oneBitAdder:GEN:15:AD.i_Bi
B[16] => oneBitAdder:GEN:16:AD.i_Bi
B[17] => oneBitAdder:GEN:17:AD.i_Bi
B[18] => oneBitAdder:GEN:18:AD.i_Bi
B[19] => oneBitAdder:GEN:19:AD.i_Bi
B[20] => oneBitAdder:GEN:20:AD.i_Bi
B[21] => oneBitAdder:GEN:21:AD.i_Bi
B[22] => oneBitAdder:GEN:22:AD.i_Bi
B[23] => oneBitAdder:GEN:23:AD.i_Bi
B[24] => oneBitAdder:GEN:24:AD.i_Bi
B[25] => oneBitAdder:GEN:25:AD.i_Bi
B[26] => oneBitAdder:GEN:26:AD.i_Bi
B[27] => oneBitAdder:GEN:27:AD.i_Bi
B[28] => oneBitAdder:GEN:28:AD.i_Bi
B[29] => oneBitAdder:GEN:29:AD.i_Bi
B[30] => oneBitAdder:GEN:30:AD.i_Bi
B[31] => oneBitAdder:ADN.i_Bi
res[0] <= oneBitAdder:AD0.o_Sum
res[1] <= oneBitAdder:GEN:1:AD.o_Sum
res[2] <= oneBitAdder:GEN:2:AD.o_Sum
res[3] <= oneBitAdder:GEN:3:AD.o_Sum
res[4] <= oneBitAdder:GEN:4:AD.o_Sum
res[5] <= oneBitAdder:GEN:5:AD.o_Sum
res[6] <= oneBitAdder:GEN:6:AD.o_Sum
res[7] <= oneBitAdder:GEN:7:AD.o_Sum
res[8] <= oneBitAdder:GEN:8:AD.o_Sum
res[9] <= oneBitAdder:GEN:9:AD.o_Sum
res[10] <= oneBitAdder:GEN:10:AD.o_Sum
res[11] <= oneBitAdder:GEN:11:AD.o_Sum
res[12] <= oneBitAdder:GEN:12:AD.o_Sum
res[13] <= oneBitAdder:GEN:13:AD.o_Sum
res[14] <= oneBitAdder:GEN:14:AD.o_Sum
res[15] <= oneBitAdder:GEN:15:AD.o_Sum
res[16] <= oneBitAdder:GEN:16:AD.o_Sum
res[17] <= oneBitAdder:GEN:17:AD.o_Sum
res[18] <= oneBitAdder:GEN:18:AD.o_Sum
res[19] <= oneBitAdder:GEN:19:AD.o_Sum
res[20] <= oneBitAdder:GEN:20:AD.o_Sum
res[21] <= oneBitAdder:GEN:21:AD.o_Sum
res[22] <= oneBitAdder:GEN:22:AD.o_Sum
res[23] <= oneBitAdder:GEN:23:AD.o_Sum
res[24] <= oneBitAdder:GEN:24:AD.o_Sum
res[25] <= oneBitAdder:GEN:25:AD.o_Sum
res[26] <= oneBitAdder:GEN:26:AD.o_Sum
res[27] <= oneBitAdder:GEN:27:AD.o_Sum
res[28] <= oneBitAdder:GEN:28:AD.o_Sum
res[29] <= oneBitAdder:GEN:29:AD.o_Sum
res[30] <= oneBitAdder:GEN:30:AD.o_Sum
res[31] <= oneBitAdder:ADN.o_Sum
cin => oneBitAdder:AD0.i_CarryIn
cout <= oneBitAdder:ADN.o_CarryOut
sign <= oneBitAdder:ADN.o_Sum
zero <= temp2[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:AD0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:1:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:2:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:3:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:4:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:5:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:6:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:7:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:8:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:9:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:10:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:11:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:12:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:13:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:14:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:15:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:16:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:17:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:18:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:19:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:20:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:21:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:22:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:23:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:24:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:25:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:26:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:27:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:28:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:29:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:\GEN:30:AD
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|AdderNBits:inst7|oneBitAdder:ADN
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Lab2|shiftLeft2:inst3232
inputs[0] => outputs[2].DATAIN
inputs[1] => outputs[3].DATAIN
inputs[2] => outputs[4].DATAIN
inputs[3] => outputs[5].DATAIN
inputs[4] => outputs[6].DATAIN
inputs[5] => outputs[7].DATAIN
inputs[6] => outputs[8].DATAIN
inputs[7] => outputs[9].DATAIN
inputs[8] => outputs[10].DATAIN
inputs[9] => outputs[11].DATAIN
inputs[10] => outputs[12].DATAIN
inputs[11] => outputs[13].DATAIN
inputs[12] => outputs[14].DATAIN
inputs[13] => outputs[15].DATAIN
inputs[14] => outputs[16].DATAIN
inputs[15] => outputs[17].DATAIN
inputs[16] => outputs[18].DATAIN
inputs[17] => outputs[19].DATAIN
inputs[18] => outputs[20].DATAIN
inputs[19] => outputs[21].DATAIN
inputs[20] => outputs[22].DATAIN
inputs[21] => outputs[23].DATAIN
inputs[22] => outputs[24].DATAIN
inputs[23] => outputs[25].DATAIN
inputs[24] => outputs[26].DATAIN
inputs[25] => outputs[27].DATAIN
inputs[26] => outputs[28].DATAIN
inputs[27] => outputs[29].DATAIN
inputs[28] => outputs[30].DATAIN
inputs[29] => outputs[31].DATAIN
inputs[30] => ~NO_FANOUT~
inputs[31] => ~NO_FANOUT~
outputs[0] <= <GND>
outputs[1] <= <GND>
outputs[2] <= inputs[0].DB_MAX_OUTPUT_PORT_TYPE
outputs[3] <= inputs[1].DB_MAX_OUTPUT_PORT_TYPE
outputs[4] <= inputs[2].DB_MAX_OUTPUT_PORT_TYPE
outputs[5] <= inputs[3].DB_MAX_OUTPUT_PORT_TYPE
outputs[6] <= inputs[4].DB_MAX_OUTPUT_PORT_TYPE
outputs[7] <= inputs[5].DB_MAX_OUTPUT_PORT_TYPE
outputs[8] <= inputs[6].DB_MAX_OUTPUT_PORT_TYPE
outputs[9] <= inputs[7].DB_MAX_OUTPUT_PORT_TYPE
outputs[10] <= inputs[8].DB_MAX_OUTPUT_PORT_TYPE
outputs[11] <= inputs[9].DB_MAX_OUTPUT_PORT_TYPE
outputs[12] <= inputs[10].DB_MAX_OUTPUT_PORT_TYPE
outputs[13] <= inputs[11].DB_MAX_OUTPUT_PORT_TYPE
outputs[14] <= inputs[12].DB_MAX_OUTPUT_PORT_TYPE
outputs[15] <= inputs[13].DB_MAX_OUTPUT_PORT_TYPE
outputs[16] <= inputs[14].DB_MAX_OUTPUT_PORT_TYPE
outputs[17] <= inputs[15].DB_MAX_OUTPUT_PORT_TYPE
outputs[18] <= inputs[16].DB_MAX_OUTPUT_PORT_TYPE
outputs[19] <= inputs[17].DB_MAX_OUTPUT_PORT_TYPE
outputs[20] <= inputs[18].DB_MAX_OUTPUT_PORT_TYPE
outputs[21] <= inputs[19].DB_MAX_OUTPUT_PORT_TYPE
outputs[22] <= inputs[20].DB_MAX_OUTPUT_PORT_TYPE
outputs[23] <= inputs[21].DB_MAX_OUTPUT_PORT_TYPE
outputs[24] <= inputs[22].DB_MAX_OUTPUT_PORT_TYPE
outputs[25] <= inputs[23].DB_MAX_OUTPUT_PORT_TYPE
outputs[26] <= inputs[24].DB_MAX_OUTPUT_PORT_TYPE
outputs[27] <= inputs[25].DB_MAX_OUTPUT_PORT_TYPE
outputs[28] <= inputs[26].DB_MAX_OUTPUT_PORT_TYPE
outputs[29] <= inputs[27].DB_MAX_OUTPUT_PORT_TYPE
outputs[30] <= inputs[28].DB_MAX_OUTPUT_PORT_TYPE
outputs[31] <= inputs[29].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|Concat:inst28
A[0] => outputs[0].DATAIN
A[1] => outputs[1].DATAIN
A[2] => outputs[2].DATAIN
A[3] => outputs[3].DATAIN
A[4] => outputs[4].DATAIN
A[5] => outputs[5].DATAIN
A[6] => outputs[6].DATAIN
A[7] => outputs[7].DATAIN
A[8] => outputs[8].DATAIN
A[9] => outputs[9].DATAIN
A[10] => outputs[10].DATAIN
A[11] => outputs[11].DATAIN
A[12] => outputs[12].DATAIN
A[13] => outputs[13].DATAIN
A[14] => outputs[14].DATAIN
A[15] => outputs[15].DATAIN
A[16] => outputs[16].DATAIN
A[17] => outputs[17].DATAIN
A[18] => outputs[18].DATAIN
A[19] => outputs[19].DATAIN
A[20] => outputs[20].DATAIN
A[21] => outputs[21].DATAIN
A[22] => outputs[22].DATAIN
A[23] => outputs[23].DATAIN
A[24] => outputs[24].DATAIN
A[25] => outputs[25].DATAIN
A[26] => outputs[26].DATAIN
A[27] => outputs[27].DATAIN
B[0] => ~NO_FANOUT~
B[1] => ~NO_FANOUT~
B[2] => ~NO_FANOUT~
B[3] => ~NO_FANOUT~
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
B[16] => ~NO_FANOUT~
B[17] => ~NO_FANOUT~
B[18] => ~NO_FANOUT~
B[19] => ~NO_FANOUT~
B[20] => ~NO_FANOUT~
B[21] => ~NO_FANOUT~
B[22] => ~NO_FANOUT~
B[23] => ~NO_FANOUT~
B[24] => ~NO_FANOUT~
B[25] => ~NO_FANOUT~
B[26] => ~NO_FANOUT~
B[27] => ~NO_FANOUT~
B[28] => outputs[28].DATAIN
B[29] => outputs[29].DATAIN
B[30] => outputs[30].DATAIN
B[31] => outputs[31].DATAIN
outputs[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
outputs[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
outputs[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
outputs[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
outputs[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
outputs[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
outputs[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
outputs[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
outputs[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
outputs[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
outputs[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
outputs[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
outputs[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
outputs[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
outputs[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
outputs[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
outputs[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
outputs[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
outputs[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
outputs[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
outputs[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
outputs[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
outputs[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
outputs[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
outputs[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
outputs[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
outputs[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
outputs[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
outputs[28] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
outputs[29] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
outputs[30] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
outputs[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab2|mux8:inst3
a[0] => output.DATAB
a[1] => output.DATAB
a[2] => output.DATAB
a[3] => output.DATAB
a[4] => output.DATAB
a[5] => output.DATAB
a[6] => output.DATAB
a[7] => output.DATAB
a[8] => output.DATAB
a[9] => output.DATAB
a[10] => output.DATAB
a[11] => output.DATAB
a[12] => output.DATAB
a[13] => output.DATAB
a[14] => output.DATAB
a[15] => output.DATAB
a[16] => output.DATAB
a[17] => output.DATAB
a[18] => output.DATAB
a[19] => output.DATAB
a[20] => output.DATAB
a[21] => output.DATAB
a[22] => output.DATAB
a[23] => output.DATAB
a[24] => output.DATAB
a[25] => output.DATAB
a[26] => output.DATAB
a[27] => output.DATAB
a[28] => output.DATAB
a[29] => output.DATAB
a[30] => output.DATAB
a[31] => output.DATAB
b[0] => output.DATAB
b[1] => output.DATAB
b[2] => output.DATAB
b[3] => output.DATAB
b[4] => output.DATAB
b[5] => output.DATAB
b[6] => output.DATAB
b[7] => output.DATAB
b[8] => output.DATAB
b[9] => output.DATAB
b[10] => output.DATAB
b[11] => output.DATAB
b[12] => output.DATAB
b[13] => output.DATAB
b[14] => output.DATAB
b[15] => output.DATAB
b[16] => output.DATAB
b[17] => output.DATAB
b[18] => output.DATAB
b[19] => output.DATAB
b[20] => output.DATAB
b[21] => output.DATAB
b[22] => output.DATAB
b[23] => output.DATAB
b[24] => output.DATAB
b[25] => output.DATAB
b[26] => output.DATAB
b[27] => output.DATAB
b[28] => output.DATAB
b[29] => output.DATAB
b[30] => output.DATAB
b[31] => output.DATAB
c[0] => output.DATAB
c[1] => output.DATAB
c[2] => output.DATAB
c[3] => output.DATAB
c[4] => output.DATAB
c[5] => output.DATAB
c[6] => output.DATAB
c[7] => output.DATAB
c[8] => output.DATAB
c[9] => output.DATAB
c[10] => output.DATAB
c[11] => output.DATAB
c[12] => output.DATAB
c[13] => output.DATAB
c[14] => output.DATAB
c[15] => output.DATAB
c[16] => output.DATAB
c[17] => output.DATAB
c[18] => output.DATAB
c[19] => output.DATAB
c[20] => output.DATAB
c[21] => output.DATAB
c[22] => output.DATAB
c[23] => output.DATAB
c[24] => output.DATAB
c[25] => output.DATAB
c[26] => output.DATAB
c[27] => output.DATAB
c[28] => output.DATAB
c[29] => output.DATAB
c[30] => output.DATAB
c[31] => output.DATAB
d[0] => output.DATAB
d[1] => output.DATAB
d[2] => output.DATAB
d[3] => output.DATAB
d[4] => output.DATAB
d[5] => output.DATAB
d[6] => output.DATAB
d[7] => output.DATAB
d[8] => output.DATAB
d[9] => output.DATAB
d[10] => output.DATAB
d[11] => output.DATAB
d[12] => output.DATAB
d[13] => output.DATAB
d[14] => output.DATAB
d[15] => output.DATAB
d[16] => output.DATAB
d[17] => output.DATAB
d[18] => output.DATAB
d[19] => output.DATAB
d[20] => output.DATAB
d[21] => output.DATAB
d[22] => output.DATAB
d[23] => output.DATAB
d[24] => output.DATAB
d[25] => output.DATAB
d[26] => output.DATAB
d[27] => output.DATAB
d[28] => output.DATAB
d[29] => output.DATAB
d[30] => output.DATAB
d[31] => output.DATAB
e[0] => output.DATAB
e[1] => output.DATAB
e[2] => output.DATAB
e[3] => output.DATAB
e[4] => output.DATAB
e[5] => output.DATAB
e[6] => output.DATAB
e[7] => output.DATAB
e[8] => output.DATAB
e[9] => output.DATAB
e[10] => output.DATAB
e[11] => output.DATAB
e[12] => output.DATAB
e[13] => output.DATAB
e[14] => output.DATAB
e[15] => output.DATAB
e[16] => output.DATAB
e[17] => output.DATAB
e[18] => output.DATAB
e[19] => output.DATAB
e[20] => output.DATAB
e[21] => output.DATAB
e[22] => output.DATAB
e[23] => output.DATAB
e[24] => output.DATAB
e[25] => output.DATAB
e[26] => output.DATAB
e[27] => output.DATAB
e[28] => output.DATAB
e[29] => output.DATAB
e[30] => output.DATAB
e[31] => output.DATAB
f[0] => output.DATAB
f[1] => output.DATAB
f[2] => output.DATAB
f[3] => output.DATAB
f[4] => output.DATAB
f[5] => output.DATAB
f[6] => output.DATAB
f[7] => output.DATAB
f[8] => output.DATAB
f[9] => output.DATAB
f[10] => output.DATAB
f[11] => output.DATAB
f[12] => output.DATAB
f[13] => output.DATAB
f[14] => output.DATAB
f[15] => output.DATAB
f[16] => output.DATAB
f[17] => output.DATAB
f[18] => output.DATAB
f[19] => output.DATAB
f[20] => output.DATAB
f[21] => output.DATAB
f[22] => output.DATAB
f[23] => output.DATAB
f[24] => output.DATAB
f[25] => output.DATAB
f[26] => output.DATAB
f[27] => output.DATAB
f[28] => output.DATAB
f[29] => output.DATAB
f[30] => output.DATAB
f[31] => output.DATAB
g[0] => output.DATAB
g[1] => output.DATAB
g[2] => output.DATAB
g[3] => output.DATAB
g[4] => output.DATAB
g[5] => output.DATAB
g[6] => output.DATAB
g[7] => output.DATAB
g[8] => output.DATAB
g[9] => output.DATAB
g[10] => output.DATAB
g[11] => output.DATAB
g[12] => output.DATAB
g[13] => output.DATAB
g[14] => output.DATAB
g[15] => output.DATAB
g[16] => output.DATAB
g[17] => output.DATAB
g[18] => output.DATAB
g[19] => output.DATAB
g[20] => output.DATAB
g[21] => output.DATAB
g[22] => output.DATAB
g[23] => output.DATAB
g[24] => output.DATAB
g[25] => output.DATAB
g[26] => output.DATAB
g[27] => output.DATAB
g[28] => output.DATAB
g[29] => output.DATAB
g[30] => output.DATAB
g[31] => output.DATAB
h[0] => output.DATAA
h[1] => output.DATAA
h[2] => output.DATAA
h[3] => output.DATAA
h[4] => output.DATAA
h[5] => output.DATAA
h[6] => output.DATAA
h[7] => output.DATAA
h[8] => output.DATAA
h[9] => output.DATAA
h[10] => output.DATAA
h[11] => output.DATAA
h[12] => output.DATAA
h[13] => output.DATAA
h[14] => output.DATAA
h[15] => output.DATAA
h[16] => output.DATAA
h[17] => output.DATAA
h[18] => output.DATAA
h[19] => output.DATAA
h[20] => output.DATAA
h[21] => output.DATAA
h[22] => output.DATAA
h[23] => output.DATAA
h[24] => output.DATAA
h[25] => output.DATAA
h[26] => output.DATAA
h[27] => output.DATAA
h[28] => output.DATAA
h[29] => output.DATAA
h[30] => output.DATAA
h[31] => output.DATAA
selecteur[0] => Equal0.IN0
selecteur[0] => Equal1.IN2
selecteur[0] => Equal2.IN1
selecteur[0] => Equal3.IN2
selecteur[0] => Equal4.IN1
selecteur[0] => Equal5.IN2
selecteur[0] => Equal6.IN2
selecteur[1] => Equal0.IN2
selecteur[1] => Equal1.IN0
selecteur[1] => Equal2.IN0
selecteur[1] => Equal3.IN1
selecteur[1] => Equal4.IN2
selecteur[1] => Equal5.IN1
selecteur[1] => Equal6.IN1
selecteur[2] => Equal0.IN1
selecteur[2] => Equal1.IN1
selecteur[2] => Equal2.IN2
selecteur[2] => Equal3.IN0
selecteur[2] => Equal4.IN0
selecteur[2] => Equal5.IN0
selecteur[2] => Equal6.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


