INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 19:44:43 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.853 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.213 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       add_library done; 0.226 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.248 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.693 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     add_library done; 0.149 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 158.477 MB.
INFO: [HLS 200-10] Analyzing design file 'Tema1CN/tema1Curs.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Tema1CN/tema1Curs.cpp as C++
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang Tema1CN/tema1Curs.cpp -foptimization-record-file=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.tema1Curs.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.tema1Curs.cpp.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.tema1Curs.cpp.err.log 
Command       ap_eval done; 0.778 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute       set_directive_top Tema1Func -name=Tema1Func 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
Execute       source D:/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.205 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang-tidy.tema1Curs.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang-tidy.tema1Curs.pp.0.cpp.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang-tidy.tema1Curs.pp.0.cpp.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/xilinx-dataflow-lawyer.tema1Curs.pp.0.cpp.diag.yml C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/xilinx-dataflow-lawyer.tema1Curs.pp.0.cpp.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/xilinx-dataflow-lawyer.tema1Curs.pp.0.cpp.err.log 
Command       ap_eval done; 0.168 sec.
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.tema1Curs.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.tema1Curs.pp.0.cpp.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.tema1Curs.pp.0.cpp.err.log 
Command       ap_eval done; 0.641 sec.
WARNING: [HLS 207-5301] unused parameter 'rule': Tema1CN/tema1Curs.cpp:5:97
WARNING: [HLS 207-5301] unused parameter 'EW': Tema1CN/tema1Curs.cpp:5:109
WARNING: [HLS 207-5301] unused parameter 'NS': Tema1CN/tema1Curs.cpp:5:119
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.134 seconds; current allocated memory: 159.321 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/tema1Curs.g.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.192 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.195 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.627 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.628 sec.
Execute       run_link_or_opt -opt -out C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Tema1Func -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Tema1Func -reflow-float-conversion -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.904 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.906 sec.
Execute       run_link_or_opt -out C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Tema1Func 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Tema1Func -mllvm -hls-db-dir -mllvm C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.lto.bc > C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.643 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.683 seconds; current allocated memory: 159.813 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 159.830 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Tema1Func -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.115 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 160.756 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'Tema1Func' (Tema1CN/tema1Curs.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 160.215 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.g.1.bc to C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.155 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 180.259 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 171.909 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.762 sec.
Command     elaborate done; 7.738 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Tema1Func' ...
Execute       ap_set_top_model Tema1Func 
Execute       get_model_list Tema1Func -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Tema1Func 
Execute       get_model_list Tema1Func -filter all-wo-channel 
INFO-FLOW: Model list for configure: Tema1Func
INFO-FLOW: Configuring Module : Tema1Func ...
Execute       set_default_model Tema1Func 
Execute       apply_spec_resource_limit Tema1Func 
INFO-FLOW: Model list for preprocess: Tema1Func
INFO-FLOW: Preprocessing Module: Tema1Func ...
Execute       set_default_model Tema1Func 
Execute       cdfg_preprocess -model Tema1Func 
Execute       rtl_gen_preprocess Tema1Func 
INFO-FLOW: Model list for synthesis: Tema1Func
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Tema1Func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Tema1Func 
Execute       schedule -model Tema1Func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 172.111 MB.
Execute       syn_report -verbosereport -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.sched.adb -f 
INFO-FLOW: Finish scheduling Tema1Func.
Execute       set_default_model Tema1Func 
Execute       bind -model Tema1Func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 172.217 MB.
Execute       syn_report -verbosereport -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.bind.adb -f 
INFO-FLOW: Finish binding Tema1Func.
Execute       get_model_list Tema1Func -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Tema1Func 
INFO-FLOW: Model list for RTL generation: Tema1Func
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Tema1Func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Tema1Func -top_prefix  -sub_prefix Tema1Func_ -mg_file C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/E' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/S' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/N' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/rule' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/EW' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Tema1Func/NS' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Tema1Func' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'Tema1Func/E' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Tema1Func/S' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Tema1Func/V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Tema1Func/N' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Tema1Func/rule' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Tema1Func/EW' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Tema1Func/NS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Tema1Func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 172.372 MB.
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.rtl_wrap.cfg.tcl 
Execute       gen_rtl Tema1Func -istop -style xilinx -f -lang vhdl -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/syn/vhdl/Tema1Func 
Execute       gen_rtl Tema1Func -istop -style xilinx -f -lang vlog -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/syn/verilog/Tema1Func 
Execute       syn_report -csynth -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/syn/report/Tema1Func_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/syn/report/Tema1Func_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Tema1Func -f -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.adb 
Execute       gen_tb_info Tema1Func -p C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func 
Execute       export_constraint_db -f -tool general -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.constraint.tcl 
Execute       syn_report -designview -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.design.xml 
Execute       syn_report -csynthDesign -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Tema1Func -o C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Tema1Func 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Tema1Func 
INFO-FLOW: Model list for RTL component generation: Tema1Func
INFO-FLOW: Handling components in module [Tema1Func] ... 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.tcl 
INFO-FLOW: Append model Tema1Func
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Tema1Func
INFO-FLOW: To file: write model Tema1Func
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Tema1Func
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.104 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Tema1Func xml_exists=0
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.tbgen.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.constraint.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=0
Execute       source D:/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source D:/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.tbgen.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.tbgen.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.constraint.tcl 
Execute       source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 178.593 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Tema1Func.
INFO: [VLOG 209-307] Generating Verilog RTL for Tema1Func.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/Tema1Func.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model Tema1Func -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
Command     autosyn done; 1.533 sec.
Command   csynth_design done; 9.298 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.364 seconds; current allocated memory: 178.720 MB.
Command ap_source done; 11.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 19:45:09 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.794 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       add_library done; 0.178 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.196 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.263 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.104 sec.
Command     add_library done; 0.132 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.148 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.331 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 158.552 MB.
Command ap_source done; error code: 1; 2.863 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 19:46:15 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.766 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       add_library done; 0.172 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.188 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.244 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     add_library done; 0.148 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.56 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 158.546 MB.
Command ap_source done; error code: 1; 2.071 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 19:48:16 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.776 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.118 sec.
Command       add_library done; 0.185 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.202 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.25 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.138 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.154 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.672 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 158.546 MB.
Command ap_source done; error code: 1; 2.201 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 19:48:46 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.749 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       add_library done; 0.187 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.203 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.213 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     add_library done; 0.136 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.62 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 158.546 MB.
Command ap_source done; error code: 1; 2.087 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 19:49:40 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.768 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.121 sec.
Command       add_library done; 0.204 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.221 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.263 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     add_library done; 0.142 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.123 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.889 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.961 seconds; current allocated memory: 158.519 MB.
Command ap_source done; 3.413 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:20:02 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.831 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       add_library done; 0.182 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.303 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.14 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.825 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 158.546 MB.
Command ap_source done; error code: 1; 2.385 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:20:24 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.173 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.151 sec.
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.227 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.117 sec.
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.226 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.163 sec.
Command       add_library done; 0.272 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.311 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.004 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     add_library done; 0.201 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.223 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.262 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.336 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 4.592 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:22:15 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.788 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.188 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.205 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.26 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.139 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.155 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.134 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.645 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:23:30 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.803 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.108 sec.
Command       add_library done; 0.179 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.196 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.269 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     add_library done; 0.147 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.193 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.737 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:26:48 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.779 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       add_library done; 0.188 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.204 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.252 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     add_library done; 0.136 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.131 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.633 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:32:56 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.814 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       add_library done; 0.177 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.204 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.305 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     add_library done; 0.143 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.194 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.268 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.761 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:33:41 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.795 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       add_library done; 0.171 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.189 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.248 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.138 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.155 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.162 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.663 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:35:20 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.865 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.108 sec.
Command       add_library done; 0.18 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.201 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.398 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.142 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.162 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.164 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:35:48 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.804 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.192 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.209 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.279 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     add_library done; 0.138 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.154 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.155 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.683 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:39:20 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.776 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.109 sec.
Command       add_library done; 0.178 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.195 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.241 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.065 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 158.546 MB.
Command ap_source done; error code: 1; 2.568 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:39:43 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.79 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       add_library done; 0.173 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.189 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.261 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     add_library done; 0.135 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.276 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.795 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:41:17 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.881 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       add_library done; 0.195 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.213 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.373 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.141 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.157 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.859 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:42:41 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.763 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.152 sec.
Command       add_library done; 0.26 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.289 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.353 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     add_library done; 0.144 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.202 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.273 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.817 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:43:06 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.784 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       add_library done; 0.174 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.249 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Command     add_library done; 0.132 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.148 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.261 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.749 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 20:43:59 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.835 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       add_library done; 0.189 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.207 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.329 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     add_library done; 0.152 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.169 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.143 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.742 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:02:39 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.918 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       add_library done; 0.191 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.447 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     add_library done; 0.155 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.173 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.449 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.542 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 3.202 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:03:47 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.902 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.196 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.217 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.435 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     add_library done; 0.153 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.279 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.991 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:05:12 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.976 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       add_library done; 0.194 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.212 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.489 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.167 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.373 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.463 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 3.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:08:10 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.919 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.121 sec.
Command       add_library done; 0.199 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.221 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.435 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.147 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.279 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.993 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:16:49 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.844 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       add_library done; 0.174 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.191 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.304 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     add_library done; 0.135 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.123 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.192 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:19:20 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.798 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.109 sec.
Command       add_library done; 0.179 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.196 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.261 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     add_library done; 0.135 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.144 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.655 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:25:29 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.878 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.136 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.137 sec.
Command       add_library done; 0.231 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.254 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.428 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     add_library done; 0.154 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.318 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.388 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 3.025 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:26:41 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.938 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.131 sec.
Command       add_library done; 0.212 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.234 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.477 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.24 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 3.007 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 21:28:35 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.77 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       add_library done; 0.175 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.192 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.256 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     add_library done; 0.146 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.276 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.344 seconds; current allocated memory: 158.512 MB.
Command ap_source done; 2.795 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 23:25:39 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.798 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.118 sec.
Command       add_library done; 0.199 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.218 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.337 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Tema1CN/solution1/directives.tcl 
Execute     set_directive_top -name Tema1Func Tema1Func 
INFO: [HLS 200-1510] Running: set_directive_top -name Tema1Func Tema1Func 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.998 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 158.609 MB.
Command ap_source done; error code: 1; 2.623 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 23:26:11 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.79 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       add_library done; 0.172 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.257 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     add_library done; 0.149 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.169 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Tema1CN/solution1/directives.tcl 
Execute     set_directive_top -name Tema1Func Tema1Func 
INFO: [HLS 200-1510] Running: set_directive_top -name Tema1Func Tema1Func 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.822 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 158.609 MB.
Command ap_source done; error code: 1; 2.345 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 23:26:40 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.875 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       add_library done; 0.174 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.192 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.363 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     add_library done; 0.137 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.159 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Tema1CN/solution1/directives.tcl 
Execute     set_directive_top -name Tema1Func Tema1Func 
INFO: [HLS 200-1510] Running: set_directive_top -name Tema1Func Tema1Func 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.173 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.319 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 158.559 MB.
Command ap_source done; 2.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1 opened at Sun Feb 06 23:27:43 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name artix7 -data parts 
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 0.782 sec.
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_library_info -library artix7_slow 
Execute         config_library_info -family artix7 
Execute         config_library_info -part xc7a100t:-csg324:-1 
Execute         import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       add_library done; 0.2 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     ap_part_info -data single -name xc7a100t-csg324-1 
Execute     ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute     config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.308 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Vivado/2020.2/data;D:/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7a100t-csg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       config_chip_info -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_library_info -library artix7_slow 
Execute       config_library_info -family artix7 
Execute       config_library_info -part xc7a100t:-csg324:-1 
Execute       import_lib D:/Vitis_HLS/2020.2/common/technology/xilinx/artix7/artix7 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source D:/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     add_library done; 0.144 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./Tema1CN/solution1/directives.tcl 
Execute     set_directive_top -name Tema1Func Tema1Func 
INFO: [HLS 200-1510] Running: set_directive_top -name Tema1Func Tema1Func 
INFO-FLOW: Setting directive 'TOP' name=Tema1Func 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
Execute     source C:/Users/Catalin/Desktop/CN2CURS/Tema1CN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.319 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.387 seconds; current allocated memory: 158.559 MB.
Command ap_source done; 2.894 sec.
Execute cleanup_all 
