// Seed: 4203363228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  supply1 id_5, id_6, id_7, id_8;
  assign module_1.id_0 = 0;
  assign id_6 = 1;
  pullup (id_6, "", 1, id_5);
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1
);
  bit id_3, id_4;
  always id_3 <= 1;
  always id_0.id_4 = (id_3);
  assign id_4 = -1;
  generate
    begin : LABEL_0
      assign id_3 = id_4;
    end : SymbolIdentifier
  endgenerate
  assign id_3 = id_3 ^ -1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic id_6, id_7;
endmodule
