vendor_name = ModelSim
source_file = 1, /home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd
source_file = 1, /home/sebsikora/altera/projects/pdp-8/top_level/db/top_level.cbx.xml
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = top_level
instance = comp, \control_subsystem_0|control_matrix|END_STATE~1\, control_subsystem_0|control_matrix|END_STATE~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~1\, control_subsystem_0|control_matrix|MD_BUS_SEL~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~4\, control_subsystem_0|control_matrix|MD_BUS_SEL~4, top_level, 1
instance = comp, \address_comparator_0|and_0|output~1\, address_comparator_0|and_0|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_INC~0\, control_subsystem_0|control_matrix|ALU_INC~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_CLEAR~1\, control_subsystem_0|control_matrix|ALU_CLEAR~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2\, control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2, top_level, 1
instance = comp, \register_array_0|output_mux|output~3\, register_array_0|output_mux|output~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4\, control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_INC~2\, control_subsystem_0|control_matrix|ALU_INC~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_INC~3\, control_subsystem_0|control_matrix|ALU_INC~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0, top_level, 1
instance = comp, \register_array_0|output_mux|output~8\, register_array_0|output_mux|output~8, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1\, alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_10|output~0\, alu_subsystem_0|alu_clr_0|and_10|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[9]~10\, alu_subsystem_0|alu_out_mux|output[9]~10, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[9]~11\, alu_subsystem_0|alu_out_mux|output[9]~11, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[9]~12\, alu_subsystem_0|alu_out_mux|output[9]~12, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[9]~13\, alu_subsystem_0|alu_out_mux|output[9]~13, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_or_0|or_8|output\, alu_subsystem_0|alu_main_0|alu_or_0|or_8|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1\, alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[8]~14\, alu_subsystem_0|alu_out_mux|output[8]~14, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[8]~15\, alu_subsystem_0|alu_out_mux|output[8]~15, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[8]~16\, alu_subsystem_0|alu_out_mux|output[8]~16, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[5]~17\, alu_subsystem_0|alu_out_mux|output[5]~17, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[5]~18\, alu_subsystem_0|alu_out_mux|output[5]~18, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[5]~19\, alu_subsystem_0|alu_out_mux|output[5]~19, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[5]~20\, alu_subsystem_0|alu_out_mux|output[5]~20, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_or_0|or_4|output\, alu_subsystem_0|alu_main_0|alu_or_0|or_4|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1\, alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[4]~21\, alu_subsystem_0|alu_out_mux|output[4]~21, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[4]~22\, alu_subsystem_0|alu_out_mux|output[4]~22, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[4]~23\, alu_subsystem_0|alu_out_mux|output[4]~23, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_4|output~0\, alu_subsystem_0|alu_clr_0|and_4|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1\, alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1\, alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[0]~24\, alu_subsystem_0|alu_out_mux|output[0]~24, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_0|output~0\, alu_subsystem_0|alu_clr_0|and_0|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0\, alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_IN_SEL~1\, control_subsystem_0|control_matrix|MD_IN_SEL~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_LOAD~4\, control_subsystem_0|control_matrix|MD_LOAD~4, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3\, register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_5|output~2\, alu_subsystem_0|alu_rot_0|or_3_5|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0\, alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_6|output~3\, alu_subsystem_0|alu_rot_0|or_3_6|output~3, top_level, 1
instance = comp, \register_array_0|md_input_mux_0|output[9]~3\, register_array_0|md_input_mux_0|output[9]~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_11|output~3\, alu_subsystem_0|alu_rot_0|or_3_11|output~3, top_level, 1
instance = comp, \register_array_0|md_input_mux_0|output[11]~5\, register_array_0|md_input_mux_0|output[11]~5, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5\, register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0\, register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0\, register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_LOAD_HI~0\, control_subsystem_0|control_matrix|MA_LOAD_HI~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2\, register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3\, register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~0\, register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~0\, register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|NEXT_STATE~4\, control_subsystem_0|control_matrix|NEXT_STATE~4, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|NEXT_STATE~5\, control_subsystem_0|control_matrix|NEXT_STATE~5, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LINK_LOAD~0\, control_subsystem_0|control_matrix|LINK_LOAD~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LINK_LOAD~1\, control_subsystem_0|control_matrix|LINK_LOAD~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LINK_LOAD~2\, control_subsystem_0|control_matrix|LINK_LOAD~2, top_level, 1
instance = comp, \register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4\, register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2\, control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_8|nand_3_1|output~0\, register_array_0|PC_register|ms_jk_ff_8|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~2\, register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0\, register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1\, register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_7|nand_3_1|output~0\, register_array_0|PC_register|ms_jk_ff_7|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~0\, register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1\, register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3\, register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_CLR_LO~3\, control_subsystem_0|control_matrix|MA_CLR_LO~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_3_2|output\, alu_subsystem_0|alu_rot_0|and_3_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_3_0|output~2\, alu_subsystem_0|alu_rot_0|and_3_0|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5\, alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_9_0|output~2\, alu_subsystem_0|alu_rot_0|and_9_0|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_10_0|output~2\, alu_subsystem_0|alu_rot_0|and_10_0|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2\, register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LOAD[0]~7\, control_subsystem_0|control_matrix|LOAD[0]~7, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[0]~25\, alu_subsystem_0|alu_out_mux|output[0]~25, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[0]~26\, alu_subsystem_0|alu_out_mux|output[0]~26, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[2]~27\, alu_subsystem_0|alu_out_mux|output[2]~27, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[2]~28\, alu_subsystem_0|alu_out_mux|output[2]~28, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[2]~29\, alu_subsystem_0|alu_out_mux|output[2]~29, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[2]~30\, alu_subsystem_0|alu_out_mux|output[2]~30, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[7]~35\, alu_subsystem_0|alu_out_mux|output[7]~35, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[7]~36\, alu_subsystem_0|alu_out_mux|output[7]~36, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[7]~37\, alu_subsystem_0|alu_out_mux|output[7]~37, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[7]~38\, alu_subsystem_0|alu_out_mux|output[7]~38, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[10]~39\, alu_subsystem_0|alu_out_mux|output[10]~39, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[10]~40\, alu_subsystem_0|alu_out_mux|output[10]~40, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[10]~41\, alu_subsystem_0|alu_out_mux|output[10]~41, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[10]~42\, alu_subsystem_0|alu_out_mux|output[10]~42, top_level, 1
instance = comp, \START~I\, START, top_level, 1
instance = comp, \mem_data_bus_in[0]~I\, mem_data_bus_in[0], top_level, 1
instance = comp, \FP_DEPOSIT~I\, FP_DEPOSIT, top_level, 1
instance = comp, \mem_data_bus_in[3]~I\, mem_data_bus_in[3], top_level, 1
instance = comp, \mem_data_bus_in[9]~I\, mem_data_bus_in[9], top_level, 1
instance = comp, \mem_data_bus_in[11]~I\, mem_data_bus_in[11], top_level, 1
instance = comp, \clk_in~I\, clk_in, top_level, 1
instance = comp, \END_STATE~I\, END_STATE, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|and_1|output~1\, control_subsystem_0|clock_generator_0|and_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0\, control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0, top_level, 1
instance = comp, \not_reset~I\, not_reset, top_level, 1
instance = comp, \ASSERT_CONTROL~I\, ASSERT_CONTROL, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|END_STATE_out\, control_subsystem_0|control_matrix|END_STATE_out, top_level, 1
instance = comp, \NEXT_STATE~I\, NEXT_STATE, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output\, control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LOAD[0]~6\, control_subsystem_0|control_matrix|LOAD[0]~6, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2\, control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output\, control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl\, control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~2\, control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~4\, control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~4, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_IN_SEL~2\, control_subsystem_0|control_matrix|MD_IN_SEL~2, top_level, 1
instance = comp, \mem_data_bus_in[1]~I\, mem_data_bus_in[1], top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3\, register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2\, control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LOAD[1]~4\, control_subsystem_0|control_matrix|LOAD[1]~4, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|LOAD[1]~5\, control_subsystem_0|control_matrix|LOAD[1]~5, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|OPR_INS~1\, control_subsystem_0|control_matrix|OPR_INS~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|NEXT_STATE~6\, control_subsystem_0|control_matrix|NEXT_STATE~6, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|NEXT_STATE_out~1\, control_subsystem_0|control_matrix|NEXT_STATE_out~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0\, control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1\, control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \IRQ~I\, IRQ, top_level, 1
instance = comp, \IRQ_ON~I\, IRQ_ON, top_level, 1
instance = comp, \control_subsystem_0|IRQ_signal\, control_subsystem_0|IRQ_signal, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_CLR_LO~2\, control_subsystem_0|control_matrix|MA_CLR_LO~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|NEXT_STATE~7\, control_subsystem_0|control_matrix|NEXT_STATE~7, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_HI~5\, control_subsystem_0|control_matrix|PC_LOAD_HI~5, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|END_STATE~2\, control_subsystem_0|control_matrix|END_STATE~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|END_STATE~3\, control_subsystem_0|control_matrix|END_STATE~3, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0\, control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0, top_level, 1
instance = comp, \FP_ADDR_LOAD~I\, FP_ADDR_LOAD, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \FP_EXAMINE~I\, FP_EXAMINE, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1\, control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \STEP~I\, STEP, top_level, 1
instance = comp, \HRQ~I\, HRQ, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~1\, control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1\, control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2\, control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1\, control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2\, control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3\, control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1\, control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~1\, control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1\, control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~2\, control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_5|output~2, top_level, 1
instance = comp, \control_subsystem_0|clock_generator_0|or_1|output~0\, control_subsystem_0|clock_generator_0|or_1|output~0, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2\, control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0\, control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2\, control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_LOAD~5\, control_subsystem_0|control_matrix|MD_LOAD~5, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_LOAD~8\, control_subsystem_0|control_matrix|MD_LOAD~8, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_LOAD~6\, control_subsystem_0|control_matrix|MD_LOAD~6, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0\, control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4\, register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2\, register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_INC~4\, control_subsystem_0|control_matrix|ALU_INC~4, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_HI~6\, control_subsystem_0|control_matrix|PC_LOAD_HI~6, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_HI~9\, control_subsystem_0|control_matrix|PC_LOAD_HI~9, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0\, control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_LO~1\, control_subsystem_0|control_matrix|PC_LOAD_LO~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_HI~8\, control_subsystem_0|control_matrix|PC_LOAD_HI~8, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~3\, register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~3, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_11|nand_3_1|output~0\, register_array_0|PC_register|ms_jk_ff_11|nand_3_1|output~0, top_level, 1
instance = comp, \control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1\, control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_CLR_HI~2\, control_subsystem_0|control_matrix|PC_CLR_HI~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0\, register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1\, register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~2\, control_subsystem_0|control_matrix|MD_BUS_SEL~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1\, control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_BUS_SEL~0\, control_subsystem_0|control_matrix|PC_BUS_SEL~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~3\, control_subsystem_0|control_matrix|MD_BUS_SEL~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~5\, control_subsystem_0|control_matrix|MD_BUS_SEL~5, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~6\, control_subsystem_0|control_matrix|MD_BUS_SEL~6, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~13\, register_array_0|output_mux|output~13, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_INC~1\, control_subsystem_0|control_matrix|ALU_INC~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1\, control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0\, control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2\, control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2, top_level, 1
instance = comp, \control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~3\, control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3\, control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5\, control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~0\, register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1\, register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_COMP~3\, control_subsystem_0|control_matrix|ALU_COMP~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1, top_level, 1
instance = comp, \mem_data_bus_in[10]~I\, mem_data_bus_in[10], top_level, 1
instance = comp, \register_array_0|md_input_mux_0|output[10]~4\, register_array_0|md_input_mux_0|output[10]~4, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_ROT_1~0\, control_subsystem_0|control_matrix|ALU_ROT_1~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_ROT_2\, control_subsystem_0|control_matrix|ALU_ROT_2, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1\, alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1, top_level, 1
instance = comp, \mem_data_bus_in[8]~I\, mem_data_bus_in[8], top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|alu_rot_0~2\, alu_subsystem_0|alu_rot_0|alu_rot_0~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_BUS_SEL~7\, control_subsystem_0|control_matrix|MD_BUS_SEL~7, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_CLEAR~2\, control_subsystem_0|control_matrix|ALU_CLEAR~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_CLEAR~3\, control_subsystem_0|control_matrix|ALU_CLEAR~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_BUS_SEL~1\, control_subsystem_0|control_matrix|PC_BUS_SEL~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_BUS_SEL~2\, control_subsystem_0|control_matrix|PC_BUS_SEL~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_BUS_SEL~3\, control_subsystem_0|control_matrix|PC_BUS_SEL~3, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~0\, register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1\, register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~5\, register_array_0|output_mux|output~5, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_8|output~0\, alu_subsystem_0|alu_clr_0|and_8|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1\, alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_8_0|output~0\, alu_subsystem_0|alu_rot_0|and_8_0|output~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_ROT_1\, control_subsystem_0|control_matrix|ALU_ROT_1, top_level, 1
instance = comp, \register_array_0|output_mux|output~12\, register_array_0|output_mux|output~12, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_9|output~0\, alu_subsystem_0|alu_clr_0|and_9|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1\, alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_9_2|output\, alu_subsystem_0|alu_rot_0|and_9_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_8|output~1\, alu_subsystem_0|alu_rot_0|or_3_8|output~1, top_level, 1
instance = comp, \register_array_0|md_input_mux_0|output[8]~2\, register_array_0|md_input_mux_0|output[8]~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_9_1|output\, alu_subsystem_0|alu_rot_0|and_9_1|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_10|output\, alu_subsystem_0|alu_rot_0|or_3_10|output, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_10|nand_3_1|output~0\, register_array_0|PC_register|ms_jk_ff_10|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~4\, register_array_0|output_mux|output~4, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[11]~5\, alu_subsystem_0|alu_out_mux|output[11]~5, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[0]~0\, alu_subsystem_0|alu_out_mux|output[0]~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|AC_LOAD~1\, control_subsystem_0|control_matrix|AC_LOAD~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1\, control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|GROUP_1~0\, control_subsystem_0|control_matrix|GROUP_1~0, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|AC_LOAD~2\, control_subsystem_0|control_matrix|AC_LOAD~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3\, control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|AC_LOAD~3\, control_subsystem_0|control_matrix|AC_LOAD~3, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0\, register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[11]~6\, alu_subsystem_0|alu_out_mux|output[11]~6, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[11]~7\, alu_subsystem_0|alu_out_mux|output[11]~7, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[11]~8\, alu_subsystem_0|alu_out_mux|output[11]~8, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[11]~9\, alu_subsystem_0|alu_out_mux|output[11]~9, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_11|output~0\, alu_subsystem_0|alu_clr_0|and_11|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1\, alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_10_2|output\, alu_subsystem_0|alu_rot_0|and_10_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8\, alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_9|output~1\, alu_subsystem_0|alu_rot_0|or_3_9|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_11|output~4\, alu_subsystem_0|alu_rot_0|or_3_11|output~4, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_CLR_HI~3\, control_subsystem_0|control_matrix|PC_CLR_HI~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_LO~2\, control_subsystem_0|control_matrix|PC_LOAD_LO~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2\, register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~9\, register_array_0|output_mux|output~9, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_2|output~0\, alu_subsystem_0|alu_clr_0|and_2|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~8\, alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~8, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2\, alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2, top_level, 1
instance = comp, \register_array_0|output_mux|output~6\, register_array_0|output_mux|output~6, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3\, alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4\, alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|and_4|output\, alu_subsystem_0|alu_inc_0|and_4|output, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0\, control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_2_2|output\, alu_subsystem_0|alu_rot_0|and_2_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_1_0|output~2\, alu_subsystem_0|alu_rot_0|and_1_0|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_1|output\, alu_subsystem_0|alu_rot_0|or_3_1|output, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[1]~1\, alu_subsystem_0|alu_out_mux|output[1]~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~2\, register_array_0|output_mux|output~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[1]~2\, alu_subsystem_0|alu_out_mux|output[1]~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_0|output~1\, alu_subsystem_0|alu_rot_0|or_3_0|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|and_1|output\, alu_subsystem_0|alu_inc_0|and_1|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_0_2|output\, alu_subsystem_0|alu_rot_0|and_0_2|output, top_level, 1
instance = comp, \register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6\, register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6, top_level, 1
instance = comp, \register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3\, register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5\, register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5, top_level, 1
instance = comp, \register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1\, register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_0|output~2\, alu_subsystem_0|alu_rot_0|or_3_0|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[1]~3\, alu_subsystem_0|alu_out_mux|output[1]~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[1]~4\, alu_subsystem_0|alu_out_mux|output[1]~4, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_1|output~0\, alu_subsystem_0|alu_clr_0|and_1|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0\, alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1\, alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_2_0|output~0\, alu_subsystem_0|alu_rot_0|and_2_0|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_2|output~1\, alu_subsystem_0|alu_rot_0|or_3_2|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_5|output~3\, alu_subsystem_0|alu_rot_0|or_3_5|output~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6, top_level, 1
instance = comp, \alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1\, alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|PC_LOAD_HI~7\, control_subsystem_0|control_matrix|PC_LOAD_HI~7, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_INC~5\, control_subsystem_0|control_matrix|ALU_INC~5, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|and_10|output\, alu_subsystem_0|alu_inc_0|and_10|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_6_1|output\, alu_subsystem_0|alu_rot_0|and_6_1|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_8_2|output\, alu_subsystem_0|alu_rot_0|and_8_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_7|output\, alu_subsystem_0|alu_rot_0|or_3_7|output, top_level, 1
instance = comp, \mem_data_bus_in[7]~I\, mem_data_bus_in[7], top_level, 1
instance = comp, \register_array_0|md_input_mux_0|output[7]~1\, register_array_0|md_input_mux_0|output[7]~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~11\, register_array_0|output_mux|output~11, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_7|output~0\, alu_subsystem_0|alu_clr_0|and_7|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1\, alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|and_7|output\, alu_subsystem_0|alu_inc_0|and_7|output, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3\, register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4\, register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~7\, register_array_0|output_mux|output~7, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_5|output~0\, alu_subsystem_0|alu_clr_0|and_5|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3\, alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_6|output~4\, alu_subsystem_0|alu_rot_0|or_3_6|output~4, top_level, 1
instance = comp, \mem_data_bus_in[6]~I\, mem_data_bus_in[6], top_level, 1
instance = comp, \register_array_0|md_input_mux_0|output[6]~0\, register_array_0|md_input_mux_0|output[6]~0, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|ALU_COMP~2\, control_subsystem_0|control_matrix|ALU_COMP~2, top_level, 1
instance = comp, \alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1\, alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1\, alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_3_1|output\, alu_subsystem_0|alu_rot_0|and_3_1|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_5_2|output\, alu_subsystem_0|alu_rot_0|and_5_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_4|output\, alu_subsystem_0|alu_rot_0|or_3_4|output, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3\, register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_CLR_HI~3\, control_subsystem_0|control_matrix|MA_CLR_HI~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_LOAD_LO~1\, control_subsystem_0|control_matrix|MA_LOAD_LO~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_CLR_HI~2\, control_subsystem_0|control_matrix|MA_CLR_HI~2, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_LOAD_HI~1\, control_subsystem_0|control_matrix|MA_LOAD_HI~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2\, register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2\, register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3\, register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_7|nand_3_1|output~0\, register_array_0|MA_register|ms_jk_ff_7|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~0\, register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1\, register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1, top_level, 1
instance = comp, \address_comparator_0|and_0|output~2\, address_comparator_0|and_0|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_LOAD~3\, control_subsystem_0|control_matrix|MD_LOAD~3, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MD_LOAD~7\, control_subsystem_0|control_matrix|MD_LOAD~7, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0\, register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3\, register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \mem_data_bus_in[2]~I\, mem_data_bus_in[2], top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3\, register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \mem_data_bus_in[4]~I\, mem_data_bus_in[4], top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3\, register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1, top_level, 1
instance = comp, \mem_data_bus_in[5]~I\, mem_data_bus_in[5], top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2\, register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1\, register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3\, register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1\, register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1, top_level, 1
instance = comp, \control_subsystem_0|control_matrix|MA_LOAD_LO~2\, control_subsystem_0|control_matrix|MA_LOAD_LO~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7\, register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3\, register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6\, register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2\, register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3\, register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0\, register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1\, alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2\, alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1\, register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2\, register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1\, register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1, top_level, 1
instance = comp, \alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0\, alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1\, register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2\, register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1\, register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|output_mux|output~10\, register_array_0|output_mux|output~10, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[3]~31\, alu_subsystem_0|alu_out_mux|output[3]~31, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[3]~33\, alu_subsystem_0|alu_out_mux|output[3]~33, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[3]~34\, alu_subsystem_0|alu_out_mux|output[3]~34, top_level, 1
instance = comp, \alu_subsystem_0|alu_out_mux|output[3]~32\, alu_subsystem_0|alu_out_mux|output[3]~32, top_level, 1
instance = comp, \alu_subsystem_0|alu_clr_0|and_3|output~0\, alu_subsystem_0|alu_clr_0|and_3|output~0, top_level, 1
instance = comp, \alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9\, alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|and_4_2|output\, alu_subsystem_0|alu_rot_0|and_4_2|output, top_level, 1
instance = comp, \alu_subsystem_0|alu_rot_0|or_3_3|output~1\, alu_subsystem_0|alu_rot_0|or_3_3|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1\, register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_8|nand_3_1|output~0\, register_array_0|MA_register|ms_jk_ff_8|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_9|nand_3_1|output~0\, register_array_0|MA_register|ms_jk_ff_9|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~0\, register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1\, register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_10|nand_3_1|output~0\, register_array_0|MA_register|ms_jk_ff_10|nand_3_1|output~0, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1\, register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1\, register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2\, register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3\, register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3, top_level, 1
instance = comp, \register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1\, register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1, top_level, 1
instance = comp, \mem_data_bus_out[0]~I\, mem_data_bus_out[0], top_level, 1
instance = comp, \mem_data_bus_out[1]~I\, mem_data_bus_out[1], top_level, 1
instance = comp, \mem_data_bus_out[2]~I\, mem_data_bus_out[2], top_level, 1
instance = comp, \mem_data_bus_out[3]~I\, mem_data_bus_out[3], top_level, 1
instance = comp, \mem_data_bus_out[4]~I\, mem_data_bus_out[4], top_level, 1
instance = comp, \mem_data_bus_out[5]~I\, mem_data_bus_out[5], top_level, 1
instance = comp, \mem_data_bus_out[6]~I\, mem_data_bus_out[6], top_level, 1
instance = comp, \mem_data_bus_out[7]~I\, mem_data_bus_out[7], top_level, 1
instance = comp, \mem_data_bus_out[8]~I\, mem_data_bus_out[8], top_level, 1
instance = comp, \mem_data_bus_out[9]~I\, mem_data_bus_out[9], top_level, 1
instance = comp, \mem_data_bus_out[10]~I\, mem_data_bus_out[10], top_level, 1
instance = comp, \mem_data_bus_out[11]~I\, mem_data_bus_out[11], top_level, 1
instance = comp, \mem_addr_bus_out[0]~I\, mem_addr_bus_out[0], top_level, 1
instance = comp, \mem_addr_bus_out[1]~I\, mem_addr_bus_out[1], top_level, 1
instance = comp, \mem_addr_bus_out[2]~I\, mem_addr_bus_out[2], top_level, 1
instance = comp, \mem_addr_bus_out[3]~I\, mem_addr_bus_out[3], top_level, 1
instance = comp, \mem_addr_bus_out[4]~I\, mem_addr_bus_out[4], top_level, 1
instance = comp, \mem_addr_bus_out[5]~I\, mem_addr_bus_out[5], top_level, 1
instance = comp, \mem_addr_bus_out[6]~I\, mem_addr_bus_out[6], top_level, 1
instance = comp, \mem_addr_bus_out[7]~I\, mem_addr_bus_out[7], top_level, 1
instance = comp, \mem_addr_bus_out[8]~I\, mem_addr_bus_out[8], top_level, 1
instance = comp, \mem_addr_bus_out[9]~I\, mem_addr_bus_out[9], top_level, 1
instance = comp, \mem_addr_bus_out[10]~I\, mem_addr_bus_out[10], top_level, 1
instance = comp, \mem_addr_bus_out[11]~I\, mem_addr_bus_out[11], top_level, 1
instance = comp, \HLT_indicator~I\, HLT_indicator, top_level, 1
instance = comp, \RUN_indicator~I\, RUN_indicator, top_level, 1
