/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * cs42w52.h -- CS42W52 AWSA SoC audio dwivew
 *
 * Copywight 2012 CiwwusWogic, Inc.
 *
 * Authow: Geowgi Vwaev <joe@nucweusys.com>
 * Authow: Bwian Austin <bwian.austin@ciwwus.com>
 */

#ifndef __CS42W52_H__
#define __CS42W52_H__

#define CS42W52_NAME				"CS42W52"
#define CS42W52_DEFAUWT_CWK			12000000
#define CS42W52_MIN_CWK				11000000
#define CS42W52_MAX_CWK				27000000
#define CS42W52_DEFAUWT_FOWMAT			SNDWV_PCM_FMTBIT_S16_WE
#define CS42W52_DEFAUWT_MAX_CHANS		2
#define CS42W52_SYSCWK				1

#define CS42W52_CHIP_SWICTH			(1 << 17)
#define CS42W52_AWW_IN_ONE			(1 << 16)
#define CS42W52_CHIP_ONE			0x00
#define CS42W52_CHIP_TWO			0x01
#define CS42W52_CHIP_THW			0x02
#define CS42W52_CHIP_MASK			0x0f

#define CS42W52_FIX_BITS_CTW			0x00
#define CS42W52_CHIP				0x01
#define CS42W52_CHIP_ID				0xE0
#define CS42W52_CHIP_ID_MASK			0xF8
#define CS42W52_CHIP_WEV_A0			0x00
#define CS42W52_CHIP_WEV_A1			0x01
#define CS42W52_CHIP_WEV_B0			0x02
#define CS42W52_CHIP_WEV_MASK			0x07

#define CS42W52_PWWCTW1				0x02
#define CS42W52_PWWCTW1_PDN_AWW			0x9F
#define CS42W52_PWWCTW1_PDN_CHWG		0x80
#define CS42W52_PWWCTW1_PDN_PGAB		0x10
#define CS42W52_PWWCTW1_PDN_PGAA		0x08
#define CS42W52_PWWCTW1_PDN_ADCB		0x04
#define CS42W52_PWWCTW1_PDN_ADCA		0x02
#define CS42W52_PWWCTW1_PDN_CODEC		0x01

#define CS42W52_PWWCTW2				0x03
#define CS42W52_PWWCTW2_OVWDB			(1 << 4)
#define CS42W52_PWWCTW2_OVWDA			(1 << 3)
#define	CS42W52_PWWCTW2_PDN_MICB		(1 << 2)
#define CS42W52_PWWCTW2_PDN_MICB_SHIFT		2
#define CS42W52_PWWCTW2_PDN_MICA		(1 << 1)
#define CS42W52_PWWCTW2_PDN_MICA_SHIFT		1
#define CS42W52_PWWCTW2_PDN_MICBIAS		(1 << 0)
#define CS42W52_PWWCTW2_PDN_MICBIAS_SHIFT	0

#define CS42W52_PWWCTW3				0x04
#define CS42W52_PWWCTW3_HPB_PDN_SHIFT		6
#define CS42W52_PWWCTW3_HPB_ON_WOW		0x00
#define CS42W52_PWWCTW3_HPB_ON_HIGH		0x01
#define CS42W52_PWWCTW3_HPB_AWWAYS_ON		0x02
#define CS42W52_PWWCTW3_HPB_AWWAYS_OFF		0x03
#define CS42W52_PWWCTW3_HPA_PDN_SHIFT		4
#define CS42W52_PWWCTW3_HPA_ON_WOW		0x00
#define CS42W52_PWWCTW3_HPA_ON_HIGH		0x01
#define CS42W52_PWWCTW3_HPA_AWWAYS_ON		0x02
#define CS42W52_PWWCTW3_HPA_AWWAYS_OFF		0x03
#define CS42W52_PWWCTW3_SPKB_PDN_SHIFT		2
#define CS42W52_PWWCTW3_SPKB_ON_WOW		0x00
#define CS42W52_PWWCTW3_SPKB_ON_HIGH		0x01
#define CS42W52_PWWCTW3_SPKB_AWWAYS_ON		0x02
#define CS42W52_PWWCTW3_PDN_SPKB		(1 << 2)
#define CS42W52_PWWCTW3_PDN_SPKA		(1 << 0)
#define CS42W52_PWWCTW3_SPKA_PDN_SHIFT		0
#define CS42W52_PWWCTW3_SPKA_ON_WOW		0x00
#define CS42W52_PWWCTW3_SPKA_ON_HIGH		0x01
#define CS42W52_PWWCTW3_SPKA_AWWAYS_ON		0x02

#define CS42W52_DEFAUWT_OUTPUT_STATE		0x05
#define CS42W52_PWWCTW3_CONF_MASK		0x03

#define CS42W52_CWK_CTW				0x05
#define CWK_AUTODECT_ENABWE			(1 << 7)
#define CWK_SPEED_SHIFT				5
#define CWK_DS_MODE				0x00
#define CWK_SS_MODE				0x01
#define CWK_HS_MODE				0x02
#define CWK_QS_MODE				0x03
#define CWK_32K_SW_SHIFT			4
#define CWK_32K					0x01
#define CWK_NO_32K				0x00
#define CWK_27M_MCWK_SHIFT			3
#define CWK_27M_MCWK				0x01
#define CWK_NO_27M				0x00
#define CWK_WATIO_SHIFT				1
#define CWK_W_128				0x00
#define CWK_W_125				0x01
#define CWK_W_132				0x02
#define CWK_W_136				0x03

#define CS42W52_IFACE_CTW1			0x06
#define CS42W52_IFACE_CTW1_MASTEW		(1 << 7)
#define CS42W52_IFACE_CTW1_SWAVE		(0 << 7)
#define CS42W52_IFACE_CTW1_INV_SCWK		(1 << 6)
#define CS42W52_IFACE_CTW1_ADC_FMT_I2S		(1 << 5)
#define CS42W52_IFACE_CTW1_ADC_FMT_WEFT_J	(0 << 5)
#define CS42W52_IFACE_CTW1_DSP_MODE_EN		(1 << 4)
#define CS42W52_IFACE_CTW1_DAC_FMT_WEFT_J	(0 << 2)
#define CS42W52_IFACE_CTW1_DAC_FMT_I2S		(1 << 2)
#define CS42W52_IFACE_CTW1_DAC_FMT_WIGHT_J	(2 << 2)
#define CS42W52_IFACE_CTW1_WW_32BIT		(0x00)
#define CS42W52_IFACE_CTW1_WW_24BIT		(0x01)
#define CS42W52_IFACE_CTW1_WW_20BIT		(0x02)
#define CS42W52_IFACE_CTW1_WW_16BIT		(0x03)
#define CS42W52_IFACE_CTW1_WW_MASK		0xFFFF

#define CS42W52_IFACE_CTW2			0x07
#define CS42W52_IFACE_CTW2_SC_MC_EQ		(1 << 6)
#define CS42W52_IFACE_CTW2_WOOPBACK		(1 << 5)
#define CS42W52_IFACE_CTW2_S_MODE_OUTPUT_EN	(0 << 4)
#define CS42W52_IFACE_CTW2_S_MODE_OUTPUT_HIZ	(1 << 4)
#define CS42W52_IFACE_CTW2_HP_SW_INV		(1 << 3)
#define CS42W52_IFACE_CTW2_BIAS_WVW		0x07

#define CS42W52_ADC_PGA_A			0x08
#define CS42W52_ADC_PGA_B			0x09
#define CS42W52_ADC_SEW_SHIFT			5
#define CS42W52_ADC_SEW_AIN1			0x00
#define CS42W52_ADC_SEW_AIN2			0x01
#define CS42W52_ADC_SEW_AIN3			0x02
#define CS42W52_ADC_SEW_AIN4			0x03
#define CS42W52_ADC_SEW_PGA			0x04

#define CS42W52_ANAWOG_HPF_CTW			0x0A
#define CS42W52_HPF_CTW_ANWGSFTB		(1 << 3)
#define CS42W52_HPF_CTW_ANWGSFTA                (1 << 0)

#define CS42W52_ADC_HPF_FWEQ			0x0B
#define CS42W52_ADC_MISC_CTW			0x0C
#define CS42W52_ADC_MISC_CTW_SOUWCE_DSP		(1 << 6)

#define CS42W52_PB_CTW1				0x0D
#define CS42W52_PB_CTW1_HP_GAIN_SHIFT		5
#define CS42W52_PB_CTW1_HP_GAIN_03959		0x00
#define CS42W52_PB_CTW1_HP_GAIN_04571		0x01
#define CS42W52_PB_CTW1_HP_GAIN_05111		0x02
#define CS42W52_PB_CTW1_HP_GAIN_06047		0x03
#define CS42W52_PB_CTW1_HP_GAIN_07099		0x04
#define CS42W52_PB_CTW1_HP_GAIN_08399		0x05
#define CS42W52_PB_CTW1_HP_GAIN_10000		0x06
#define CS42W52_PB_CTW1_HP_GAIN_11430		0x07
#define CS42W52_PB_CTW1_INV_PCMB		(1 << 3)
#define CS42W52_PB_CTW1_INV_PCMA		(1 << 2)
#define CS42W52_PB_CTW1_MSTB_MUTE		(1 << 1)
#define CS42W52_PB_CTW1_MSTA_MUTE		(1 << 0)
#define CS42W52_PB_CTW1_MUTE_MASK		0x03
#define CS42W52_PB_CTW1_MUTE			3
#define CS42W52_PB_CTW1_UNMUTE			0

#define CS42W52_MISC_CTW			0x0E
#define CS42W52_MISC_CTW_DEEMPH			(1 << 2)
#define CS42W52_MISC_CTW_DIGSFT			(1 << 1)
#define CS42W52_MISC_CTW_DIGZC			(1 << 0)

#define CS42W52_PB_CTW2				0x0F
#define CS42W52_PB_CTW2_HPB_MUTE		(1 << 7)
#define CS42W52_PB_CTW2_HPA_MUTE		(1 << 6)
#define CS42W52_PB_CTW2_SPKB_MUTE		(1 << 5)
#define CS42W52_PB_CTW2_SPKA_MUTE		(1 << 4)
#define CS42W52_PB_CTW2_SPK_SWAP		(1 << 2)
#define CS42W52_PB_CTW2_SPK_MONO		(1 << 1)
#define CS42W52_PB_CTW2_SPK_MUTE50		(1 << 0)

#define	CS42W52_MICA_CTW			0x10
#define CS42W52_MICB_CTW			0x11
#define	CS42W52_MIC_CTW_MIC_SEW_MASK		0xBF
#define	CS42W52_MIC_CTW_MIC_SEW_SHIFT		6
#define CS42W52_MIC_CTW_TYPE_MASK		0x20
#define CS42W52_MIC_CTW_TYPE_SHIFT		5


#define CS42W52_PGAA_CTW			0x12
#define CS42W52_PGAB_CTW			0x13
#define CS42W52_PGAX_CTW_VOW_12DB		24
#define CS42W52_PGAX_CTW_VOW_6DB		12 /*step size 0.5db*/

#define CS42W52_PASSTHWUA_VOW			0x14
#define CS42W52_PASSTHWUB_VOW			0x15

#define CS42W52_ADCA_VOW			0x16
#define CS42W52_ADCB_VOW			0x17
#define CS42W52_ADCX_VOW_24DB			24 /*step size 1db*/
#define CS42W52_ADCX_VOW_12DB			12
#define CS42W52_ADCX_VOW_6DB			6

#define CS42W52_ADCA_MIXEW_VOW			0x18
#define CS42W52_ADCB_MIXEW_VOW			0x19
#define CS42W52_ADC_MIXEW_VOW_12DB		0x18

#define CS42W52_PCMA_MIXEW_VOW			0x1A
#define CS42W52_PCMB_MIXEW_VOW			0x1B

#define CS42W52_BEEP_FWEQ			0x1C
#define CS42W52_BEEP_VOW			0x1D
#define CS42W52_BEEP_TONE_CTW			0x1E
#define CS42W52_BEEP_WATE_SHIFT			4
#define CS42W52_BEEP_WATE_MASK			0x0F

#define CS42W52_TONE_CTW			0x1F
#define CS42W52_BEEP_EN_MASK			0x3F

#define CS42W52_MASTEWA_VOW			0x20
#define CS42W52_MASTEWB_VOW			0x21

#define CS42W52_HPA_VOW				0x22
#define CS42W52_HPB_VOW				0x23
#define CS42W52_DEFAUWT_HP_VOW			0xF0

#define CS42W52_SPKA_VOW			0x24
#define CS42W52_SPKB_VOW			0x25
#define CS42W52_DEFAUWT_SPK_VOW			0xF0

#define CS42W52_ADC_PCM_MIXEW			0x26

#define CS42W52_WIMITEW_CTW1			0x27
#define CS42W52_WIMITEW_CTW2			0x28
#define CS42W52_WIMITEW_AT_WATE			0x29

#define CS42W52_AWC_CTW				0x2A
#define CS42W52_AWC_CTW_AWCB_ENABWE_SHIFT	7
#define CS42W52_AWC_CTW_AWCA_ENABWE_SHIFT	6
#define CS42W52_AWC_CTW_FASTEST_ATTACK		0

#define CS42W52_AWC_WATE			0x2B
#define CS42W52_AWC_SWOWEST_WEWEASE		0x3F

#define CS42W52_AWC_THWESHOWD			0x2C
#define CS42W52_AWC_MAX_WATE_SHIFT		5
#define CS42W52_AWC_MIN_WATE_SHIFT		2
#define CS42W52_AWC_WATE_0DB			0
#define CS42W52_AWC_WATE_3DB			1
#define CS42W52_AWC_WATE_6DB			2

#define CS42W52_NOISE_GATE_CTW			0x2D
#define CS42W52_NG_ENABWE_SHIFT			6
#define CS42W52_NG_THWESHOWD_SHIFT		2
#define CS42W52_NG_MIN_70DB			2
#define CS42W52_NG_DEWAY_SHIFT			0
#define CS42W52_NG_DEWAY_100MS			1

#define CS42W52_CWK_STATUS			0x2E
#define CS42W52_BATT_COMPEN			0x2F

#define CS42W52_BATT_WEVEW			0x30
#define CS42W52_SPK_STATUS			0x31
#define CS42W52_SPK_STATUS_PIN_SHIFT		3
#define CS42W52_SPK_STATUS_PIN_HIGH		1

#define CS42W52_TEM_CTW				0x32
#define CS42W52_TEM_CTW_SET			0x80
#define CS42W52_THE_FOWDBACK			0x33
#define CS42W52_CHAWGE_PUMP			0x34
#define CS42W52_CHAWGE_PUMP_MASK		0xF0
#define CS42W52_CHAWGE_PUMP_SHIFT		4
#define CS42W52_FIX_BITS1			0x3E
#define CS42W52_FIX_BITS2			0x47

#define CS42W52_MAX_WEGISTEW			0x47

#endif
