$date
   Thu Dec  7 03:09:41 2023
$end

$version
  2023.2
  $dumpfile ("half_adder.vcd") 
$end

$timescale
  1ps
$end

$scope module half_adder_tb $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var wire 1 # S $end
$var wire 1 $ C $end
$scope module UUT $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 # S $end
$var wire 1 $ C $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
0$
0%
0&
$end

#10000
1"
1#
1&

#20000
1!
0"
1%
0&

#30000
1"
0#
1$
1&
