<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mmult.cpp:19:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="load-store-loop12.load.3," ID="Aseq" BundleName="A_port" VarName="A" LoopLoc="mmult.cpp:19:2" LoopName="anonymous" ParentFunc="mmult(int const*, int const*, int*)" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mmult.cpp:20:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="load-store-loop9.load.3," ID="Bseq" BundleName="B_port" VarName="B" LoopLoc="mmult.cpp:20:2" LoopName="anonymous" ParentFunc="mmult(int const*, int const*, int*)" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mmult.cpp:30:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" OldID="load-store-loop.store.7," ID="Cseq" BundleName="C_port" VarName="C" LoopLoc="mmult.cpp:30:2" LoopName="anonymous" ParentFunc="mmult(int const*, int const*, int*)" Length="64" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mmult.cpp:30:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Cseq" BundleName="C_port" VarName="C" LoopLoc="mmult.cpp:30:2" LoopName="anonymous" ParentFunc="mmult(int const*, int const*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mmult.cpp:20:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Bseq" BundleName="B_port" VarName="B" LoopLoc="mmult.cpp:20:2" LoopName="anonymous" ParentFunc="mmult(int const*, int const*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mmult.cpp:19:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Aseq" BundleName="A_port" VarName="A" LoopLoc="mmult.cpp:19:2" LoopName="anonymous" ParentFunc="mmult(int const*, int const*, int*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mmult.cpp:19:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'anonymous' has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A_port" LoopLoc="mmult.cpp:19:2" LoopName="anonymous" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mmult.cpp:20:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'anonymous' has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="B_port" LoopLoc="mmult.cpp:20:2" LoopName="anonymous" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mmult.cpp:30:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 32 in loop 'anonymous' has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="C_port" LoopLoc="mmult.cpp:30:2" LoopName="anonymous" Length="64" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

