[{"content":"","permalink":"http://localhost:1313/projects/fpga-accelerator/","summary":"åˆ©ç”¨ Vitis AI åŠ é€Ÿ YOLO æ¨¡å‹ï¼Œæ¨è«–é€Ÿåº¦æå‡ 800%ã€‚","title":"FPGA-Based Object Detection Accelerator"},{"content":"ä»Šå¤©ä¿®æ­£äº†ä¸Šé™å•é¡Œï¼Œä»¥åŠç ”ç©¶é—œæ–¼ç©ºé–“è¦åŠƒæœ€å¤§åˆ©ç”¨ç©ºé–“ç­‰å•é¡Œã€‚\n","permalink":"http://localhost:1313/daily/2025-12-16/","summary":"Admissible heuristic is safe, but too slow. Trying to over-estimate today.","title":"[DevLog] Tuning A* Heuristic for Power Routing"},{"content":"I am honored to announce that I will be speaking at\u0026hellip; (è©³ç´°å…§å®¹)\n","permalink":"http://localhost:1313/posts/news-2025-keynote/","summary":"I will be giving a talk at COSCUP 2025 about how RL transforms routing.","title":" [Invited Talk] AI Optimizations in EDA"},{"content":"ä»Šå¤©åœ¨èª¿æ•´ Global Router çš„ A* æ¼”ç®—æ³•ã€‚ åŸæœ¬å …æŒç”¨ Admissible Heuristic (ä¿è­‰æœ€çŸ­è·¯å¾‘)ï¼Œä½†åœ¨ 3nm è¤‡é›œåº¦ä¸‹æœå°‹ç©ºé–“å¯¦åœ¨å¤ªå¤§ï¼ŒRun time ç›´æ¥çˆ†ç‚¸ ğŸ’¥ã€‚\nä¸‹åˆå˜—è©¦æŠŠ H-cost æ¬Šé‡æ‹‰é«˜ (Over-estimation)ï¼Œé›–ç„¶çŠ§ç‰²äº†ä¸€é»é»ç·šé•·æœ€ä½³è§£ï¼Œä½†æ”¶æ–‚é€Ÿåº¦å¿«äº† 40%ã€‚ é€™å°±æ˜¯å·¥ç¨‹ä¸Šçš„ Trade-off å§ã€‚æ˜å¤©å†ä¾†è·‘å€‹ DRV (Design Rule Check) çœ‹çœ‹æœ‰æ²’æœ‰é•è¦ã€‚\n","permalink":"http://localhost:1313/daily/2025-12-14-astar-heuristic/","summary":"Admissible heuristic is safe, but too slow. Trying to over-estimate today.","title":"[DevLog] Tuning A* Heuristic for Power Routing"},{"content":"","permalink":"http://localhost:1313/posts/rtree-optimization/","summary":"Detailed analysis of R-Tree performance in Python vs C++.","title":"Optimizing R-Tree for EDA Routing"},{"content":"å‰›æŠŠ Google çš„ Gemma 2 (9B) æ¨¡å‹æ‹‰ä¸‹ä¾†è·‘ RAG æ¸¬è©¦ã€‚ ä¸å¾—ä¸èªªï¼ŒINT4 é‡åŒ–å¾Œçš„æ•ˆæœæ¯”é æœŸå¥½ï¼Œå°æ–¼ Verilog code generation çš„ç†è§£åŠ›å¾ˆä¸éŒ¯ã€‚\nä½†æ˜¯ï¼æˆ‘çš„ 10GB VRAM å·²ç¶“åœ¨å“€è™Ÿäº† ğŸ˜­ã€‚ åªè¦ Context Window ä¸€æ‹‰é•·ï¼Œé¦¬ä¸Š OOM (Out Of Memory)ã€‚ çœ‹ä¾†å‡ç´š RTX 5090 (32GB VRAM?) å·²ç¶“ä¸æ˜¯ç‚ºäº†ç©éŠæˆ²ï¼Œæ˜¯ç‚ºäº†ã€Œç”Ÿç”¢åŠ›ã€å•Šï¼(èªªæœè‡ªå·±çš„è—‰å£ +1)\n","permalink":"http://localhost:1313/daily/2025-12-12-local-llm/","summary":"VRAM is crying. I need that 5090.","title":"Testing Gemma 2 on RTX 3080"},{"content":"èŠ±äº†æ•´æ•´å…©å¤©æŠŠ YOLO çš„å¾Œè™•ç† (Post-processing) å¯«é€² PL ç«¯ã€‚ çµæœ Synthesis ä¸€è·‘å®Œï¼šWorst Negative Slack (WNS): -0.45nsã€‚ğŸ”´\nçœ‹ä¾†æ˜¯ Critical Path å¤ªé•·ï¼Œå¡åœ¨æŸå€‹ä¹˜æ³•å™¨å¾Œé¢ã€‚ åªå¥½ä¹–ä¹–å›å»åŠ  Pipeline Register åˆ‡å‰²æ™‚åºäº†ã€‚ è»Ÿé«”å·¥ç¨‹å¸«çœŸçš„å¾ˆå¹¸ç¦ï¼Œå¤šå¯«ä¸€è¡Œ code åªè¦å¹¾ç§’é˜ï¼›ç¡¬é«”å·¥ç¨‹å¸«å¤šåŠ ä¸€å€‹ stageï¼Œè¦é‡è·‘ 30 åˆ†é˜ Synthesis\u0026hellip; â˜•\n","permalink":"http://localhost:1313/daily/2025-12-10-vivado-synthesis/","summary":"Negative Slack -0.4ns. The joy of hardware design.","title":"Vivado Synthesis Timing Violation... Again"},{"content":"é€±æœ«è®“å¤§è…¦ä¼‘æ¯ä¸€ä¸‹ï¼Œä¸å¯« C++ï¼Œæ”¹ç© Minecraft çš„ Create Modã€‚ é›–ç„¶èªªæ˜¯æ”¾é¬†ï¼Œä½†ç‚ºäº†è“‹ä¸€å€‹å…¨è‡ªå‹•å®‰å±±å²©åˆé‡‘å·¥å» ï¼Œæˆ‘é‚„æ˜¯ç•«äº†æµç¨‹åœ–ï¼Œç”šè‡³ç®—äº†å‚³é€å¸¶çš„è½‰é€Ÿæ¯”\u0026hellip;\né€™æ ¹æœ¬æ˜¯æŠŠ ç”¢ç·šè‡ªå‹•åŒ– æ¬åˆ°éŠæˆ²è£¡åšå˜› ğŸ˜‚ã€‚ ä¸éçœ‹è‘—é½’è¼ªè½‰å‹•çš„æ©Ÿæ¢°çµæ§‹ï¼ŒçœŸçš„å¾ˆç™‚ç™’ã€‚\n","permalink":"http://localhost:1313/daily/2025-12-08-minecraft-create/","summary":"Building a fully automated andesite alloy factory.","title":"Sunday Relax: Minecraft Create Mod"},{"content":"","permalink":"http://localhost:1313/posts/2025-eda-learning/","summary":"","title":""},{"content":"","permalink":"http://localhost:1313/posts/my-workspace-setup/","summary":"","title":""},{"content":"Hello, I\u0026rsquo;m WeiXuan You (æ¸¸ç…’äº˜) ğŸ‘‹ Senior Software Engineer @ CHPT | EDA \u0026amp; AI Optimization Specializing in RL-based Routing, LLM Applications, and Hardware-Software Co-design.\næˆ‘æ˜¯éŠèµ°åœ¨ã€Œæ¼”ç®—æ³•ã€èˆ‡ã€Œæ™¶ç‰‡ç¡¬é«”ã€é‚Šç•Œçš„å·¥ç¨‹å¸«ã€‚æ“æœ‰åœ‹ç«‹è‡ºåŒ—ç§‘æŠ€å¤§å­¸é›»å­æ‰€ç¢©å£«å­¸ä½ (Rank 1/129)ï¼Œç›®å‰å°ˆæ³¨æ–¼ Electronic Design Automation (EDA) é ˜åŸŸï¼Œè‡´åŠ›æ–¼å¼•å…¥ Reinforcement Learning èˆ‡ Generative AI æŠ€è¡“ä¾†è§£æ±ºè¤‡é›œçš„é›»è·¯ä½ˆç·šèˆ‡ Power/Ground å„ªåŒ–å•é¡Œã€‚\nğŸš€ Core Focus EDA Optimization: Routing algorithms, Power/Ground network synthesis. AI on Chip: Model Quantization, FPGA Deployment (Vitis AI), Edge Computing. AI Applications: LLM Fine-tuning (Gemma), RAG, Agentic Workflows. ğŸ’¡ Why This Site? é€™è£¡ä¸åªæ˜¯å±¥æ­·ï¼Œæ›´æ˜¯æˆ‘çš„ [æˆé•·å¯¦é©—å®¤]ã€‚æˆ‘å°‡åœ¨é€™è£¡ç´€éŒ„ï¼š\nProject Devlogs: å¾ç„¡åˆ°æœ‰é–‹ç™¼ EDA å·¥å…·æˆ– AI å°ˆæ¡ˆçš„éç¨‹ã€‚ Career Path: å¾ç¢©å£«ç¬¬ä¸€ååˆ°è³‡æ·±å·¥ç¨‹å¸«ï¼Œå†åˆ°æŒ‘æˆ°é ‚å°–å¤–å•†çš„è½‰è·è»Œè·¡ã€‚ Life \u0026amp; Gears: å° PC ç¡¬é«” (å¦‚ RTX 5090 ç­‰å¾…ä¸­)ã€Minecraft æ¨¡çµ„èˆ‡ç”Ÿæ´»çš„ç†±æ„›ã€‚ Download Full Resume (PDF) | GitHub | Email Me\n","permalink":"http://localhost:1313/about/","summary":"\u003ch1 id=\"hello-im-weixuan-you-æ¸¸ç…’äº˜-\"\u003eHello, I\u0026rsquo;m WeiXuan You (æ¸¸ç…’äº˜) ğŸ‘‹\u003c/h1\u003e\n\u003cblockquote\u003e\n\u003cp\u003e\u003cstrong\u003eSenior Software Engineer @ CHPT | EDA \u0026amp; AI Optimization\u003c/strong\u003e\n\u003cem\u003eSpecializing in RL-based Routing, LLM Applications, and Hardware-Software Co-design.\u003c/em\u003e\u003c/p\u003e\u003c/blockquote\u003e\n\u003cp\u003eæˆ‘æ˜¯éŠèµ°åœ¨ã€Œæ¼”ç®—æ³•ã€èˆ‡ã€Œæ™¶ç‰‡ç¡¬é«”ã€é‚Šç•Œçš„å·¥ç¨‹å¸«ã€‚æ“æœ‰åœ‹ç«‹è‡ºåŒ—ç§‘æŠ€å¤§å­¸é›»å­æ‰€ç¢©å£«å­¸ä½ (Rank 1/129)ï¼Œç›®å‰å°ˆæ³¨æ–¼ \u003cstrong\u003eElectronic Design Automation (EDA)\u003c/strong\u003e é ˜åŸŸï¼Œè‡´åŠ›æ–¼å¼•å…¥ \u003cstrong\u003eReinforcement Learning\u003c/strong\u003e èˆ‡ \u003cstrong\u003eGenerative AI\u003c/strong\u003e æŠ€è¡“ä¾†è§£æ±ºè¤‡é›œçš„é›»è·¯ä½ˆç·šèˆ‡ Power/Ground å„ªåŒ–å•é¡Œã€‚\u003c/p\u003e\n\u003ch3 id=\"-core-focus\"\u003eğŸš€ Core Focus\u003c/h3\u003e\n\u003cul\u003e\n\u003cli\u003e\u003cstrong\u003eEDA Optimization:\u003c/strong\u003e Routing algorithms, Power/Ground network synthesis.\u003c/li\u003e\n\u003cli\u003e\u003cstrong\u003eAI on Chip:\u003c/strong\u003e Model Quantization, FPGA Deployment (Vitis AI), Edge Computing.\u003c/li\u003e\n\u003cli\u003e\u003cstrong\u003eAI Applications:\u003c/strong\u003e LLM Fine-tuning (Gemma), RAG, Agentic Workflows.\u003c/li\u003e\n\u003c/ul\u003e\n\u003ch3 id=\"-why-this-site\"\u003eğŸ’¡ Why This Site?\u003c/h3\u003e\n\u003cp\u003eé€™è£¡ä¸åªæ˜¯å±¥æ­·ï¼Œæ›´æ˜¯æˆ‘çš„ \u003cstrong\u003e[æˆé•·å¯¦é©—å®¤]\u003c/strong\u003eã€‚æˆ‘å°‡åœ¨é€™è£¡ç´€éŒ„ï¼š\u003c/p\u003e","title":"About Me"},{"content":"2025 - Present Senior Software Engineer (EDA \u0026amp; AI) Chunghwa Precision Test Tech (CHPT)\nLeading the development of next-gen automated routing tools.\nAutomated Power/Ground Routing Engine: å¾é›¶æ‰“é€ åŸºæ–¼ Graph Theory çš„é›»æºä½ˆç·šå¼•æ“ (C++/Python)ã€‚è§£æ±ºè¤‡é›œé›»è·¯ä¸­çš„ IR-Drop å•é¡Œï¼Œå¤§å¹…ç¸®çŸ­äººå·¥ä½ˆç·šæ™‚é–“ã€‚ PPA Optimization with Algorithms: æ‡‰ç”¨æ¼”ç®—æ³• (å¦‚ A*, Steiner Tree) åœ¨å¤§è¦æ¨¡ç¶²æ ¼ä¸­å°‹æ±‚ Power, Performance, Area çš„æœ€ä½³å¹³è¡¡é»ã€‚ AI-Assisted EDA Flow: å¯¦é©—æ€§å¼•å…¥ Reinforcement Learning èˆ‡ Predictive Models ä¾†é æ¸¬ä½ˆç·šæ“å¡å€ (Congestion Prediction)ï¼Œæå‡æ¨¡æ“¬æ•ˆç‡èˆ‡ä½ˆç·šæˆåŠŸç‡ã€‚ 2023 - 2024 R\u0026amp;D Substitute Service (Software Engineer) [Company Name]\nBridging academic research with industrial application.\nLegacy Code Refactoring: è² è²¬ç¶­è­·ä¸¦å„ªåŒ–èˆŠæœ‰ç³»çµ±ï¼Œé€éé‡æ§‹ (Refactoring) æå‡ç¨‹å¼ç¢¼å¯è®€æ€§èˆ‡åŸ·è¡Œæ•ˆç‡ã€‚ System Integration: å”åŠ©æ•´åˆè»Ÿç¡¬é«”ä»‹é¢ï¼Œç¢ºä¿æ¸¬è©¦æµç¨‹è‡ªå‹•åŒ– (Automation) èˆ‡è³‡æ–™ä¸²æ¥çš„ç©©å®šæ€§ã€‚ (è¨»ï¼šè‹¥æ­¤æœŸé–“æœ‰ç‰¹å®šå°ˆæ¡ˆï¼Œå»ºè­°è£œå……å¦‚ï¼šReduced testing time by 20% / Optimized memory usage\u0026hellip;) 2021 - 2023 Master\u0026rsquo;s Researcher (Rank 1/129) National Taipei University of Technology (NTUT)\nSpecialized in Edge AI Acceleration \u0026amp; Generative Models.\nHardware-Software Co-design: é€é Model Quantization (INT8) èˆ‡ Pruning æŠ€è¡“ï¼Œå°‡ YOLO æ¨¡å‹æˆåŠŸéƒ¨ç½²è‡³ Xilinx PYNQ-Z2 FPGAã€‚ 8x Inference Speedup: åˆ©ç”¨ Vitis HLS å„ªåŒ–åº•å±¤å·ç©é‹ç®—å–®å…ƒ (DPU)ï¼Œç›¸è¼ƒæ–¼ç´”è»Ÿé«”å¯¦ä½œï¼Œæ¨è«–é€Ÿåº¦æå‡ 800%ã€‚ Generative AI System: é–‹ç™¼åŸºæ–¼ VAE èˆ‡ Transformer çš„èªéŸ³è½‰æ›ç³»çµ±ï¼Œä¸¦æ•´åˆ PyQt æ‰“é€ å…¨ç«¯åœ–å½¢åŒ–ä»‹é¢ï¼Œå„ªåŒ–ä½¿ç”¨è€…é«”é©—ã€‚ Kaggle Achievements: ğŸ¥ˆ Top 2% (3/137) - Image Recognition Competition. ğŸ¥‰ Top 10% (12/132) - Taiwanese Speech Recognition (ASR). 2020 BIOS Firmware Engineer Intern Compal Electronics\nDeep dive into low-level system control.\nBIOS Feature Development: ä½¿ç”¨ C èªè¨€é–‹ç™¼ UEFI/BIOS æ–°åŠŸèƒ½ï¼Œæ·±å…¥ç†è§£ x86 æ¶æ§‹èˆ‡ç¡¬é«”åˆå§‹åŒ–æµç¨‹ã€‚ Test Automation: çµåˆ Python èˆ‡ OCR æŠ€è¡“ é–‹ç™¼è‡ªå‹•åŒ–é©—è­‰å·¥å…·ï¼Œå¤§å¹…é™ä½äººå·¥æ¸¬è©¦æˆæœ¬ä¸¦æå‡ Debug æ•ˆç‡ã€‚ ","permalink":"http://localhost:1313/career/","summary":"My journey from Top 1% Master\u0026rsquo;s Researcher to Senior EDA Engineer.","title":"Experience"},{"content":"","permalink":"http://localhost:1313/cv/","summary":"Senior Software Engineer specialized in EDA \u0026amp; AI Optimization.","title":"Resume"},{"content":"","permalink":"http://localhost:1313/projects/eda-router/","summary":"Using Reinforcement Learning to solve IR-Drop issues in 3nm process.","title":"RL-Based Power Routing"}]