	.text
	.amdgcn_target "amdgcn-amd-amdhsa--gfx942"
	.amdhsa_code_object_version 4
	.globl	matmul_kernel
	.p2align	8
	.type	matmul_kernel,@function
matmul_kernel:
.Lfunc_begin0:
	.cfi_sections .debug_frame
	.cfi_startproc
	.file	1 "/triton/python/test/unit/language" "test_core.py"
	.loc	1 5134 24 prologue_end
	s_load_dwordx4 s[8:11], s[0:1], 0x18
	s_load_dwordx2 s[14:15], s[0:1], 0x28
	v_mov_b32_e32 v77, v0
	.loc	1 5138 51
	v_lshrrev_b32_e32 v1, 3, v77
	.loc	1 5139 51
	v_lshlrev_b32_e32 v34, 4, v77
.Ltmp0:
	.file	2 "/triton/python/triton/language" "standard.py"
	.loc	2 40 22
	s_waitcnt lgkmcnt(0)
	s_add_i32 s3, s8, 0x7f
	.loc	2 40 28 is_stmt 0
	s_ashr_i32 s4, s3, 31
	s_lshr_b32 s4, s4, 25
	s_add_i32 s3, s3, s4
	s_ashr_i32 s3, s3, 7
.Ltmp1:
	.loc	1 5137 19 is_stmt 1
	s_abs_i32 s16, s3
	v_cvt_f32_u32_e32 v0, s16
	s_sub_i32 s17, 0, s16
	.loc	1 5134 24
	s_load_dwordx4 s[4:7], s[0:1], 0x0
	s_load_dwordx2 s[12:13], s[0:1], 0x10
	.loc	1 5137 19
	s_abs_i32 s0, s2
	v_rcp_iflag_f32_e32 v0, v0
	s_xor_b32 s1, s2, s3
	s_ashr_i32 s1, s1, 31
	v_mul_f32_e32 v0, 0x4f7ffffe, v0
	v_cvt_u32_f32_e32 v0, v0
	s_nop 0
	v_readfirstlane_b32 s18, v0
	s_mul_i32 s17, s17, s18
	s_mul_hi_u32 s17, s18, s17
	s_add_i32 s18, s18, s17
	s_mul_hi_u32 s17, s0, s18
	s_mul_i32 s18, s17, s16
	s_sub_i32 s0, s0, s18
	s_add_i32 s19, s17, 1
	s_sub_i32 s18, s0, s16
	s_cmp_ge_u32 s0, s16
	s_cselect_b32 s17, s19, s17
	s_cselect_b32 s0, s18, s0
	s_add_i32 s18, s17, 1
	s_cmp_ge_u32 s0, s16
	s_cselect_b32 s0, s18, s17
	.loc	1 5138 68
	s_abs_i32 s16, s8
	v_cvt_f32_u32_e32 v0, s16
	.loc	1 5137 19
	s_xor_b32 s0, s0, s1
	s_sub_i32 s17, s0, s1
	s_mul_i32 s0, s17, s3
	.loc	1 5138 68
	v_rcp_iflag_f32_e32 v0, v0
	s_sub_i32 s0, s2, s0
	.loc	1 5138 23 is_stmt 0
	s_lshl_b32 s8, s0, 7
	.loc	1 5138 68
	s_sub_i32 s1, 0, s16
	v_mul_f32_e32 v0, 0x4f7ffffe, v0
	v_cvt_u32_f32_e32 v0, v0
	.loc	1 5138 38
	v_or_b32_e32 v2, s8, v1
	.loc	1 5138 68
	s_bfe_i32 s0, s0, 0x10018
	v_add_u32_e32 v2, s0, v2
	v_mul_lo_u32 v4, s1, v0
	v_mul_hi_u32 v4, v0, v4
	v_xor_b32_e32 v3, s0, v2
	v_add_u32_e32 v0, v0, v4
	v_mul_hi_u32 v4, v3, v0
	v_mul_lo_u32 v4, v4, s16
	v_sub_u32_e32 v3, v3, v4
	v_subrev_u32_e32 v4, s16, v3
	v_cmp_le_u32_e32 vcc, s16, v3
	.loc	1 5139 68 is_stmt 1
	s_bfe_i32 s2, s17, 0x10017
	.loc	1 5142 40
	s_lshl_b32 s3, s14, 4
	.loc	1 5138 68
	v_cndmask_b32_e32 v3, v3, v4, vcc
	v_subrev_u32_e32 v4, s16, v3
	v_cmp_le_u32_e32 vcc, s16, v3
	s_nop 1
	v_cndmask_b32_e32 v3, v3, v4, vcc
	v_add_u32_e32 v4, 32, v2
	v_xor_b32_e32 v4, s0, v4
	v_mul_hi_u32 v5, v4, v0
	v_mul_lo_u32 v5, v5, s16
	v_sub_u32_e32 v4, v4, v5
	v_subrev_u32_e32 v5, s16, v4
	v_cmp_le_u32_e32 vcc, s16, v4
	v_xor_b32_e32 v3, s0, v3
	v_subrev_u32_e32 v3, s0, v3
	v_cndmask_b32_e32 v4, v4, v5, vcc
	v_subrev_u32_e32 v5, s16, v4
	v_cmp_le_u32_e32 vcc, s16, v4
	s_nop 1
	v_cndmask_b32_e32 v4, v4, v5, vcc
	v_add_u32_e32 v5, 64, v2
	v_xor_b32_e32 v5, s0, v5
	v_mul_hi_u32 v6, v5, v0
	v_mul_lo_u32 v6, v6, s16
	v_add_u32_e32 v2, 0x60, v2
	v_sub_u32_e32 v5, v5, v6
	v_xor_b32_e32 v2, s0, v2
	v_subrev_u32_e32 v6, s16, v5
	v_cmp_le_u32_e32 vcc, s16, v5
	v_mul_hi_u32 v0, v2, v0
	v_mul_lo_u32 v0, v0, s16
	v_cndmask_b32_e32 v5, v5, v6, vcc
	v_subrev_u32_e32 v6, s16, v5
	v_cmp_le_u32_e32 vcc, s16, v5
	v_sub_u32_e32 v0, v2, v0
	v_subrev_u32_e32 v2, s16, v0
	v_cndmask_b32_e32 v5, v5, v6, vcc
	v_cmp_le_u32_e32 vcc, s16, v0
	v_xor_b32_e32 v4, s0, v4
	v_xor_b32_e32 v5, s0, v5
	v_cndmask_b32_e32 v0, v0, v2, vcc
	v_subrev_u32_e32 v2, s16, v0
	v_cmp_le_u32_e32 vcc, s16, v0
	v_subrev_u32_e32 v4, s0, v4
	v_subrev_u32_e32 v6, s0, v5
	v_cndmask_b32_e32 v0, v0, v2, vcc
	v_xor_b32_e32 v0, s0, v0
	v_subrev_u32_e32 v8, s0, v0
	.loc	1 5139 51
	v_and_b32_e32 v0, 0x70, v34
	.loc	1 5141 53
	v_mad_u64_u32 v[2:3], s[0:1], v3, s11, v[0:1]
	v_mad_u64_u32 v[4:5], s[0:1], v4, s11, v[0:1]
	v_mad_u64_u32 v[6:7], s[0:1], v6, s11, v[0:1]
	v_mad_u64_u32 v[8:9], s[0:1], v8, s11, v[0:1]
	.loc	1 5141 22 is_stmt 0
	v_ashrrev_i32_e32 v3, 31, v2
	s_waitcnt lgkmcnt(0)
	v_lshl_add_u64 v[10:11], s[4:5], 0, v[2:3]
	v_ashrrev_i32_e32 v5, 31, v4
	.loc	1 5139 68 is_stmt 1
	s_abs_i32 s0, s9
	.loc	1 5141 22
	v_lshl_add_u64 v[12:13], s[4:5], 0, v[4:5]
	.loc	1 5145 20
	global_load_dwordx4 v[14:17], v[10:11], off
	global_load_dwordx4 v[18:21], v[12:13], off
	.loc	1 5139 68
	v_cvt_f32_u32_e32 v10, s0
	.loc	1 5139 23 is_stmt 0
	s_lshl_b32 s9, s17, 8
	.loc	1 5139 51
	v_and_b32_e32 v13, 0xf0, v34
	.loc	1 5139 68
	s_sub_i32 s1, 0, s0
	v_rcp_iflag_f32_e32 v10, v10
	.loc	1 5139 38
	v_or_b32_e32 v11, s9, v13
	.loc	1 5139 68
	v_add_u32_e32 v11, s2, v11
	v_xor_b32_e32 v11, s2, v11
	v_mul_f32_e32 v10, 0x4f7ffffe, v10
	v_cvt_u32_f32_e32 v10, v10
	.loc	1 5141 22 is_stmt 1
	v_ashrrev_i32_e32 v7, 31, v6
	v_lshl_add_u64 v[30:31], s[4:5], 0, v[6:7]
	v_ashrrev_i32_e32 v9, 31, v8
	.loc	1 5139 68
	v_mul_lo_u32 v12, s1, v10
	v_mul_hi_u32 v12, v10, v12
	v_add_u32_e32 v10, v10, v12
	v_mul_hi_u32 v10, v11, v10
	v_mul_lo_u32 v10, v10, s0
	v_sub_u32_e32 v10, v11, v10
	v_subrev_u32_e32 v11, s0, v10
	v_cmp_le_u32_e32 vcc, s0, v10
	.loc	1 5142 29
	v_lshrrev_b32_e32 v12, 4, v77
	v_and_b32_e32 v12, 8, v12
	.loc	1 5139 68
	v_cndmask_b32_e32 v10, v10, v11, vcc
	v_subrev_u32_e32 v11, s0, v10
	v_cmp_le_u32_e32 vcc, s0, v10
	.loc	1 5141 22
	v_lshl_add_u64 v[32:33], s[4:5], 0, v[8:9]
	.loc	1 5145 20
	global_load_dwordx4 v[22:25], v[30:31], off
	global_load_dwordx4 v[26:29], v[32:33], off
	.loc	1 5139 68
	v_cndmask_b32_e32 v10, v10, v11, vcc
	v_xor_b32_e32 v10, s2, v10
	.loc	1 5142 29
	v_bfe_u32 v11, v77, 4, 3
	.loc	1 5139 68
	v_subrev_u32_e32 v30, s2, v10
	.loc	1 5142 29
	v_or_b32_e32 v76, v11, v12
	.loc	1 5142 52 is_stmt 0
	v_mad_u64_u32 v[30:31], s[0:1], v76, s14, v[30:31]
	v_add_u32_e32 v32, s3, v30
	v_add_u32_e32 v38, s3, v32
	v_add_u32_e32 v40, s3, v38
	v_add_u32_e32 v34, s3, v40
	v_add_u32_e32 v98, s3, v34
	v_add_u32_e32 v100, s3, v98
	v_add_u32_e32 v36, s3, v100
	.loc	1 5142 22
	v_ashrrev_i32_e32 v31, 31, v30
	v_ashrrev_i32_e32 v33, 31, v32
	v_ashrrev_i32_e32 v39, 31, v38
	v_ashrrev_i32_e32 v41, 31, v40
	v_ashrrev_i32_e32 v35, 31, v34
	v_ashrrev_i32_e32 v37, 31, v36
	v_lshl_add_u64 v[30:31], s[6:7], 0, v[30:31]
	v_lshl_add_u64 v[62:63], s[6:7], 0, v[32:33]
	v_accvgpr_write_b32 a161, v39
	v_accvgpr_write_b32 a163, v41
	v_accvgpr_write_b32 a165, v35
	v_ashrrev_i32_e32 v99, 31, v98
	v_ashrrev_i32_e32 v101, 31, v100
	v_accvgpr_write_b32 a171, v37
	v_accvgpr_write_b32 a160, v38
	v_lshl_add_u64 v[64:65], s[6:7], 0, v[38:39]
	v_accvgpr_write_b32 a162, v40
	v_lshl_add_u64 v[66:67], s[6:7], 0, v[40:41]
	v_accvgpr_write_b32 a164, v34
	v_lshl_add_u64 v[68:69], s[6:7], 0, v[34:35]
	v_lshl_add_u64 v[70:71], s[6:7], 0, v[98:99]
	.loc	1 5146 20 is_stmt 1
	global_load_dwordx4 v[30:33], v[30:31], off
	.loc	1 5142 22
	v_lshl_add_u64 v[72:73], s[6:7], 0, v[100:101]
	v_accvgpr_write_b32 a170, v36
	v_lshl_add_u64 v[74:75], s[6:7], 0, v[36:37]
	.loc	1 5146 20
	global_load_dwordx4 v[34:37], v[62:63], off
	global_load_dwordx4 v[38:41], v[64:65], off
	global_load_dwordx4 v[42:45], v[66:67], off
	global_load_dwordx4 v[46:49], v[68:69], off
	global_load_dwordx4 v[50:53], v[70:71], off
	global_load_dwordx4 v[54:57], v[72:73], off
	global_load_dwordx4 v[58:61], v[74:75], off
	.loc	1 5145 20
	v_lshl_or_b32 v0, v1, 7, v0
	v_add_u32_e32 v96, 0, v0
	.loc	1 5146 20
	v_lshl_or_b32 v0, v76, 8, v13
	s_add_i32 s0, 0, 0x4000
	.loc	1 5145 20
	s_waitcnt vmcnt(11)
	ds_write_b128 v96, v[14:17]
	s_waitcnt vmcnt(10)
	ds_write_b128 v96, v[18:21] offset:4096
	s_waitcnt vmcnt(9)
	ds_write_b128 v96, v[22:25] offset:8192
	s_waitcnt vmcnt(8)
	ds_write_b128 v96, v[26:29] offset:12288
	.loc	1 5146 20
	v_add_u32_e32 v17, 0, v0
	v_add_u32_e32 v0, s0, v0
.Ltmp2:
	.loc	2 40 22
	s_add_i32 s3, s10, 0x7f
.Ltmp3:
	.loc	1 5138 51
	v_and_b32_e32 v1, 63, v77
	.loc	1 5144 51
	s_cmpk_gt_i32 s3, 0xff
	s_movk_i32 s0, 0x62cc
	.loc	1 5146 20
	s_waitcnt vmcnt(7)
	ds_write_b128 v17, v[30:33] offset:16384
	s_waitcnt vmcnt(6)
	ds_write_b128 v0, v[34:37] offset:4096
	s_waitcnt vmcnt(5)
	ds_write_b128 v0, v[38:41] offset:8192
	s_waitcnt vmcnt(4)
	ds_write_b128 v0, v[42:45] offset:12288
	s_waitcnt vmcnt(3)
	ds_write_b128 v0, v[46:49] offset:16384
	s_waitcnt vmcnt(2)
	ds_write_b128 v0, v[50:53] offset:20480
	s_waitcnt vmcnt(1)
	ds_write_b128 v0, v[54:57] offset:24576
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[58:61] offset:28672
	v_lshlrev_b32_e32 v0, 3, v77
	v_and_b32_e32 v0, 0x600, v0
	v_or_b32_e32 v42, 1, v0
	v_or_b32_e32 v40, 2, v0
	v_or_b32_e32 v34, 3, v0
	v_or_b32_e32 v32, 4, v0
	v_or_b32_e32 v36, 5, v0
	v_or_b32_e32 v52, 6, v0
	v_or_b32_e32 v44, 7, v0
	scratch_store_dword off, v77, s0
	.loc	1 5144 51
	s_cbranch_scc1 .LBB0_3
	.loc	1 5147 32
	v_or_b32_e32 v14, 0x80, v0
	s_movk_i32 s0, 0x19e4
	v_or_b32_e32 v13, 0x2800, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x180, v0
	s_movk_i32 s0, 0x1a6c
	v_and_b32_e32 v50, 0x2e00, v13
	v_add_u32_e32 v13, 0x2880, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2080, v0
	s_movk_i32 s0, 0x191c
	v_and_b32_e32 v16, 0x3e80, v13
	v_add_u32_e32 v13, 0x2900, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2180, v0
	s_movk_i32 s0, 0x192c
	v_and_b32_e32 v54, 0x3f00, v13
	v_add_u32_e32 v13, 0x2980, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_and_b32_e32 v18, 0x3f80, v13
	v_or_b32_e32 v13, 0x3000, v0
	v_or_b32_e32 v14, 0x81, v0
	s_movk_i32 s0, 0x193c
	v_and_b32_e32 v56, 0x3600, v13
	v_add_u32_e32 v13, 0x3080, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x181, v0
	s_movk_i32 s0, 0x1944
	v_and_b32_e32 v22, 0x3e80, v13
	v_add_u32_e32 v13, 0x3100, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2081, v0
	s_movk_i32 s0, 0x1924
	v_and_b32_e32 v58, 0x3f00, v13
	v_add_u32_e32 v13, 0x3180, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2181, v0
	s_movk_i32 s0, 0x194c
	v_and_b32_e32 v26, 0x3f80, v13
	v_or_b32_e32 v13, 0x3800, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 1, v16
	s_movk_i32 s0, 0x260c
	v_and_b32_e32 v60, 0x3e00, v13
	v_add_u32_e32 v13, 0x3880, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 1, v18
	s_movk_i32 s0, 0x2604
	v_and_b32_e32 v20, 0x3e80, v13
	v_add_u32_e32 v13, 0x3900, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 1, v22
	s_movk_i32 s0, 0x25f4
	v_and_b32_e32 v62, 0x3f00, v13
	v_add_u32_e32 v13, 0x3980, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 1, v26
	s_movk_i32 s0, 0x25fc
	v_and_b32_e32 v24, 0x3f80, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 1, v20
	s_movk_i32 s0, 0x30ac
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 1, v24
	s_movk_i32 s0, 0x30d4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x82, v0
	s_movk_i32 s0, 0x190c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x182, v0
	s_movk_i32 s0, 0x1914
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2082, v0
	s_movk_i32 s0, 0x1904
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2182, v0
	s_movk_i32 s0, 0x1934
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 2, v16
	s_movk_i32 s0, 0x3004
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 2, v18
	s_movk_i32 s0, 0x300c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 2, v22
	s_movk_i32 s0, 0x301c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 2, v26
	s_movk_i32 s0, 0x304c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 2, v20
	s_movk_i32 s0, 0x305c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 2, v24
	s_movk_i32 s0, 0x306c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x83, v0
	s_movk_i32 s0, 0x18f4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x183, v0
	s_movk_i32 s0, 0x18fc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2083, v0
	s_movk_i32 s0, 0x18e4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2183, v0
	s_movk_i32 s0, 0x18ec
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 3, v16
	s_movk_i32 s0, 0x2f74
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 3, v18
	s_movk_i32 s0, 0x2f7c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 3, v22
	s_movk_i32 s0, 0x2f84
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 3, v26
	s_movk_i32 s0, 0x2f8c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 3, v20
	s_movk_i32 s0, 0x2f94
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 3, v24
	s_movk_i32 s0, 0x2fa4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x84, v0
	s_movk_i32 s0, 0x18bc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x184, v0
	s_movk_i32 s0, 0x18cc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2084, v0
	s_movk_i32 s0, 0x18d4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2184, v0
	s_movk_i32 s0, 0x18dc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 4, v16
	s_movk_i32 s0, 0x2f44
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 4, v18
	s_movk_i32 s0, 0x2f54
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 4, v22
	s_movk_i32 s0, 0x2f5c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 4, v26
	s_movk_i32 s0, 0x2f64
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 4, v20
	s_movk_i32 s0, 0x2f3c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 4, v24
	s_movk_i32 s0, 0x2f4c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x85, v0
	s_movk_i32 s0, 0x18c4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x185, v0
	s_movk_i32 s0, 0x25e4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2085, v0
	s_movk_i32 s0, 0x25cc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2185, v0
	s_movk_i32 s0, 0x25ec
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v16
	s_movk_i32 s0, 0x2f2c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v18
	s_movk_i32 s0, 0x2f34
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v22
	s_movk_i32 s0, 0x2ed4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v26
	s_movk_i32 s0, 0x2eec
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v20
	s_movk_i32 s0, 0x2ef4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v62
	s_movk_i32 s0, 0x574c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 5, v24
	s_movk_i32 s0, 0x2efc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x86, v0
	s_movk_i32 s0, 0x25d4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x186, v0
	s_movk_i32 s0, 0x25dc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2086, v0
	s_movk_i32 s0, 0x25bc
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2186, v0
	s_movk_i32 s0, 0x25c4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 6, v50
	s_movk_i32 s0, 0x5754
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 6, v16
	s_movk_i32 s0, 0x2e6c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 6, v54
	s_movk_i32 s0, 0x575c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 6, v18
	s_movk_i32 s0, 0x2e74
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 6, v56
	s_movk_i32 s11, 0x6680
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v22
	s_movk_i32 s11, 0x3f74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v58
	s_movk_i32 s11, 0x6698
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v26
	s_movk_i32 s11, 0x3f7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v60
	s_movk_i32 s11, 0x6690
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v20
	s_movk_i32 s11, 0x3f84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v62
	s_movk_i32 s11, 0x6570
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 6, v24
	s_movk_i32 s11, 0x3f8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x87, v0
	s_movk_i32 s11, 0x3644
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x187, v0
	s_movk_i32 s11, 0x34fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2087, v0
	s_movk_i32 s11, 0x330c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2187, v0
	s_movk_i32 s11, 0x331c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v50
	s_movk_i32 s11, 0x6558
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v16
	s_movk_i32 s11, 0x3efc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v54
	s_movk_i32 s11, 0x6550
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v18
	s_movk_i32 s11, 0x3f04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v56
	s_movk_i32 s11, 0x6548
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v22
	s_movk_i32 s11, 0x3f0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v58
	s_movk_i32 s11, 0x6540
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v26
	s_movk_i32 s11, 0x3f14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v60
	s_movk_i32 s11, 0x6538
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v20
	s_movk_i32 s11, 0x3f1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v62
	s_movk_i32 s11, 0x6528
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 7, v24
	s_movk_i32 s11, 0x3f24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x88, v0
	s_movk_i32 s11, 0x317c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x188, v0
	s_movk_i32 s11, 0x31f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2088, v0
	s_movk_i32 s11, 0x320c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2188, v0
	s_movk_i32 s11, 0x3224
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v50
	s_movk_i32 s11, 0x6530
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v16
	s_movk_i32 s11, 0x3eb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v54
	s_movk_i32 s11, 0x6520
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v18
	s_movk_i32 s11, 0x3ebc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v56
	s_movk_i32 s11, 0x6518
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v22
	s_movk_i32 s11, 0x3ec4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v58
	s_movk_i32 s11, 0x6510
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v26
	s_movk_i32 s11, 0x3ecc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v60
	s_movk_i32 s11, 0x6660
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v20
	s_movk_i32 s11, 0x3ea4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v62
	s_movk_i32 s11, 0x6508
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 8, v24
	s_movk_i32 s11, 0x3eac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x89, v0
	s_movk_i32 s11, 0x31ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x109, v0
	s_movk_i32 s11, 0x5794
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x189, v0
	s_movk_i32 s11, 0x31a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2009, v0
	s_movk_i32 s11, 0x579c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2089, v0
	s_movk_i32 s11, 0x316c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2109, v0
	s_movk_i32 s11, 0x57a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2189, v0
	s_movk_i32 s11, 0x31cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v50
	s_movk_i32 s11, 0x6658
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v16
	s_movk_i32 s11, 0x3e9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v54
	s_movk_i32 s11, 0x6640
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v18
	s_movk_i32 s11, 0x3e94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v56
	s_movk_i32 s11, 0x6650
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v22
	s_movk_i32 s11, 0x3e54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v58
	s_movk_i32 s11, 0x6500
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v26
	s_movk_i32 s11, 0x3e5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v60
	s_movk_i32 s11, 0x64f8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v20
	s_movk_i32 s11, 0x3e64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v62
	s_movk_i32 s11, 0x6638
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 9, v24
	s_movk_i32 s11, 0x3e6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v0
	s_movk_i32 s11, 0x57ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x8a, v0
	s_movk_i32 s11, 0x314c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x10a, v0
	s_movk_i32 s11, 0x57b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x18a, v0
	s_movk_i32 s11, 0x3144
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x200a, v0
	s_movk_i32 s11, 0x57dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x208a, v0
	s_movk_i32 s11, 0x3104
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x210a, v0
	s_movk_i32 s11, 0x57e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x218a, v0
	s_movk_i32 s11, 0x3164
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v50
	s_movk_i32 s11, 0x6630
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v16
	s_movk_i32 s11, 0x3e24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v54
	s_movk_i32 s11, 0x64e8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v18
	s_movk_i32 s11, 0x3e2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v56
	s_movk_i32 s11, 0x64f0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v22
	s_movk_i32 s11, 0x3e34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v58
	s_movk_i32 s11, 0x64e0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v26
	s_movk_i32 s11, 0x3e3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v60
	s_movk_i32 s11, 0x64d8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v20
	s_movk_i32 s11, 0x3e44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v62
	s_movk_i32 s11, 0x64d0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 10, v24
	s_movk_i32 s11, 0x3e4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v0
	s_movk_i32 s11, 0x57ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x8b, v0
	s_movk_i32 s11, 0x30ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x10b, v0
	s_movk_i32 s11, 0x57f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x18b, v0
	s_movk_i32 s11, 0x30e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x200b, v0
	s_movk_i32 s11, 0x57fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x208b, v0
	s_movk_i32 s11, 0x307c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x210b, v0
	s_movk_i32 s11, 0x5804
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x218b, v0
	s_movk_i32 s11, 0x3084
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v50
	s_movk_i32 s11, 0x64c8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v16
	s_movk_i32 s11, 0x3df4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v54
	s_movk_i32 s11, 0x6628
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v18
	s_movk_i32 s11, 0x3dfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v56
	s_movk_i32 s11, 0x6580
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v22
	s_movk_i32 s11, 0x3e04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v58
	s_movk_i32 s11, 0x6578
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v26
	s_movk_i32 s11, 0x3e0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v60
	s_movk_i32 s11, 0x64c0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v20
	s_movk_i32 s11, 0x3e14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v62
	s_movk_i32 s11, 0x6678
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 11, v24
	s_movk_i32 s11, 0x3e1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v0
	s_movk_i32 s11, 0x580c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x8c, v0
	s_movk_i32 s11, 0x2f6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x10c, v0
	s_movk_i32 s11, 0x5814
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x18c, v0
	s_movk_i32 s11, 0x2fac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x200c, v0
	s_movk_i32 s11, 0x581c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x208c, v0
	s_movk_i32 s11, 0x2fb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x210c, v0
	s_movk_i32 s11, 0x5824
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x218c, v0
	s_movk_i32 s11, 0x2fbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v50
	s_movk_i32 s11, 0x64b8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v16
	s_movk_i32 s11, 0x3db4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v54
	s_movk_i32 s11, 0x64b0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v18
	s_movk_i32 s11, 0x3dbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v56
	s_movk_i32 s11, 0x64a8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v22
	s_movk_i32 s11, 0x3dc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v58
	s_movk_i32 s11, 0x64a0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v26
	s_movk_i32 s11, 0x3dcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v60
	s_movk_i32 s11, 0x6670
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v20
	s_movk_i32 s11, 0x3da4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v62
	s_movk_i32 s11, 0x6498
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 12, v24
	s_movk_i32 s11, 0x3dac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v0
	s_movk_i32 s11, 0x582c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x8d, v0
	s_movk_i32 s11, 0x3964
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x10d, v0
	s_movk_i32 s11, 0x5864
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x18d, v0
	s_movk_i32 s11, 0x308c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x200d, v0
	s_movk_i32 s11, 0x586c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x208d, v0
	s_movk_i32 s11, 0x3074
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x210d, v0
	s_movk_i32 s11, 0x5834
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x218d, v0
	s_movk_i32 s11, 0x2f9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v50
	s_movk_i32 s11, 0x583c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v16
	s_movk_i32 s11, 0x2fe4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v54
	s_movk_i32 s11, 0x5844
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v18
	s_movk_i32 s11, 0x2fdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v56
	s_movk_i32 s11, 0x584c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v58
	s_movk_i32 s11, 0x5f2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v26
	s_movk_i32 s11, 0x3d74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v60
	s_movk_i32 s11, 0x5f3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v20
	s_movk_i32 s11, 0x3d84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v62
	s_movk_i32 s11, 0x5f4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 13, v24
	s_movk_i32 s11, 0x3d8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v0
	s_movk_i32 s11, 0x5f0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x8e, v0
	s_movk_i32 s11, 0x3d4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x10e, v0
	s_movk_i32 s11, 0x5f64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x18e, v0
	s_movk_i32 s11, 0x3ef4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x200e, v0
	s_movk_i32 s11, 0x5f7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x208e, v0
	s_movk_i32 s11, 0x3d1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x210e, v0
	s_movk_i32 s11, 0x5f84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x218e, v0
	s_movk_i32 s11, 0x3d6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v50
	s_movk_i32 s11, 0x5f94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v16
	s_movk_i32 s11, 0x3d0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v54
	s_movk_i32 s11, 0x5fa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v18
	s_movk_i32 s11, 0x3d14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v56
	s_movk_i32 s11, 0x5fb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v22
	s_movk_i32 s11, 0x3d24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v58
	s_movk_i32 s11, 0x5fc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v26
	s_movk_i32 s11, 0x3d2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v60
	s_movk_i32 s11, 0x5fd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v20
	s_movk_i32 s11, 0x3d34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v62
	s_movk_i32 s11, 0x5fe4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 14, v24
	s_movk_i32 s11, 0x3d3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v0
	s_movk_i32 s11, 0x5ff4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x8f, v0
	s_movk_i32 s11, 0x3cf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x10f, v0
	s_movk_i32 s11, 0x6004
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x18f, v0
	s_movk_i32 s11, 0x3cec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x200f, v0
	s_movk_i32 s11, 0x6014
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x208f, v0
	s_movk_i32 s11, 0x3c8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x210f, v0
	s_movk_i32 s11, 0x6024
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x218f, v0
	s_movk_i32 s11, 0x3c94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v50
	s_movk_i32 s11, 0x6034
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v16
	s_movk_i32 s11, 0x3c9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v54
	s_movk_i32 s11, 0x6044
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v18
	s_movk_i32 s11, 0x3ca4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v56
	s_movk_i32 s11, 0x6054
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v22
	s_movk_i32 s11, 0x3cac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v58
	s_movk_i32 s11, 0x6064
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v26
	s_movk_i32 s11, 0x3cb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v60
	s_movk_i32 s11, 0x6074
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v20
	s_movk_i32 s11, 0x3cbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v62
	s_movk_i32 s11, 0x6084
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 15, v24
	s_movk_i32 s11, 0x3ccc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v0
	s_movk_i32 s11, 0x6094
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x90, v0
	s_movk_i32 s11, 0x3abc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x110, v0
	s_movk_i32 s11, 0x60a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x190, v0
	s_movk_i32 s11, 0x3bdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2010, v0
	s_movk_i32 s11, 0x5f14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2090, v0
	s_movk_i32 s11, 0x3bec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2110, v0
	s_movk_i32 s11, 0x5f1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2190, v0
	s_movk_i32 s11, 0x3bf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v50
	s_movk_i32 s11, 0x5f24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v16
	s_movk_i32 s11, 0x3c04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v54
	s_movk_i32 s11, 0x5f34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v18
	s_movk_i32 s11, 0x3c0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v56
	s_movk_i32 s11, 0x5f44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v22
	s_movk_i32 s11, 0x3c14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v58
	s_movk_i32 s11, 0x5f54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v26
	s_movk_i32 s11, 0x3c1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v60
	s_movk_i32 s11, 0x5f5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v20
	s_movk_i32 s11, 0x3bac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v62
	s_movk_i32 s11, 0x5f6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 16, v24
	s_movk_i32 s11, 0x3bc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v0
	s_movk_i32 s11, 0x5f74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x91, v0
	s_movk_i32 s11, 0x3bbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x111, v0
	s_movk_i32 s11, 0x5f8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x191, v0
	s_movk_i32 s11, 0x3ba4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2011, v0
	s_movk_i32 s11, 0x5f9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2091, v0
	s_movk_i32 s11, 0x3b64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2111, v0
	s_movk_i32 s11, 0x5fac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2191, v0
	s_movk_i32 s11, 0x3b54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v50
	s_movk_i32 s11, 0x5fbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v16
	s_movk_i32 s11, 0x3b4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v54
	s_movk_i32 s11, 0x5fcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v18
	s_movk_i32 s11, 0x3b44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v56
	s_movk_i32 s11, 0x5fdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v22
	s_movk_i32 s11, 0x3a7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v58
	s_movk_i32 s11, 0x5fec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v26
	s_movk_i32 s11, 0x3a84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v60
	s_movk_i32 s11, 0x5ffc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v20
	s_movk_i32 s11, 0x3a8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v62
	s_movk_i32 s11, 0x600c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 17, v24
	s_movk_i32 s11, 0x3a94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v0
	s_movk_i32 s11, 0x601c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x92, v0
	s_movk_i32 s11, 0x3a6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x112, v0
	s_movk_i32 s11, 0x602c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x192, v0
	s_movk_i32 s11, 0x3a64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2012, v0
	s_movk_i32 s11, 0x603c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2092, v0
	s_movk_i32 s11, 0x3a3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2112, v0
	s_movk_i32 s11, 0x604c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2192, v0
	s_movk_i32 s11, 0x3a74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v50
	s_movk_i32 s11, 0x605c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v16
	s_movk_i32 s11, 0x3a2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v54
	s_movk_i32 s11, 0x606c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v18
	s_movk_i32 s11, 0x3a34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v56
	s_movk_i32 s11, 0x607c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v22
	s_movk_i32 s11, 0x3a44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v58
	s_movk_i32 s11, 0x608c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v26
	s_movk_i32 s11, 0x3a4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v60
	s_movk_i32 s11, 0x609c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v20
	s_movk_i32 s11, 0x3a54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v62
	s_movk_i32 s11, 0x60ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 18, v24
	s_movk_i32 s11, 0x3a5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v0
	s_movk_i32 s11, 0x60b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x93, v0
	s_movk_i32 s11, 0x3a24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x113, v0
	s_movk_i32 s11, 0x60bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x193, v0
	s_movk_i32 s11, 0x3a1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2013, v0
	s_movk_i32 s11, 0x60c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2093, v0
	s_movk_i32 s11, 0x39dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2113, v0
	s_movk_i32 s11, 0x60cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2193, v0
	s_movk_i32 s11, 0x39e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v50
	s_movk_i32 s11, 0x60d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v16
	s_movk_i32 s11, 0x39ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v54
	s_movk_i32 s11, 0x60dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v18
	s_movk_i32 s11, 0x39f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v56
	s_movk_i32 s11, 0x60e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v22
	s_movk_i32 s11, 0x39fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v58
	s_movk_i32 s11, 0x60ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v26
	s_movk_i32 s11, 0x3a04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v60
	s_movk_i32 s11, 0x60f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v20
	s_movk_i32 s11, 0x3a0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v62
	s_movk_i32 s11, 0x60fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 19, v24
	s_movk_i32 s11, 0x3a14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v0
	s_movk_i32 s11, 0x6104
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x94, v0
	s_movk_i32 s11, 0x395c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x114, v0
	s_movk_i32 s11, 0x610c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x194, v0
	s_movk_i32 s11, 0x39a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2014, v0
	s_movk_i32 s11, 0x6114
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2094, v0
	s_movk_i32 s11, 0x39ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2114, v0
	s_movk_i32 s11, 0x611c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2194, v0
	s_movk_i32 s11, 0x39b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v50
	s_movk_i32 s11, 0x6124
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v16
	s_movk_i32 s11, 0x39bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v54
	s_movk_i32 s11, 0x6134
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v18
	s_movk_i32 s11, 0x39c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v56
	s_movk_i32 s11, 0x6144
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v22
	s_movk_i32 s11, 0x39cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v58
	s_movk_i32 s11, 0x6154
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v26
	s_movk_i32 s11, 0x39d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v60
	s_movk_i32 s11, 0x615c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v20
	s_movk_i32 s11, 0x3994
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v62
	s_movk_i32 s11, 0x6164
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 20, v24
	s_movk_i32 s11, 0x399c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v0
	s_movk_i32 s11, 0x616c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x95, v0
	s_movk_i32 s11, 0x3974
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x115, v0
	s_movk_i32 s11, 0x6174
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x195, v0
	s_movk_i32 s11, 0x396c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2015, v0
	s_movk_i32 s11, 0x617c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2095, v0
	s_movk_i32 s11, 0x3944
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2115, v0
	s_movk_i32 s11, 0x6184
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2195, v0
	s_movk_i32 s11, 0x398c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v50
	s_movk_i32 s11, 0x618c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v16
	s_movk_i32 s11, 0x3984
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v54
	s_movk_i32 s11, 0x6194
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v18
	s_movk_i32 s11, 0x397c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v56
	s_movk_i32 s11, 0x619c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v22
	s_movk_i32 s11, 0x3934
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v58
	s_movk_i32 s11, 0x61a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v26
	s_movk_i32 s11, 0x393c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v60
	s_movk_i32 s11, 0x61ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v20
	s_movk_i32 s11, 0x394c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v62
	s_movk_i32 s11, 0x61b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 21, v24
	s_movk_i32 s11, 0x3954
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v0
	s_movk_i32 s11, 0x61bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x96, v0
	s_movk_i32 s11, 0x3904
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x116, v0
	s_movk_i32 s11, 0x61c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x196, v0
	s_movk_i32 s11, 0x38fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2016, v0
	s_movk_i32 s11, 0x61cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2096, v0
	s_movk_i32 s11, 0x38d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2116, v0
	s_movk_i32 s11, 0x61d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2196, v0
	s_movk_i32 s11, 0x3914
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v50
	s_movk_i32 s11, 0x61e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v16
	s_movk_i32 s11, 0x38c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v54
	s_movk_i32 s11, 0x61f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v18
	s_movk_i32 s11, 0x38cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v56
	s_movk_i32 s11, 0x6204
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v22
	s_movk_i32 s11, 0x38dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v58
	s_movk_i32 s11, 0x6214
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v26
	s_movk_i32 s11, 0x38e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v60
	s_movk_i32 s11, 0x6224
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v20
	s_movk_i32 s11, 0x38ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v62
	s_movk_i32 s11, 0x6234
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 22, v24
	s_movk_i32 s11, 0x38f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v0
	s_movk_i32 s11, 0x6244
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x97, v0
	s_movk_i32 s11, 0x3624
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x117, v0
	s_movk_i32 s11, 0x624c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x197, v0
	s_movk_i32 s11, 0x35ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2017, v0
	s_movk_i32 s11, 0x6254
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2097, v0
	s_movk_i32 s11, 0x334c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2117, v0
	s_movk_i32 s11, 0x625c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2197, v0
	s_movk_i32 s11, 0x3354
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v50
	s_movk_i32 s11, 0x6264
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v16
	s_movk_i32 s11, 0x3364
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v54
	s_movk_i32 s11, 0x626c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v18
	s_movk_i32 s11, 0x336c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v56
	s_movk_i32 s11, 0x6274
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v22
	s_movk_i32 s11, 0x3384
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v58
	s_movk_i32 s11, 0x627c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v26
	s_movk_i32 s11, 0x3394
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v60
	s_movk_i32 s11, 0x6284
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v20
	s_movk_i32 s11, 0x33bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v62
	s_movk_i32 s11, 0x628c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 23, v24
	s_movk_i32 s11, 0x33d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v0
	s_movk_i32 s11, 0x6294
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x98, v0
	s_movk_i32 s11, 0x319c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x118, v0
	s_movk_i32 s11, 0x629c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x198, v0
	s_movk_i32 s11, 0x3264
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2018, v0
	s_movk_i32 s11, 0x62a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2098, v0
	s_movk_i32 s11, 0x3274
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2118, v0
	s_movk_i32 s11, 0x62ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2198, v0
	s_movk_i32 s11, 0x327c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v50
	s_movk_i32 s11, 0x62b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v16
	s_movk_i32 s11, 0x3284
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v54
	s_movk_i32 s11, 0x62bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v18
	s_movk_i32 s11, 0x328c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v56
	s_movk_i32 s11, 0x62c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v22
	s_movk_i32 s11, 0x3294
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v58
	s_movk_i32 s11, 0x6598
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v26
	s_movk_i32 s11, 0x329c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v60
	s_movk_i32 s11, 0x65a0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v20
	s_movk_i32 s11, 0x3244
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v62
	s_movk_i32 s11, 0x65b0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 24, v24
	s_movk_i32 s11, 0x3254
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v0
	s_movk_i32 s11, 0x65a8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x99, v0
	s_movk_i32 s11, 0x31bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x119, v0
	s_movk_i32 s11, 0x65d8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x199, v0
	s_movk_i32 s11, 0x31b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2019, v0
	s_movk_i32 s11, 0x65b8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2099, v0
	s_movk_i32 s11, 0x3194
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2119, v0
	s_movk_i32 s11, 0x65c0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2199, v0
	s_movk_i32 s11, 0x322c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v50
	s_movk_i32 s11, 0x65c8
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v16
	s_movk_i32 s11, 0x321c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v54
	s_movk_i32 s11, 0x65d0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v18
	s_movk_i32 s11, 0x3204
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v56
	s_movk_i32 s11, 0x4404
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v22
	s_movk_i32 s11, 0x3184
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v58
	s_movk_i32 s11, 0x440c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v26
	s_movk_i32 s11, 0x318c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v60
	s_movk_i32 s11, 0x4414
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v20
	s_movk_i32 s11, 0x332c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v62
	s_movk_i32 s11, 0x454c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 25, v24
	s_movk_i32 s11, 0x3334
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v0
	s_movk_i32 s11, 0x4554
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x9a, v0
	s_movk_i32 s11, 0x315c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x11a, v0
	s_movk_i32 s11, 0x441c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x19a, v0
	s_movk_i32 s11, 0x3154
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x201a, v0
	s_movk_i32 s11, 0x4424
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x209a, v0
	s_movk_i32 s11, 0x311c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x211a, v0
	s_movk_i32 s11, 0x442c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x219a, v0
	s_movk_i32 s11, 0x3174
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v50
	s_movk_i32 s11, 0x4434
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v16
	s_movk_i32 s11, 0x310c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v54
	s_movk_i32 s11, 0x443c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v18
	s_movk_i32 s11, 0x3114
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v56
	s_movk_i32 s11, 0x4444
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v22
	s_movk_i32 s11, 0x3124
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v58
	s_movk_i32 s11, 0x444c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v26
	s_movk_i32 s11, 0x312c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v60
	s_movk_i32 s11, 0x4454
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v20
	s_movk_i32 s11, 0x3134
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v62
	s_movk_i32 s11, 0x445c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 26, v24
	s_movk_i32 s11, 0x313c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v0
	s_movk_i32 s11, 0x4464
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x9b, v0
	s_movk_i32 s11, 0x30fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x11b, v0
	s_movk_i32 s11, 0x446c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x19b, v0
	s_movk_i32 s11, 0x30f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x201b, v0
	s_movk_i32 s11, 0x4474
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x209b, v0
	s_movk_i32 s11, 0x3094
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x211b, v0
	s_movk_i32 s11, 0x447c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x219b, v0
	s_movk_i32 s11, 0x309c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v50
	s_movk_i32 s11, 0x4484
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v16
	s_movk_i32 s11, 0x30a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v54
	s_movk_i32 s11, 0x448c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v18
	s_movk_i32 s11, 0x30b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v56
	s_movk_i32 s11, 0x4494
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v22
	s_movk_i32 s11, 0x30bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v58
	s_movk_i32 s11, 0x449c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v26
	s_movk_i32 s11, 0x30c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v60
	s_movk_i32 s11, 0x44a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v20
	s_movk_i32 s11, 0x30cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v62
	s_movk_i32 s11, 0x44ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 27, v24
	s_movk_i32 s11, 0x30dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v0
	s_movk_i32 s11, 0x44b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x9c, v0
	s_movk_i32 s11, 0x3014
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x11c, v0
	s_movk_i32 s11, 0x44bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x19c, v0
	s_movk_i32 s11, 0x3024
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x201c, v0
	s_movk_i32 s11, 0x44c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x209c, v0
	s_movk_i32 s11, 0x302c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x211c, v0
	s_movk_i32 s11, 0x44cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x219c, v0
	s_movk_i32 s11, 0x3034
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v50
	s_movk_i32 s11, 0x44d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v16
	s_movk_i32 s11, 0x303c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v54
	s_movk_i32 s11, 0x44dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v18
	s_movk_i32 s11, 0x3044
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v56
	s_movk_i32 s11, 0x44e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v22
	s_movk_i32 s11, 0x3054
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v58
	s_movk_i32 s11, 0x44ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v26
	s_movk_i32 s11, 0x3064
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v60
	s_movk_i32 s11, 0x44f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v20
	s_movk_i32 s11, 0x2fec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v62
	s_movk_i32 s11, 0x44fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 28, v24
	s_movk_i32 s11, 0x2ff4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v0
	s_movk_i32 s11, 0x4504
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x9d, v0
	s_movk_i32 s11, 0x2f04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x11d, v0
	s_movk_i32 s11, 0x450c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x19d, v0
	s_movk_i32 s11, 0x2edc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x201d, v0
	s_movk_i32 s11, 0x4514
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x209d, v0
	s_movk_i32 s11, 0x2e9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x211d, v0
	s_movk_i32 s11, 0x451c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x219d, v0
	s_movk_i32 s11, 0x2fd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v50
	s_movk_i32 s11, 0x4524
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v16
	s_movk_i32 s11, 0x2fcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v54
	s_movk_i32 s11, 0x452c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v18
	s_movk_i32 s11, 0x2fc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v56
	s_movk_i32 s11, 0x4534
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v22
	s_movk_i32 s11, 0x2e8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v58
	s_movk_i32 s11, 0x453c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v26
	s_movk_i32 s11, 0x2e94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v60
	s_movk_i32 s11, 0x4544
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v20
	s_movk_i32 s11, 0x2ea4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v62
	s_movk_i32 s11, 0x2eac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 29, v24
	s_movk_i32 s11, 0x2eb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v0
	s_movk_i32 s11, 0x2e64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x9e, v0
	s_movk_i32 s11, 0x275c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x11e, v0
	s_movk_i32 s11, 0x281c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x19e, v0
	s_movk_i32 s11, 0x2764
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x201e, v0
	s_movk_i32 s11, 0x2834
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x209e, v0
	s_movk_i32 s11, 0x2824
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x211e, v0
	s_movk_i32 s11, 0x282c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x219e, v0
	s_movk_i32 s11, 0x280c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v50
	s_movk_i32 s11, 0x2814
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v16
	s_movk_i32 s11, 0x27ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v54
	s_movk_i32 s11, 0x2794
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v18
	s_movk_i32 s11, 0x279c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v56
	s_movk_i32 s11, 0x27a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v22
	s_movk_i32 s11, 0x27b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v58
	s_movk_i32 s11, 0x27bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v26
	s_movk_i32 s11, 0x27c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v60
	s_movk_i32 s11, 0x27cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v20
	s_movk_i32 s11, 0x27d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v62
	s_movk_i32 s11, 0x2784
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 30, v24
	s_movk_i32 s11, 0x286c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v0
	s_movk_i32 s11, 0x27ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x9f, v0
	s_movk_i32 s11, 0x26b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x11f, v0
	s_movk_i32 s11, 0x2774
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x19f, v0
	s_movk_i32 s11, 0x26a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x201f, v0
	s_movk_i32 s11, 0x27f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x209f, v0
	s_movk_i32 s11, 0x2744
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x211f, v0
	s_movk_i32 s11, 0x272c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x219f, v0
	s_movk_i32 s11, 0x274c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v50
	s_movk_i32 s11, 0x2714
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v16
	s_movk_i32 s11, 0x273c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v54
	s_movk_i32 s11, 0x2704
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v18
	s_movk_i32 s11, 0x2734
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v56
	s_movk_i32 s11, 0x26f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v22
	s_movk_i32 s11, 0x2724
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v58
	s_movk_i32 s11, 0x26e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v26
	s_movk_i32 s11, 0x270c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v60
	s_movk_i32 s11, 0x26dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v20
	s_movk_i32 s11, 0x26fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v62
	s_movk_i32 s11, 0x26d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 31, v24
	s_movk_i32 s11, 0x26ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v0
	s_movk_i32 s11, 0x2864
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa0, v0
	s_movk_i32 s11, 0x287c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x120, v0
	s_movk_i32 s11, 0x27e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a0, v0
	s_movk_i32 s11, 0x28ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2020, v0
	s_movk_i32 s11, 0x26c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a0, v0
	s_movk_i32 s11, 0x2694
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2120, v0
	s_movk_i32 s11, 0x267c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a0, v0
	s_movk_i32 s11, 0x269c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v50
	s_movk_i32 s11, 0x266c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v16
	s_movk_i32 s11, 0x268c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v54
	s_movk_i32 s11, 0x2654
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v18
	s_movk_i32 s11, 0x2684
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v56
	s_movk_i32 s11, 0x2644
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v22
	s_movk_i32 s11, 0x2674
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v58
	s_movk_i32 s11, 0x2634
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v26
	s_movk_i32 s11, 0x265c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v60
	s_movk_i32 s11, 0x262c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v20
	s_movk_i32 s11, 0x264c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v62
	s_movk_i32 s11, 0x2624
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 32, v24
	s_movk_i32 s11, 0x263c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v0
	s_movk_i32 s11, 0x224c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa1, v0
	s_movk_i32 s11, 0x2244
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x121, v0
	s_movk_i32 s11, 0x223c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a1, v0
	s_movk_i32 s11, 0x2234
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2021, v0
	s_movk_i32 s11, 0x285c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a1, v0
	s_movk_i32 s11, 0x261c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2121, v0
	s_movk_i32 s11, 0x2614
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a1, v0
	s_movk_i32 s11, 0x22cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v50
	s_movk_i32 s11, 0x22bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v16
	s_movk_i32 s11, 0x22dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v54
	s_movk_i32 s11, 0x22ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v18
	s_movk_i32 s11, 0x22d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v56
	s_movk_i32 s11, 0x229c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v22
	s_movk_i32 s11, 0x22c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v58
	s_movk_i32 s11, 0x228c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v26
	s_movk_i32 s11, 0x22b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v60
	s_movk_i32 s11, 0x2284
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v20
	s_movk_i32 s11, 0x22a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v62
	s_movk_i32 s11, 0x227c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 33, v24
	s_movk_i32 s11, 0x2294
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v0
	s_movk_i32 s11, 0x2274
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa2, v0
	s_movk_i32 s11, 0x226c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x122, v0
	s_movk_i32 s11, 0x2264
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a2, v0
	s_movk_i32 s11, 0x225c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2022, v0
	s_movk_i32 s11, 0x2254
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a2, v0
	s_movk_i32 s11, 0x2224
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2122, v0
	s_movk_i32 s11, 0x220c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a2, v0
	s_movk_i32 s11, 0x222c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v50
	s_movk_i32 s11, 0x21f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v16
	s_movk_i32 s11, 0x221c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v54
	s_movk_i32 s11, 0x21dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v18
	s_movk_i32 s11, 0x2214
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v56
	s_movk_i32 s11, 0x21cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v22
	s_movk_i32 s11, 0x21fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v58
	s_movk_i32 s11, 0x21b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v26
	s_movk_i32 s11, 0x21e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v60
	s_movk_i32 s11, 0x21a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v20
	s_movk_i32 s11, 0x21d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v62
	s_movk_i32 s11, 0x219c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 34, v24
	s_movk_i32 s11, 0x21c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v0
	s_movk_i32 s11, 0x2194
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa3, v0
	s_movk_i32 s11, 0x218c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x123, v0
	s_movk_i32 s11, 0x2184
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a3, v0
	s_movk_i32 s11, 0x217c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2023, v0
	s_movk_i32 s11, 0x2174
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a3, v0
	s_movk_i32 s11, 0x2164
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2123, v0
	s_movk_i32 s11, 0x214c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a3, v0
	s_movk_i32 s11, 0x216c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v50
	s_movk_i32 s11, 0x213c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v16
	s_movk_i32 s11, 0x215c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v54
	s_movk_i32 s11, 0x212c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v18
	s_movk_i32 s11, 0x2154
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v56
	s_movk_i32 s11, 0x211c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v22
	s_movk_i32 s11, 0x2144
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v58
	s_movk_i32 s11, 0x210c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v26
	s_movk_i32 s11, 0x2134
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v60
	s_movk_i32 s11, 0x2104
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v20
	s_movk_i32 s11, 0x2124
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v62
	s_movk_i32 s11, 0x20fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 35, v24
	s_movk_i32 s11, 0x2114
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v0
	s_movk_i32 s11, 0x20f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa4, v0
	s_movk_i32 s11, 0x20ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x124, v0
	s_movk_i32 s11, 0x20e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a4, v0
	s_movk_i32 s11, 0x20dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2024, v0
	s_movk_i32 s11, 0x20d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a4, v0
	s_movk_i32 s11, 0x20c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2124, v0
	s_movk_i32 s11, 0x20ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a4, v0
	s_movk_i32 s11, 0x20cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v50
	s_movk_i32 s11, 0x209c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v16
	s_movk_i32 s11, 0x20bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v54
	s_movk_i32 s11, 0x2084
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v18
	s_movk_i32 s11, 0x20b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v56
	s_movk_i32 s11, 0x2074
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v22
	s_movk_i32 s11, 0x20a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v58
	s_movk_i32 s11, 0x2064
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v26
	s_movk_i32 s11, 0x2094
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v60
	s_movk_i32 s11, 0x205c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v20
	s_movk_i32 s11, 0x207c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v62
	s_movk_i32 s11, 0x2054
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 36, v24
	s_movk_i32 s11, 0x206c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v0
	s_movk_i32 s11, 0x204c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa5, v0
	s_movk_i32 s11, 0x1f94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x125, v0
	s_movk_i32 s11, 0x2044
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a5, v0
	s_movk_i32 s11, 0x203c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2025, v0
	s_movk_i32 s11, 0x2034
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a5, v0
	s_movk_i32 s11, 0x202c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2125, v0
	s_movk_i32 s11, 0x2024
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a5, v0
	s_movk_i32 s11, 0x200c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v50
	s_movk_i32 s11, 0x1ffc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v16
	s_movk_i32 s11, 0x201c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v54
	s_movk_i32 s11, 0x1fec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v18
	s_movk_i32 s11, 0x2014
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v56
	s_movk_i32 s11, 0x1fdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v22
	s_movk_i32 s11, 0x2004
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v58
	s_movk_i32 s11, 0x1fcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v26
	s_movk_i32 s11, 0x1ff4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v60
	s_movk_i32 s11, 0x1fc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v20
	s_movk_i32 s11, 0x1fe4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v62
	s_movk_i32 s11, 0x1fbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 37, v24
	s_movk_i32 s11, 0x1fd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v0
	s_movk_i32 s11, 0x1fb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa6, v0
	s_movk_i32 s11, 0x1fac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x126, v0
	s_movk_i32 s11, 0x1f2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a6, v0
	s_movk_i32 s11, 0x1fa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2026, v0
	s_movk_i32 s11, 0x1f9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a6, v0
	s_movk_i32 s11, 0x1f84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2126, v0
	s_movk_i32 s11, 0x1f6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a6, v0
	s_movk_i32 s11, 0x1f8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v50
	s_movk_i32 s11, 0x1f64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v16
	s_movk_i32 s11, 0x1f7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v54
	s_movk_i32 s11, 0x1f5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v18
	s_movk_i32 s11, 0x1f74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v56
	s_movk_i32 s11, 0x1f4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v22
	s_movk_i32 s11, 0x2204
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v58
	s_movk_i32 s11, 0x21bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v26
	s_movk_i32 s11, 0x21ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v60
	s_movk_i32 s11, 0x21ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v20
	s_movk_i32 s11, 0x1f54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v62
	s_movk_i32 s11, 0x2304
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 38, v24
	s_movk_i32 s11, 0x1f44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 39, v0
	s_movk_i32 s11, 0x22fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa7, v0
	s_movk_i32 s11, 0x22f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x127, v0
	s_movk_i32 s11, 0x22ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a7, v0
	s_movk_i32 s11, 0x1f34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2027, v0
	s_movk_i32 s11, 0x1f14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a7, v0
	s_movk_i32 s11, 0x1f3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2127, v0
	s_movk_i32 s11, 0x1f0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a7, v0
	s_movk_i32 s11, 0x1f24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 39, v50
	s_movk_i32 s11, 0x1f04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 39, v16
	s_movk_i32 s11, 0x1f1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa8, v0
	s_movk_i32 s11, 0x455c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x128, v0
	s_movk_i32 s11, 0x2664
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a8, v0
	s_movk_i32 s11, 0x26ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a8, v0
	s_movk_i32 s11, 0x4594
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v16
	s_movk_i32 s11, 0x45a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v18
	s_movk_i32 s11, 0x45bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v56
	s_movk_i32 s11, 0x459c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v22
	s_movk_i32 s11, 0x45cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v58
	s_movk_i32 s11, 0x45b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v26
	s_movk_i32 s11, 0x45dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v60
	s_movk_i32 s11, 0x45c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v20
	s_movk_i32 s11, 0x45e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v62
	s_movk_i32 s11, 0x45d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 40, v24
	s_movk_i32 s11, 0x45ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xa9, v0
	s_movk_i32 s11, 0x4564
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x129, v0
	s_movk_i32 s11, 0x26bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1a9, v0
	s_movk_i32 s11, 0x26cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2029, v0
	s_movk_i32 s11, 0x45f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20a9, v0
	s_movk_i32 s11, 0x45fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2129, v0
	s_movk_i32 s11, 0x4604
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21a9, v0
	s_movk_i32 s11, 0x4614
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v50
	s_movk_i32 s11, 0x460c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v16
	s_movk_i32 s11, 0x462c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v54
	s_movk_i32 s11, 0x461c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v18
	s_movk_i32 s11, 0x463c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v56
	s_movk_i32 s11, 0x4624
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v22
	s_movk_i32 s11, 0x464c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v58
	s_movk_i32 s11, 0x4634
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v26
	s_movk_i32 s11, 0x465c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v60
	s_movk_i32 s11, 0x4644
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v20
	s_movk_i32 s11, 0x4664
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v62
	s_movk_i32 s11, 0x4654
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 41, v24
	s_movk_i32 s11, 0x466c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xaa, v0
	s_movk_i32 s11, 0x456c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x12a, v0
	s_movk_i32 s11, 0x271c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1aa, v0
	s_movk_i32 s11, 0x2754
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x202a, v0
	s_movk_i32 s11, 0x4674
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20aa, v0
	s_movk_i32 s11, 0x4684
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x212a, v0
	s_movk_i32 s11, 0x467c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21aa, v0
	s_movk_i32 s11, 0x469c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v50
	s_movk_i32 s11, 0x468c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v16
	s_movk_i32 s11, 0x46ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v54
	s_movk_i32 s11, 0x4694
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v18
	s_movk_i32 s11, 0x46bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v56
	s_movk_i32 s11, 0x46a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v22
	s_movk_i32 s11, 0x46cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v58
	s_movk_i32 s11, 0x46b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v26
	s_movk_i32 s11, 0x46dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v60
	s_movk_i32 s11, 0x46c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v20
	s_movk_i32 s11, 0x46ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v62
	s_movk_i32 s11, 0x46d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 42, v24
	s_movk_i32 s11, 0x46f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xab, v0
	s_movk_i32 s11, 0x4574
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x12b, v0
	s_movk_i32 s11, 0x276c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ab, v0
	s_movk_i32 s11, 0x277c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x202b, v0
	s_movk_i32 s11, 0x46fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ab, v0
	s_movk_i32 s11, 0x470c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x212b, v0
	s_movk_i32 s11, 0x4704
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ab, v0
	s_movk_i32 s11, 0x4724
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v50
	s_movk_i32 s11, 0x4714
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v16
	s_movk_i32 s11, 0x4734
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v54
	s_movk_i32 s11, 0x471c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v18
	s_movk_i32 s11, 0x4744
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v56
	s_movk_i32 s11, 0x472c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v22
	s_movk_i32 s11, 0x4754
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v58
	s_movk_i32 s11, 0x473c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v26
	s_movk_i32 s11, 0x4764
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v60
	s_movk_i32 s11, 0x474c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v20
	s_movk_i32 s11, 0x476c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v62
	s_movk_i32 s11, 0x475c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 43, v24
	s_movk_i32 s11, 0x4774
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xac, v0
	s_movk_i32 s11, 0x457c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x12c, v0
	s_movk_i32 s11, 0x278c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ac, v0
	s_movk_i32 s11, 0x27dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x202c, v0
	s_movk_i32 s11, 0x477c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ac, v0
	s_movk_i32 s11, 0x478c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x212c, v0
	s_movk_i32 s11, 0x4784
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ac, v0
	s_movk_i32 s11, 0x47a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v50
	s_movk_i32 s11, 0x4794
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v16
	s_movk_i32 s11, 0x47b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v54
	s_movk_i32 s11, 0x479c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v18
	s_movk_i32 s11, 0x47c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v56
	s_movk_i32 s11, 0x47ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v22
	s_movk_i32 s11, 0x47d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v58
	s_movk_i32 s11, 0x47bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v26
	s_movk_i32 s11, 0x47e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v60
	s_movk_i32 s11, 0x47cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v20
	s_movk_i32 s11, 0x47ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v62
	s_movk_i32 s11, 0x47dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 44, v24
	s_movk_i32 s11, 0x47f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xad, v0
	s_movk_i32 s11, 0x4584
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x12d, v0
	s_movk_i32 s11, 0x27fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ad, v0
	s_movk_i32 s11, 0x2804
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x202d, v0
	s_movk_i32 s11, 0x47fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ad, v0
	s_movk_i32 s11, 0x4804
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x212d, v0
	s_movk_i32 s11, 0x480c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ad, v0
	s_movk_i32 s11, 0x481c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v50
	s_movk_i32 s11, 0x4814
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v16
	s_movk_i32 s11, 0x4834
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v54
	s_movk_i32 s11, 0x4824
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v18
	s_movk_i32 s11, 0x4844
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v56
	s_movk_i32 s11, 0x482c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v22
	s_movk_i32 s11, 0x4854
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v58
	s_movk_i32 s11, 0x483c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v26
	s_movk_i32 s11, 0x486c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v60
	s_movk_i32 s11, 0x484c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v20
	s_movk_i32 s11, 0x4874
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v62
	s_movk_i32 s11, 0x485c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 45, v24
	s_movk_i32 s11, 0x487c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v0
	s_movk_i32 s11, 0x208c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xae, v0
	s_movk_i32 s11, 0x458c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x12e, v0
	s_movk_i32 s11, 0x283c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ae, v0
	s_movk_i32 s11, 0x2844
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x202e, v0
	s_movk_i32 s11, 0x4884
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ae, v0
	s_movk_i32 s11, 0x4894
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x212e, v0
	s_movk_i32 s11, 0x488c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ae, v0
	s_movk_i32 s11, 0x48ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v50
	s_movk_i32 s11, 0x489c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v16
	s_movk_i32 s11, 0x48bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v54
	s_movk_i32 s11, 0x48a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v18
	s_movk_i32 s11, 0x48d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v56
	s_movk_i32 s11, 0x48b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v22
	s_movk_i32 s11, 0x48ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v58
	s_movk_i32 s11, 0x48c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v26
	s_movk_i32 s11, 0x4904
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v60
	s_movk_i32 s11, 0x48dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v20
	s_movk_i32 s11, 0x491c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v62
	s_movk_i32 s11, 0x48f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 46, v24
	s_movk_i32 s11, 0x4934
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v0
	s_movk_i32 s11, 0x284c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xaf, v0
	s_movk_i32 s11, 0x4ba4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x12f, v0
	s_movk_i32 s11, 0x2854
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1af, v0
	s_movk_i32 s11, 0x2874
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x202f, v0
	s_movk_i32 s11, 0x48cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20af, v0
	s_movk_i32 s11, 0x490c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x212f, v0
	s_movk_i32 s11, 0x48e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21af, v0
	s_movk_i32 s11, 0x4924
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v50
	s_movk_i32 s11, 0x48fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v16
	s_movk_i32 s11, 0x493c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v54
	s_movk_i32 s11, 0x4914
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v18
	s_movk_i32 s11, 0x494c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v56
	s_movk_i32 s11, 0x492c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v22
	s_movk_i32 s11, 0x495c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v58
	s_movk_i32 s11, 0x4944
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v26
	s_movk_i32 s11, 0x496c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v60
	s_movk_i32 s11, 0x4954
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v20
	s_movk_i32 s11, 0x4974
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v62
	s_movk_i32 s11, 0x4964
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 47, v24
	s_movk_i32 s11, 0x497c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v0
	s_movk_i32 s11, 0x46e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb0, v0
	s_movk_i32 s11, 0x4bd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x130, v0
	s_movk_i32 s11, 0x2884
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b0, v0
	s_movk_i32 s11, 0x288c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2030, v0
	s_movk_i32 s11, 0x4984
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b0, v0
	s_movk_i32 s11, 0x4994
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2130, v0
	s_movk_i32 s11, 0x498c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b0, v0
	s_movk_i32 s11, 0x49ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v50
	s_movk_i32 s11, 0x499c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v16
	s_movk_i32 s11, 0x49bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v54
	s_movk_i32 s11, 0x49a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v18
	s_movk_i32 s11, 0x49cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v56
	s_movk_i32 s11, 0x49b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v22
	s_movk_i32 s11, 0x49dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v58
	s_movk_i32 s11, 0x49c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v26
	s_movk_i32 s11, 0x49ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v60
	s_movk_i32 s11, 0x49d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v20
	s_movk_i32 s11, 0x49f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v62
	s_movk_i32 s11, 0x49e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 48, v24
	s_movk_i32 s11, 0x49fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v0
	s_movk_i32 s11, 0x4864
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb1, v0
	s_movk_i32 s11, 0x4db4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x131, v0
	s_movk_i32 s11, 0x289c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b1, v0
	s_movk_i32 s11, 0x28a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2031, v0
	s_movk_i32 s11, 0x4a04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2131, v0
	s_movk_i32 s11, 0x4a0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b1, v0
	s_movk_i32 s11, 0x4a1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v50
	s_movk_i32 s11, 0x4a14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v16
	s_movk_i32 s11, 0x4a34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v54
	s_movk_i32 s11, 0x4a24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v18
	s_movk_i32 s11, 0x4a44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v56
	s_movk_i32 s11, 0x4a2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v22
	s_movk_i32 s11, 0x4a54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v58
	s_movk_i32 s11, 0x4a3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v26
	s_movk_i32 s11, 0x4a64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v60
	s_movk_i32 s11, 0x4a4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v20
	s_movk_i32 s11, 0x4a6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v62
	s_movk_i32 s11, 0x4a5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 49, v24
	s_movk_i32 s11, 0x4a74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb2, v0
	s_movk_i32 s11, 0x4e8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x132, v0
	s_movk_i32 s11, 0x2934
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b2, v0
	s_movk_i32 s11, 0x29d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2032, v0
	s_movk_i32 s11, 0x2a14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b2, v0
	s_movk_i32 s11, 0x2a24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2132, v0
	s_movk_i32 s11, 0x2a6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b2, v0
	s_movk_i32 s11, 0x2a7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v50
	s_movk_i32 s11, 0x2acc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v16
	s_movk_i32 s11, 0x2adc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v54
	s_movk_i32 s11, 0x2b24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v18
	s_movk_i32 s11, 0x2b2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v56
	s_movk_i32 s11, 0x2b7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v22
	s_movk_i32 s11, 0x2b8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v58
	s_movk_i32 s11, 0x2c0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v26
	s_movk_i32 s11, 0x2c1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v60
	s_movk_i32 s11, 0x2c54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v20
	s_movk_i32 s11, 0x2c5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v62
	s_movk_i32 s11, 0x2cac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v24
	s_movk_i32 s11, 0x2cbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v0
	s_movk_i32 s11, 0x2894
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb3, v0
	s_movk_i32 s11, 0x1ed4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x133, v0
	s_movk_i32 s11, 0x1ecc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b3, v0
	s_movk_i32 s11, 0x1ec4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2033, v0
	s_movk_i32 s11, 0x2d74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b3, v0
	s_movk_i32 s11, 0x2d9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2133, v0
	s_movk_i32 s11, 0x2dd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b3, v0
	s_movk_i32 s11, 0x2de4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v50
	s_movk_i32 s11, 0x2e14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v16
	s_movk_i32 s11, 0x2f0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v54
	s_movk_i32 s11, 0x2f14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v18
	s_movk_i32 s11, 0x2f1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v56
	s_movk_i32 s11, 0x2f24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v22
	s_movk_i32 s11, 0x2e24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v58
	s_movk_i32 s11, 0x2e2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v26
	s_movk_i32 s11, 0x2e34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v60
	s_movk_i32 s11, 0x2e3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v20
	s_movk_i32 s11, 0x2e44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v62
	s_movk_i32 s11, 0x2e4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 51, v24
	s_movk_i32 s11, 0x2e54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v0
	s_movk_i32 s11, 0x28b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb4, v0
	s_movk_i32 s11, 0x1eec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x134, v0
	s_movk_i32 s11, 0x1ee4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b4, v0
	s_movk_i32 s11, 0x1edc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2034, v0
	s_movk_i32 s11, 0x28bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b4, v0
	s_movk_i32 s11, 0x28cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2134, v0
	s_movk_i32 s11, 0x28c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b4, v0
	s_movk_i32 s11, 0x28e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v50
	s_movk_i32 s11, 0x28d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v16
	s_movk_i32 s11, 0x28f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v54
	s_movk_i32 s11, 0x28dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v18
	s_movk_i32 s11, 0x2904
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v56
	s_movk_i32 s11, 0x28ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v22
	s_movk_i32 s11, 0x2914
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v58
	s_movk_i32 s11, 0x28fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v26
	s_movk_i32 s11, 0x2924
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v60
	s_movk_i32 s11, 0x290c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v20
	s_movk_i32 s11, 0x292c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v62
	s_movk_i32 s11, 0x291c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 52, v24
	s_movk_i32 s11, 0x293c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v0
	s_movk_i32 s11, 0x2a74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb5, v0
	s_movk_i32 s11, 0x1ebc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x135, v0
	s_movk_i32 s11, 0x1eb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b5, v0
	s_movk_i32 s11, 0x1e94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2035, v0
	s_movk_i32 s11, 0x2944
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b5, v0
	s_movk_i32 s11, 0x294c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2135, v0
	s_movk_i32 s11, 0x2954
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b5, v0
	s_movk_i32 s11, 0x2964
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v50
	s_movk_i32 s11, 0x295c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v16
	s_movk_i32 s11, 0x297c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v54
	s_movk_i32 s11, 0x296c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v18
	s_movk_i32 s11, 0x298c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v56
	s_movk_i32 s11, 0x2974
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v22
	s_movk_i32 s11, 0x299c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v58
	s_movk_i32 s11, 0x2984
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v26
	s_movk_i32 s11, 0x29ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v60
	s_movk_i32 s11, 0x2994
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v20
	s_movk_i32 s11, 0x29b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v62
	s_movk_i32 s11, 0x29a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 53, v24
	s_movk_i32 s11, 0x29bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v0
	s_movk_i32 s11, 0x2ccc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb6, v0
	s_movk_i32 s11, 0x1eac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x136, v0
	s_movk_i32 s11, 0x1ea4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b6, v0
	s_movk_i32 s11, 0x1e9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2036, v0
	s_movk_i32 s11, 0x29c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b6, v0
	s_movk_i32 s11, 0x29dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2136, v0
	s_movk_i32 s11, 0x29cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b6, v0
	s_movk_i32 s11, 0x29fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v50
	s_movk_i32 s11, 0x29e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v16
	s_movk_i32 s11, 0x2a0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v54
	s_movk_i32 s11, 0x29ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v18
	s_movk_i32 s11, 0x2a2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v56
	s_movk_i32 s11, 0x2a04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v22
	s_movk_i32 s11, 0x2a44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v58
	s_movk_i32 s11, 0x2a1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v26
	s_movk_i32 s11, 0x2a54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v60
	s_movk_i32 s11, 0x2a3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v20
	s_movk_i32 s11, 0x2a5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v62
	s_movk_i32 s11, 0x2a4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 54, v24
	s_movk_i32 s11, 0x2a64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v0
	s_movk_i32 s11, 0x2e1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb7, v0
	s_movk_i32 s11, 0x1e8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x137, v0
	s_movk_i32 s11, 0x1e84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b7, v0
	s_movk_i32 s11, 0x1e7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2037, v0
	s_movk_i32 s11, 0x2a84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b7, v0
	s_movk_i32 s11, 0x2a9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2137, v0
	s_movk_i32 s11, 0x2a8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b7, v0
	s_movk_i32 s11, 0x2ab4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v50
	s_movk_i32 s11, 0x2aa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v16
	s_movk_i32 s11, 0x2ac4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v54
	s_movk_i32 s11, 0x2aac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v18
	s_movk_i32 s11, 0x2ae4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v56
	s_movk_i32 s11, 0x2abc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v22
	s_movk_i32 s11, 0x2af4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v58
	s_movk_i32 s11, 0x2ad4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v26
	s_movk_i32 s11, 0x2b0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v60
	s_movk_i32 s11, 0x2aec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v20
	s_movk_i32 s11, 0x2b14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v62
	s_movk_i32 s11, 0x2afc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 55, v24
	s_movk_i32 s11, 0x2b1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v0
	s_movk_i32 s11, 0x2e5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb8, v0
	s_movk_i32 s11, 0x1e74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x138, v0
	s_movk_i32 s11, 0x1e4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b8, v0
	s_movk_i32 s11, 0x1e6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2038, v0
	s_movk_i32 s11, 0x2b34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b8, v0
	s_movk_i32 s11, 0x2b44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2138, v0
	s_movk_i32 s11, 0x2b3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b8, v0
	s_movk_i32 s11, 0x2b5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v50
	s_movk_i32 s11, 0x2b4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v16
	s_movk_i32 s11, 0x2b6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v54
	s_movk_i32 s11, 0x2b54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v18
	s_movk_i32 s11, 0x2b84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v56
	s_movk_i32 s11, 0x2b64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v22
	s_movk_i32 s11, 0x2ba4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v58
	s_movk_i32 s11, 0x2b74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v26
	s_movk_i32 s11, 0x2bcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v60
	s_movk_i32 s11, 0x2b94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v20
	s_movk_i32 s11, 0x2be4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v62
	s_movk_i32 s11, 0x2bac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 56, v24
	s_movk_i32 s11, 0x2bf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v0
	s_movk_i32 s11, 0x2e7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xb9, v0
	s_movk_i32 s11, 0x1e64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x139, v0
	s_movk_i32 s11, 0x1e5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1b9, v0
	s_movk_i32 s11, 0x1e54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2039, v0
	s_movk_i32 s11, 0x2b9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20b9, v0
	s_movk_i32 s11, 0x2bb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2139, v0
	s_movk_i32 s11, 0x2bbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21b9, v0
	s_movk_i32 s11, 0x2bd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v50
	s_movk_i32 s11, 0x2bc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v16
	s_movk_i32 s11, 0x2bfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v54
	s_movk_i32 s11, 0x2bdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v18
	s_movk_i32 s11, 0x2c14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v56
	s_movk_i32 s11, 0x2bec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v22
	s_movk_i32 s11, 0x2c2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v58
	s_movk_i32 s11, 0x2c04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v26
	s_movk_i32 s11, 0x2c3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v60
	s_movk_i32 s11, 0x2c24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v20
	s_movk_i32 s11, 0x2c44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v62
	s_movk_i32 s11, 0x2c34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 57, v24
	s_movk_i32 s11, 0x2c4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v0
	s_movk_i32 s11, 0x2e84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xba, v0
	s_movk_i32 s11, 0x1e44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x13a, v0
	s_movk_i32 s11, 0x1e3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ba, v0
	s_movk_i32 s11, 0x1e34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x203a, v0
	s_movk_i32 s11, 0x2c64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ba, v0
	s_movk_i32 s11, 0x2c74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x213a, v0
	s_movk_i32 s11, 0x2c6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ba, v0
	s_movk_i32 s11, 0x2c8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v50
	s_movk_i32 s11, 0x2c7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v16
	s_movk_i32 s11, 0x2c9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v54
	s_movk_i32 s11, 0x2c84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v18
	s_movk_i32 s11, 0x2cb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v56
	s_movk_i32 s11, 0x2c94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v22
	s_movk_i32 s11, 0x2cd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v58
	s_movk_i32 s11, 0x2ca4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v26
	s_movk_i32 s11, 0x2ce4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v60
	s_movk_i32 s11, 0x2cc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v20
	s_movk_i32 s11, 0x2cec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v62
	s_movk_i32 s11, 0x2cdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 58, v24
	s_movk_i32 s11, 0x2cf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v0
	s_movk_i32 s11, 0x2ebc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xbb, v0
	s_movk_i32 s11, 0x1de4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x13b, v0
	s_movk_i32 s11, 0x1e2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1bb, v0
	s_movk_i32 s11, 0x1e24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x203b, v0
	s_movk_i32 s11, 0x2cfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20bb, v0
	s_movk_i32 s11, 0x2d0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x213b, v0
	s_movk_i32 s11, 0x2d04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21bb, v0
	s_movk_i32 s11, 0x2d24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v50
	s_movk_i32 s11, 0x2d14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v16
	s_movk_i32 s11, 0x2d34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v54
	s_movk_i32 s11, 0x2d1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v18
	s_movk_i32 s11, 0x2d44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v56
	s_movk_i32 s11, 0x2d2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v22
	s_movk_i32 s11, 0x2d54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v58
	s_movk_i32 s11, 0x2d3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v26
	s_movk_i32 s11, 0x2d64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v60
	s_movk_i32 s11, 0x2d4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v20
	s_movk_i32 s11, 0x2d6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v62
	s_movk_i32 s11, 0x2d5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 59, v24
	s_movk_i32 s11, 0x2d7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v0
	s_movk_i32 s11, 0x2ec4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xbc, v0
	s_movk_i32 s11, 0x1e0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x13c, v0
	s_movk_i32 s11, 0x1e04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1bc, v0
	s_movk_i32 s11, 0x1dfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x203c, v0
	s_movk_i32 s11, 0x2d84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20bc, v0
	s_movk_i32 s11, 0x2d94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x213c, v0
	s_movk_i32 s11, 0x2d8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21bc, v0
	s_movk_i32 s11, 0x2db4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v50
	s_movk_i32 s11, 0x2da4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v16
	s_movk_i32 s11, 0x2dc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v54
	s_movk_i32 s11, 0x2dac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v18
	s_movk_i32 s11, 0x2ddc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v56
	s_movk_i32 s11, 0x2dbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v22
	s_movk_i32 s11, 0x2df4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v58
	s_movk_i32 s11, 0x2dcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v26
	s_movk_i32 s11, 0x2dfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v60
	s_movk_i32 s11, 0x2dec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v20
	s_movk_i32 s11, 0x2e04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v62
	s_movk_i32 s11, 0x2ecc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 60, v24
	s_movk_i32 s11, 0x2e0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v0
	s_movk_i32 s11, 0x2ee4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xbd, v0
	s_movk_i32 s11, 0x1efc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x13d, v0
	s_movk_i32 s11, 0x1ef4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1bd, v0
	s_movk_i32 s11, 0x1dd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x203d, v0
	s_movk_i32 s11, 0x1dbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20bd, v0
	s_movk_i32 s11, 0x1ddc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x213d, v0
	s_movk_i32 s11, 0x1dac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21bd, v0
	s_movk_i32 s11, 0x1dcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v50
	s_movk_i32 s11, 0x1d9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v16
	s_movk_i32 s11, 0x1dc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v54
	s_movk_i32 s11, 0x1d8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v18
	s_movk_i32 s11, 0x1db4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v56
	s_movk_i32 s11, 0x1d7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v22
	s_movk_i32 s11, 0x1da4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v58
	s_movk_i32 s11, 0x1d6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v26
	s_movk_i32 s11, 0x1d94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v60
	s_movk_i32 s11, 0x1d64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v20
	s_movk_i32 s11, 0x1d84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v62
	s_movk_i32 s11, 0x1d54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 61, v24
	s_movk_i32 s11, 0x1d74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v0
	s_movk_i32 s11, 0x4a9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xbe, v0
	s_movk_i32 s11, 0x4a8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x13e, v0
	s_movk_i32 s11, 0x4a84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1be, v0
	s_movk_i32 s11, 0x4a7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x203e, v0
	s_movk_i32 s11, 0x1d5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20be, v0
	s_movk_i32 s11, 0x1d44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x213e, v0
	s_movk_i32 s11, 0x1d2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21be, v0
	s_movk_i32 s11, 0x1d4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v50
	s_movk_i32 s11, 0x1d1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v16
	s_movk_i32 s11, 0x1d3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v54
	s_movk_i32 s11, 0x1d0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v18
	s_movk_i32 s11, 0x1d34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v56
	s_movk_i32 s11, 0x1cfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v22
	s_movk_i32 s11, 0x1d24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v58
	s_movk_i32 s11, 0x1cec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v26
	s_movk_i32 s11, 0x1d14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v60
	s_movk_i32 s11, 0x1ce4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v20
	s_movk_i32 s11, 0x1d04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v62
	s_movk_i32 s11, 0x1cdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 62, v24
	s_movk_i32 s11, 0x1cf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v0
	s_movk_i32 s11, 0x4ac4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xbf, v0
	s_movk_i32 s11, 0x4ab4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x13f, v0
	s_movk_i32 s11, 0x4aa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1bf, v0
	s_movk_i32 s11, 0x4a94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x203f, v0
	s_movk_i32 s11, 0x1cbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20bf, v0
	s_movk_i32 s11, 0x1cd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x213f, v0
	s_movk_i32 s11, 0x1cac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21bf, v0
	s_movk_i32 s11, 0x1ccc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v50
	s_movk_i32 s11, 0x1c9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v16
	s_movk_i32 s11, 0x1cc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v54
	s_movk_i32 s11, 0x1c8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v18
	s_movk_i32 s11, 0x1cb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v56
	s_movk_i32 s11, 0x1c7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v22
	s_movk_i32 s11, 0x1ca4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v58
	s_movk_i32 s11, 0x1c6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v26
	s_movk_i32 s11, 0x1c94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v60
	s_movk_i32 s11, 0x1c64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v20
	s_movk_i32 s11, 0x1c84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v62
	s_movk_i32 s11, 0x1c5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 63, v24
	s_movk_i32 s11, 0x1c74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v0
	s_movk_i32 s11, 0x4ae4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc0, v0
	s_movk_i32 s11, 0x4ad4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x140, v0
	s_movk_i32 s11, 0x4acc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c0, v0
	s_movk_i32 s11, 0x4abc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2040, v0
	s_movk_i32 s11, 0x1c54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c0, v0
	s_movk_i32 s11, 0x1e14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2140, v0
	s_movk_i32 s11, 0x1df4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c0, v0
	s_movk_i32 s11, 0x1e1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v50
	s_movk_i32 s11, 0x1dec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v16
	s_movk_i32 s11, 0x1c4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v54
	s_movk_i32 s11, 0x1c2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v18
	s_movk_i32 s11, 0x1c44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v56
	s_movk_i32 s11, 0x1c1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v22
	s_movk_i32 s11, 0x1c3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v58
	s_movk_i32 s11, 0x1c0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v26
	s_movk_i32 s11, 0x1c34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v60
	s_movk_i32 s11, 0x1c04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v20
	s_movk_i32 s11, 0x1c24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v62
	s_movk_i32 s11, 0x1bfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 64, v24
	s_movk_i32 s11, 0x1c14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v0
	s_movk_i32 s11, 0x4b04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc1, v0
	s_movk_i32 s11, 0x4af4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x141, v0
	s_movk_i32 s11, 0x4aec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c1, v0
	s_movk_i32 s11, 0x4adc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2041, v0
	s_movk_i32 s11, 0x1bf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c1, v0
	s_movk_i32 s11, 0x1bec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2141, v0
	s_movk_i32 s11, 0x1be4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c1, v0
	s_movk_i32 s11, 0x1bd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v50
	s_movk_i32 s11, 0x1bbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v16
	s_movk_i32 s11, 0x1bdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v54
	s_movk_i32 s11, 0x1bac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v18
	s_movk_i32 s11, 0x1bcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v56
	s_movk_i32 s11, 0x1b9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v22
	s_movk_i32 s11, 0x1bc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v58
	s_movk_i32 s11, 0x1b8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v26
	s_movk_i32 s11, 0x1bb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v60
	s_movk_i32 s11, 0x1b84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v20
	s_movk_i32 s11, 0x1ba4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v62
	s_movk_i32 s11, 0x1b7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x41, v24
	s_movk_i32 s11, 0x1b94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v0
	s_movk_i32 s11, 0x4b24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc2, v0
	s_movk_i32 s11, 0x4b14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x142, v0
	s_movk_i32 s11, 0x4b0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c2, v0
	s_movk_i32 s11, 0x4afc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2042, v0
	s_movk_i32 s11, 0x1b74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c2, v0
	s_movk_i32 s11, 0x1b64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2142, v0
	s_movk_i32 s11, 0x1b4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c2, v0
	s_movk_i32 s11, 0x1b6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v50
	s_movk_i32 s11, 0x1b3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v16
	s_movk_i32 s11, 0x1b5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v54
	s_movk_i32 s11, 0x1b2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v18
	s_movk_i32 s11, 0x1b54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v56
	s_movk_i32 s11, 0x1b1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v22
	s_movk_i32 s11, 0x1b44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v58
	s_movk_i32 s11, 0x1b0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v26
	s_movk_i32 s11, 0x1b34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v60
	s_movk_i32 s11, 0x1b04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v20
	s_movk_i32 s11, 0x1b24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v62
	s_movk_i32 s11, 0x1afc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x42, v24
	s_movk_i32 s11, 0x1b14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v0
	s_movk_i32 s11, 0x4b44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc3, v0
	s_movk_i32 s11, 0x4b34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x143, v0
	s_movk_i32 s11, 0x4b2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c3, v0
	s_movk_i32 s11, 0x4b1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2043, v0
	s_movk_i32 s11, 0x1af4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c3, v0
	s_movk_i32 s11, 0x1ae4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2143, v0
	s_movk_i32 s11, 0x1acc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c3, v0
	s_movk_i32 s11, 0x1aec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v50
	s_movk_i32 s11, 0x1abc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v16
	s_movk_i32 s11, 0x1adc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v54
	s_movk_i32 s11, 0x1aac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v18
	s_movk_i32 s11, 0x1ad4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v56
	s_movk_i32 s11, 0x1a9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v22
	s_movk_i32 s11, 0x1ac4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v58
	s_movk_i32 s11, 0x1a8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v26
	s_movk_i32 s11, 0x1ab4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v60
	s_movk_i32 s11, 0x1a84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v20
	s_movk_i32 s11, 0x1aa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v62
	s_movk_i32 s11, 0x1a7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x43, v24
	s_movk_i32 s11, 0x1a94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v0
	s_movk_i32 s11, 0x4b64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc4, v0
	s_movk_i32 s11, 0x4b54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x144, v0
	s_movk_i32 s11, 0x4b4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c4, v0
	s_movk_i32 s11, 0x4b3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2044, v0
	s_movk_i32 s11, 0x1a74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c4, v0
	s_movk_i32 s11, 0x1a5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2144, v0
	s_movk_i32 s11, 0x1a44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c4, v0
	s_movk_i32 s11, 0x1a64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v50
	s_movk_i32 s11, 0x1a34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v16
	s_movk_i32 s11, 0x1a54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v54
	s_movk_i32 s11, 0x1a24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v18
	s_movk_i32 s11, 0x1a4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v56
	s_movk_i32 s11, 0x1a14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v22
	s_movk_i32 s11, 0x1a3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v58
	s_movk_i32 s11, 0x1a04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v26
	s_movk_i32 s11, 0x1a2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v60
	s_movk_i32 s11, 0x19fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v20
	s_movk_i32 s11, 0x1a1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v62
	s_movk_i32 s11, 0x19f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x44, v24
	s_movk_i32 s11, 0x1a0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v0
	s_movk_i32 s11, 0x4b8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc5, v0
	s_movk_i32 s11, 0x4b74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x145, v0
	s_movk_i32 s11, 0x4b6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c5, v0
	s_movk_i32 s11, 0x4b5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2045, v0
	s_movk_i32 s11, 0x19ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c5, v0
	s_movk_i32 s11, 0x19dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2145, v0
	s_movk_i32 s11, 0x19d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c5, v0
	s_movk_i32 s11, 0x19c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v50
	s_movk_i32 s11, 0x19ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v16
	s_movk_i32 s11, 0x19cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v54
	s_movk_i32 s11, 0x199c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v18
	s_movk_i32 s11, 0x19bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v56
	s_movk_i32 s11, 0x198c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v22
	s_movk_i32 s11, 0x19b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v58
	s_movk_i32 s11, 0x197c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v26
	s_movk_i32 s11, 0x19a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v60
	s_movk_i32 s11, 0x1974
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v20
	s_movk_i32 s11, 0x1994
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v62
	s_movk_i32 s11, 0x196c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x45, v24
	s_movk_i32 s11, 0x1984
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v0
	s_movk_i32 s11, 0x4bbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc6, v0
	s_movk_i32 s11, 0x4b9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x146, v0
	s_movk_i32 s11, 0x4b94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c6, v0
	s_movk_i32 s11, 0x4b7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2046, v0
	s_movk_i32 s11, 0x1964
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c6, v0
	s_movk_i32 s11, 0x1954
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2146, v0
	s_movk_i32 s11, 0x2ffc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c6, v0
	s_movk_i32 s11, 0x195c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v50
	s_movk_i32 s11, 0x4d8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v16
	s_movk_i32 s11, 0x4aac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v54
	s_movk_i32 s11, 0x4d9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v18
	s_movk_i32 s11, 0x4dcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v56
	s_movk_i32 s11, 0x4dac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v22
	s_movk_i32 s11, 0x4ddc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v58
	s_movk_i32 s11, 0x4dc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v26
	s_movk_i32 s11, 0x4dec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v60
	s_movk_i32 s11, 0x4dd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v20
	s_movk_i32 s11, 0x4dfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v62
	s_movk_i32 s11, 0x4de4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x46, v24
	s_movk_i32 s11, 0x4e04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v0
	s_movk_i32 s11, 0x4c4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc7, v0
	s_movk_i32 s11, 0x4bcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x147, v0
	s_movk_i32 s11, 0x4bc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c7, v0
	s_movk_i32 s11, 0x4bac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2047, v0
	s_movk_i32 s11, 0x4e0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c7, v0
	s_movk_i32 s11, 0x4e1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2147, v0
	s_movk_i32 s11, 0x4e14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c7, v0
	s_movk_i32 s11, 0x4e34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v50
	s_movk_i32 s11, 0x4e24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v16
	s_movk_i32 s11, 0x4e44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v54
	s_movk_i32 s11, 0x4e2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v18
	s_movk_i32 s11, 0x4e54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v56
	s_movk_i32 s11, 0x4e3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v22
	s_movk_i32 s11, 0x4e64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v58
	s_movk_i32 s11, 0x4e4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v26
	s_movk_i32 s11, 0x4e74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v60
	s_movk_i32 s11, 0x4e5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v20
	s_movk_i32 s11, 0x4e7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v62
	s_movk_i32 s11, 0x4e6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x47, v24
	s_movk_i32 s11, 0x4e84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v0
	s_movk_i32 s11, 0x4df4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc8, v0
	s_movk_i32 s11, 0x4d2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x148, v0
	s_movk_i32 s11, 0x4cac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c8, v0
	s_movk_i32 s11, 0x4bdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2048, v0
	s_movk_i32 s11, 0x4bec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c8, v0
	s_movk_i32 s11, 0x4c0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2148, v0
	s_movk_i32 s11, 0x4bfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c8, v0
	s_movk_i32 s11, 0x4c3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v50
	s_movk_i32 s11, 0x4c1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v16
	s_movk_i32 s11, 0x4c64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v54
	s_movk_i32 s11, 0x4c2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v18
	s_movk_i32 s11, 0x4c74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v56
	s_movk_i32 s11, 0x4c54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v22
	s_movk_i32 s11, 0x4c84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v58
	s_movk_i32 s11, 0x4c6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v26
	s_movk_i32 s11, 0x4c94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v60
	s_movk_i32 s11, 0x4c7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v20
	s_movk_i32 s11, 0x4c9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v62
	s_movk_i32 s11, 0x4c8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x48, v24
	s_movk_i32 s11, 0x4ca4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v0
	s_movk_i32 s11, 0x5764
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xc9, v0
	s_movk_i32 s11, 0x5884
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x149, v0
	s_movk_i32 s11, 0x587c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1c9, v0
	s_movk_i32 s11, 0x5874
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2049, v0
	s_movk_i32 s11, 0x4cb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20c9, v0
	s_movk_i32 s11, 0x4cbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2149, v0
	s_movk_i32 s11, 0x4cc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21c9, v0
	s_movk_i32 s11, 0x4cd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v50
	s_movk_i32 s11, 0x4ccc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v16
	s_movk_i32 s11, 0x4cec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v54
	s_movk_i32 s11, 0x4cdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v18
	s_movk_i32 s11, 0x4cfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v56
	s_movk_i32 s11, 0x4ce4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v22
	s_movk_i32 s11, 0x4d0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v58
	s_movk_i32 s11, 0x4cf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v26
	s_movk_i32 s11, 0x4d1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v60
	s_movk_i32 s11, 0x4d04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v20
	s_movk_i32 s11, 0x4d24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v62
	s_movk_i32 s11, 0x4d14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x49, v24
	s_movk_i32 s11, 0x4d34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v0
	s_movk_i32 s11, 0x576c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xca, v0
	s_movk_i32 s11, 0x58dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x14a, v0
	s_movk_i32 s11, 0x58c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ca, v0
	s_movk_i32 s11, 0x58ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x204a, v0
	s_movk_i32 s11, 0x4d3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ca, v0
	s_movk_i32 s11, 0x4d4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x214a, v0
	s_movk_i32 s11, 0x4d44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ca, v0
	s_movk_i32 s11, 0x4d64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v50
	s_movk_i32 s11, 0x4d54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v16
	s_movk_i32 s11, 0x4d74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v54
	s_movk_i32 s11, 0x4d5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v18
	s_movk_i32 s11, 0x4d84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v56
	s_movk_i32 s11, 0x4d6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v22
	s_movk_i32 s11, 0x4d94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v58
	s_movk_i32 s11, 0x4d7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v26
	s_movk_i32 s11, 0x4da4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v60
	s_movk_i32 s11, 0x4e94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v20
	s_movk_i32 s11, 0x4dbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v62
	s_movk_i32 s11, 0x4e9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4a, v24
	s_movk_i32 s11, 0x4ea4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v0
	s_movk_i32 s11, 0x5774
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xcb, v0
	s_movk_i32 s11, 0x5904
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x14b, v0
	s_movk_i32 s11, 0x58f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1cb, v0
	s_movk_i32 s11, 0x58e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x204b, v0
	s_movk_i32 s11, 0x4eac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20cb, v0
	s_movk_i32 s11, 0x4eb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x214b, v0
	s_movk_i32 s11, 0x4ebc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21cb, v0
	s_movk_i32 s11, 0x4ec4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v50
	s_movk_i32 s11, 0x4ecc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v16
	s_movk_i32 s11, 0x4ed4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v54
	s_movk_i32 s11, 0x4edc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v18
	s_movk_i32 s11, 0x4ee4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v56
	s_movk_i32 s11, 0x4eec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v22
	s_movk_i32 s11, 0x4ef4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v58
	s_movk_i32 s11, 0x4efc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v26
	s_movk_i32 s11, 0x4f04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v60
	s_movk_i32 s11, 0x4f0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v20
	s_movk_i32 s11, 0x4f14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v62
	s_movk_i32 s11, 0x4f1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4b, v24
	s_movk_i32 s11, 0x4f24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v0
	s_movk_i32 s11, 0x577c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xcc, v0
	s_movk_i32 s11, 0x593c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x14c, v0
	s_movk_i32 s11, 0x5934
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1cc, v0
	s_movk_i32 s11, 0x591c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x204c, v0
	s_movk_i32 s11, 0x4f2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20cc, v0
	s_movk_i32 s11, 0x4f34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x214c, v0
	s_movk_i32 s11, 0x4f3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21cc, v0
	s_movk_i32 s11, 0x4f44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v50
	s_movk_i32 s11, 0x4f4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v16
	s_movk_i32 s11, 0x4f54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v54
	s_movk_i32 s11, 0x4f5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v18
	s_movk_i32 s11, 0x4f64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v56
	s_movk_i32 s11, 0x4f6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v22
	s_movk_i32 s11, 0x4f74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v58
	s_movk_i32 s11, 0x4f7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v26
	s_movk_i32 s11, 0x4f84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v60
	s_movk_i32 s11, 0x4f8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v20
	s_movk_i32 s11, 0x4f94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v62
	s_movk_i32 s11, 0x4f9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4c, v24
	s_movk_i32 s11, 0x4fa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v0
	s_movk_i32 s11, 0x5784
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xcd, v0
	s_movk_i32 s11, 0x5e44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x14d, v0
	s_movk_i32 s11, 0x5e3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1cd, v0
	s_movk_i32 s11, 0x5e34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x204d, v0
	s_movk_i32 s11, 0x5314
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20cd, v0
	s_movk_i32 s11, 0x4fac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x214d, v0
	s_movk_i32 s11, 0x4fb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21cd, v0
	s_movk_i32 s11, 0x4fbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v50
	s_movk_i32 s11, 0x4fc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v16
	s_movk_i32 s11, 0x4fcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v54
	s_movk_i32 s11, 0x4fd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v18
	s_movk_i32 s11, 0x4fdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v56
	s_movk_i32 s11, 0x4fe4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v22
	s_movk_i32 s11, 0x4fec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v58
	s_movk_i32 s11, 0x4ff4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v26
	s_movk_i32 s11, 0x4ffc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v60
	s_movk_i32 s11, 0x5004
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v20
	s_movk_i32 s11, 0x500c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v62
	s_movk_i32 s11, 0x5014
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4d, v24
	s_movk_i32 s11, 0x501c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v0
	s_movk_i32 s11, 0x578c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xce, v0
	s_movk_i32 s11, 0x5984
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x14e, v0
	s_movk_i32 s11, 0x596c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ce, v0
	s_movk_i32 s11, 0x5964
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x204e, v0
	s_movk_i32 s11, 0x5024
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ce, v0
	s_movk_i32 s11, 0x502c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x214e, v0
	s_movk_i32 s11, 0x5034
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ce, v0
	s_movk_i32 s11, 0x503c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v50
	s_movk_i32 s11, 0x5044
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v16
	s_movk_i32 s11, 0x504c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v54
	s_movk_i32 s11, 0x5054
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v18
	s_movk_i32 s11, 0x505c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v56
	s_movk_i32 s11, 0x5064
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v22
	s_movk_i32 s11, 0x506c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v58
	s_movk_i32 s11, 0x5074
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v26
	s_movk_i32 s11, 0x507c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v60
	s_movk_i32 s11, 0x5084
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v20
	s_movk_i32 s11, 0x508c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v62
	s_movk_i32 s11, 0x5094
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4e, v24
	s_movk_i32 s11, 0x509c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v0
	s_movk_i32 s11, 0x59dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xcf, v0
	s_movk_i32 s11, 0x59bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x14f, v0
	s_movk_i32 s11, 0x59a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1cf, v0
	s_movk_i32 s11, 0x599c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x204f, v0
	s_movk_i32 s11, 0x50dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20cf, v0
	s_movk_i32 s11, 0x50e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x214f, v0
	s_movk_i32 s11, 0x50ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21cf, v0
	s_movk_i32 s11, 0x50fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v50
	s_movk_i32 s11, 0x5104
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v16
	s_movk_i32 s11, 0x510c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v54
	s_movk_i32 s11, 0x511c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v18
	s_movk_i32 s11, 0x512c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v56
	s_movk_i32 s11, 0x513c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v22
	s_movk_i32 s11, 0x514c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v58
	s_movk_i32 s11, 0x515c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v26
	s_movk_i32 s11, 0x516c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v60
	s_movk_i32 s11, 0x517c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v20
	s_movk_i32 s11, 0x518c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v62
	s_movk_i32 s11, 0x5194
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x4f, v24
	s_movk_i32 s11, 0x519c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v0
	s_movk_i32 s11, 0x5a1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd0, v0
	s_movk_i32 s11, 0x5a0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x150, v0
	s_movk_i32 s11, 0x59e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d0, v0
	s_movk_i32 s11, 0x59d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2050, v0
	s_movk_i32 s11, 0x51ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d0, v0
	s_movk_i32 s11, 0x51b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2150, v0
	s_movk_i32 s11, 0x51bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d0, v0
	s_movk_i32 s11, 0x51c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v50
	s_movk_i32 s11, 0x51cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v16
	s_movk_i32 s11, 0x51d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v54
	s_movk_i32 s11, 0x51dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v18
	s_movk_i32 s11, 0x51e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v56
	s_movk_i32 s11, 0x51ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v22
	s_movk_i32 s11, 0x51f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v58
	s_movk_i32 s11, 0x51fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v26
	s_movk_i32 s11, 0x5204
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v60
	s_movk_i32 s11, 0x5214
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v20
	s_movk_i32 s11, 0x521c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v62
	s_movk_i32 s11, 0x522c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x50, v24
	s_movk_i32 s11, 0x523c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v0
	s_movk_i32 s11, 0x5a5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd1, v0
	s_movk_i32 s11, 0x5a4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x151, v0
	s_movk_i32 s11, 0x5a24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d1, v0
	s_movk_i32 s11, 0x5a14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2051, v0
	s_movk_i32 s11, 0x524c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d1, v0
	s_movk_i32 s11, 0x525c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2151, v0
	s_movk_i32 s11, 0x526c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d1, v0
	s_movk_i32 s11, 0x527c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v50
	s_movk_i32 s11, 0x528c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v16
	s_movk_i32 s11, 0x529c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v54
	s_movk_i32 s11, 0x52ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v18
	s_movk_i32 s11, 0x52bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v56
	s_movk_i32 s11, 0x52c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v22
	s_movk_i32 s11, 0x52cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v58
	s_movk_i32 s11, 0x52d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v26
	s_movk_i32 s11, 0x52dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v60
	s_movk_i32 s11, 0x52e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v20
	s_movk_i32 s11, 0x52ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v62
	s_movk_i32 s11, 0x52f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x51, v24
	s_movk_i32 s11, 0x52fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v0
	s_movk_i32 s11, 0x5ae4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd2, v0
	s_movk_i32 s11, 0x5a8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x152, v0
	s_movk_i32 s11, 0x5a6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d2, v0
	s_movk_i32 s11, 0x5a54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2052, v0
	s_movk_i32 s11, 0x5304
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d2, v0
	s_movk_i32 s11, 0x530c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2152, v0
	s_movk_i32 s11, 0x531c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d2, v0
	s_movk_i32 s11, 0x5324
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v50
	s_movk_i32 s11, 0x532c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v16
	s_movk_i32 s11, 0x5334
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v54
	s_movk_i32 s11, 0x533c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v18
	s_movk_i32 s11, 0x5344
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v56
	s_movk_i32 s11, 0x534c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v22
	s_movk_i32 s11, 0x5354
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v58
	s_movk_i32 s11, 0x5364
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v26
	s_movk_i32 s11, 0x535c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v60
	s_movk_i32 s11, 0x55bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v20
	s_movk_i32 s11, 0x536c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v62
	s_movk_i32 s11, 0x57bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x52, v24
	s_movk_i32 s11, 0x57cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v0
	s_movk_i32 s11, 0x5c74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd3, v0
	s_movk_i32 s11, 0x5bcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x153, v0
	s_movk_i32 s11, 0x5b4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d3, v0
	s_movk_i32 s11, 0x5aa4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2053, v0
	s_movk_i32 s11, 0x5a94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d3, v0
	s_movk_i32 s11, 0x5ab4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2153, v0
	s_movk_i32 s11, 0x5a9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d3, v0
	s_movk_i32 s11, 0x5ac4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v50
	s_movk_i32 s11, 0x5aac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v16
	s_movk_i32 s11, 0x5ad4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v54
	s_movk_i32 s11, 0x5abc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v18
	s_movk_i32 s11, 0x5af4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v56
	s_movk_i32 s11, 0x5acc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v22
	s_movk_i32 s11, 0x5b0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v58
	s_movk_i32 s11, 0x5adc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v26
	s_movk_i32 s11, 0x5b1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v60
	s_movk_i32 s11, 0x5afc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v20
	s_movk_i32 s11, 0x5b24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v62
	s_movk_i32 s11, 0x5b14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x53, v24
	s_movk_i32 s11, 0x5b2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v0
	s_movk_i32 s11, 0x31e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd4, v0
	s_movk_i32 s11, 0x31dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x154, v0
	s_movk_i32 s11, 0x31d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d4, v0
	s_movk_i32 s11, 0x31c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2054, v0
	s_movk_i32 s11, 0x5b44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d4, v0
	s_movk_i32 s11, 0x5b5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2154, v0
	s_movk_i32 s11, 0x5b3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d4, v0
	s_movk_i32 s11, 0x5b74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v50
	s_movk_i32 s11, 0x5b64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v16
	s_movk_i32 s11, 0x5b84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v54
	s_movk_i32 s11, 0x5b6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v18
	s_movk_i32 s11, 0x5b94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v56
	s_movk_i32 s11, 0x5b7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v22
	s_movk_i32 s11, 0x5ba4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v58
	s_movk_i32 s11, 0x5b8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v26
	s_movk_i32 s11, 0x5bb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v60
	s_movk_i32 s11, 0x5b9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v20
	s_movk_i32 s11, 0x5bbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v62
	s_movk_i32 s11, 0x5bac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x54, v24
	s_movk_i32 s11, 0x5bc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v0
	s_movk_i32 s11, 0x3234
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd5, v0
	s_movk_i32 s11, 0x3214
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x155, v0
	s_movk_i32 s11, 0x31fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d5, v0
	s_movk_i32 s11, 0x31ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2055, v0
	s_movk_i32 s11, 0x5bd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d5, v0
	s_movk_i32 s11, 0x5bdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2155, v0
	s_movk_i32 s11, 0x5be4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d5, v0
	s_movk_i32 s11, 0x5bf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v50
	s_movk_i32 s11, 0x5bec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v16
	s_movk_i32 s11, 0x5c0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v54
	s_movk_i32 s11, 0x5bfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v18
	s_movk_i32 s11, 0x5c1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v56
	s_movk_i32 s11, 0x5c04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v22
	s_movk_i32 s11, 0x5c2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v58
	s_movk_i32 s11, 0x5c14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v26
	s_movk_i32 s11, 0x5c3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v60
	s_movk_i32 s11, 0x5c24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v20
	s_movk_i32 s11, 0x5c44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v62
	s_movk_i32 s11, 0x5c34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x55, v24
	s_movk_i32 s11, 0x5c4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v0
	s_movk_i32 s11, 0x326c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd6, v0
	s_movk_i32 s11, 0x325c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x156, v0
	s_movk_i32 s11, 0x324c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d6, v0
	s_movk_i32 s11, 0x323c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2056, v0
	s_movk_i32 s11, 0x5c54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d6, v0
	s_movk_i32 s11, 0x5c64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2156, v0
	s_movk_i32 s11, 0x5c5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d6, v0
	s_movk_i32 s11, 0x5c84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v50
	s_movk_i32 s11, 0x5c6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v16
	s_movk_i32 s11, 0x5ca4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v54
	s_movk_i32 s11, 0x5c7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v18
	s_movk_i32 s11, 0x5cc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v56
	s_movk_i32 s11, 0x5c94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v22
	s_movk_i32 s11, 0x5cd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v58
	s_movk_i32 s11, 0x5cb4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v26
	s_movk_i32 s11, 0x5ce4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v60
	s_movk_i32 s11, 0x5ccc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v20
	s_movk_i32 s11, 0x5cec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v62
	s_movk_i32 s11, 0x5cdc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x56, v24
	s_movk_i32 s11, 0x5cf4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v0
	s_movk_i32 s11, 0x32bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd7, v0
	s_movk_i32 s11, 0x32b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x157, v0
	s_movk_i32 s11, 0x32ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d7, v0
	s_movk_i32 s11, 0x32a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2057, v0
	s_movk_i32 s11, 0x5cfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d7, v0
	s_movk_i32 s11, 0x5d0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2157, v0
	s_movk_i32 s11, 0x5d04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d7, v0
	s_movk_i32 s11, 0x5d24
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v50
	s_movk_i32 s11, 0x5d14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v16
	s_movk_i32 s11, 0x5d34
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v54
	s_movk_i32 s11, 0x5d1c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v18
	s_movk_i32 s11, 0x5d44
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v56
	s_movk_i32 s11, 0x5d2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v22
	s_movk_i32 s11, 0x5d54
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v58
	s_movk_i32 s11, 0x5d3c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v26
	s_movk_i32 s11, 0x5d64
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v60
	s_movk_i32 s11, 0x5d4c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v20
	s_movk_i32 s11, 0x5d6c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v62
	s_movk_i32 s11, 0x5d5c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x57, v24
	s_movk_i32 s11, 0x5d74
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v0
	s_movk_i32 s11, 0x32dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd8, v0
	s_movk_i32 s11, 0x32d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x158, v0
	s_movk_i32 s11, 0x32cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d8, v0
	s_movk_i32 s11, 0x32c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2058, v0
	s_movk_i32 s11, 0x5d7c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d8, v0
	s_movk_i32 s11, 0x5d8c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2158, v0
	s_movk_i32 s11, 0x5d84
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d8, v0
	s_movk_i32 s11, 0x5da4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v50
	s_movk_i32 s11, 0x5d94
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v16
	s_movk_i32 s11, 0x5db4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v54
	s_movk_i32 s11, 0x5d9c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v18
	s_movk_i32 s11, 0x5dc4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v56
	s_movk_i32 s11, 0x5dac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v22
	s_movk_i32 s11, 0x5dd4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v58
	s_movk_i32 s11, 0x5dbc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v26
	s_movk_i32 s11, 0x5de4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v60
	s_movk_i32 s11, 0x5dcc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v20
	s_movk_i32 s11, 0x5dfc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v62
	s_movk_i32 s11, 0x5ddc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x58, v24
	s_movk_i32 s11, 0x5e04
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v0
	s_movk_i32 s11, 0x32fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xd9, v0
	s_movk_i32 s11, 0x32f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x159, v0
	s_movk_i32 s11, 0x32ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1d9, v0
	s_movk_i32 s11, 0x32e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2059, v0
	s_movk_i32 s11, 0x5e0c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20d9, v0
	s_movk_i32 s11, 0x5e2c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2159, v0
	s_movk_i32 s11, 0x5e14
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21d9, v0
	s_movk_i32 s11, 0x5854
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v50
	s_movk_i32 s11, 0x3374
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v16
	s_movk_i32 s11, 0x585c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v54
	s_movk_i32 s11, 0x338c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v18
	s_movk_i32 s11, 0x339c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v56
	s_movk_i32 s11, 0x33a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v22
	s_movk_i32 s11, 0x33ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v58
	s_movk_i32 s11, 0x33b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v26
	s_movk_i32 s11, 0x33c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v60
	s_movk_i32 s11, 0x33cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v20
	s_movk_i32 s11, 0x391c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v62
	s_movk_i32 s11, 0x3924
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x59, v24
	s_movk_i32 s11, 0x392c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v0
	s_movk_i32 s11, 0x390c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xda, v0
	s_movk_i32 s11, 0x3324
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x15a, v0
	s_movk_i32 s11, 0x3314
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1da, v0
	s_movk_i32 s11, 0x3304
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x205a, v0
	s_movk_i32 s11, 0x55b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20da, v0
	s_movk_i32 s11, 0x5374
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x215a, v0
	s_movk_i32 s11, 0x33e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21da, v0
	s_movk_i32 s11, 0x5394
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v50
	s_movk_i32 s11, 0x33f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v16
	s_movk_i32 s11, 0x33fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v54
	s_movk_i32 s11, 0x3404
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v18
	s_movk_i32 s11, 0x3414
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v56
	s_movk_i32 s11, 0x341c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v22
	s_movk_i32 s11, 0x3424
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v58
	s_movk_i32 s11, 0x342c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v26
	s_movk_i32 s11, 0x3434
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v60
	s_movk_i32 s11, 0x343c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v20
	s_movk_i32 s11, 0x344c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v62
	s_movk_i32 s11, 0x3454
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5a, v24
	s_movk_i32 s11, 0x345c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v0
	s_movk_i32 s11, 0x337c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xdb, v0
	s_movk_i32 s11, 0x335c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x15b, v0
	s_movk_i32 s11, 0x3344
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1db, v0
	s_movk_i32 s11, 0x333c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x205b, v0
	s_movk_i32 s11, 0x3464
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20db, v0
	s_movk_i32 s11, 0x346c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x215b, v0
	s_movk_i32 s11, 0x3474
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21db, v0
	s_movk_i32 s11, 0x3484
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v50
	s_movk_i32 s11, 0x347c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v16
	s_movk_i32 s11, 0x348c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v54
	s_movk_i32 s11, 0x3494
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v18
	s_movk_i32 s11, 0x34a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v56
	s_movk_i32 s11, 0x349c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v22
	s_movk_i32 s11, 0x34b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v58
	s_movk_i32 s11, 0x34bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v26
	s_movk_i32 s11, 0x34cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v60
	s_movk_i32 s11, 0x34c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v20
	s_movk_i32 s11, 0x34dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v62
	s_movk_i32 s11, 0x34e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5b, v24
	s_movk_i32 s11, 0x34ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v0
	s_movk_i32 s11, 0x3444
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xdc, v0
	s_movk_i32 s11, 0x340c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x15c, v0
	s_movk_i32 s11, 0x33ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1dc, v0
	s_movk_i32 s11, 0x33dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x205c, v0
	s_movk_i32 s11, 0x3504
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20dc, v0
	s_movk_i32 s11, 0x350c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x215c, v0
	s_movk_i32 s11, 0x3514
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21dc, v0
	s_movk_i32 s11, 0x3524
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v50
	s_movk_i32 s11, 0x352c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v16
	s_movk_i32 s11, 0x3534
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v54
	s_movk_i32 s11, 0x353c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v18
	s_movk_i32 s11, 0x3544
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v56
	s_movk_i32 s11, 0x354c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v22
	s_movk_i32 s11, 0x355c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v58
	s_movk_i32 s11, 0x3564
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v26
	s_movk_i32 s11, 0x3574
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v60
	s_movk_i32 s11, 0x357c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v20
	s_movk_i32 s11, 0x35a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v62
	s_movk_i32 s11, 0x35ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5c, v24
	s_movk_i32 s11, 0x35cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v0
	s_movk_i32 s11, 0x351c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xdd, v0
	s_movk_i32 s11, 0x34f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x15d, v0
	s_movk_i32 s11, 0x34d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1dd, v0
	s_movk_i32 s11, 0x34ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x205d, v0
	s_movk_i32 s11, 0x364c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20dd, v0
	s_movk_i32 s11, 0x365c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x215d, v0
	s_movk_i32 s11, 0x367c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21dd, v0
	s_movk_i32 s11, 0x369c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v50
	s_movk_i32 s11, 0x36ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v16
	s_movk_i32 s11, 0x36e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v54
	s_movk_i32 s11, 0x36ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v18
	s_movk_i32 s11, 0x3724
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v56
	s_movk_i32 s11, 0x372c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v22
	s_movk_i32 s11, 0x375c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v58
	s_movk_i32 s11, 0x3764
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v26
	s_movk_i32 s11, 0x3794
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v60
	s_movk_i32 s11, 0x379c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v20
	s_movk_i32 s11, 0x37b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v62
	s_movk_i32 s11, 0x37bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5d, v24
	s_movk_i32 s11, 0x37cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v0
	s_movk_i32 s11, 0x3784
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xde, v0
	s_movk_i32 s11, 0x36d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x15e, v0
	s_movk_i32 s11, 0x3664
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1de, v0
	s_movk_i32 s11, 0x35f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x205e, v0
	s_movk_i32 s11, 0x360c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20de, v0
	s_movk_i32 s11, 0x362c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x215e, v0
	s_movk_i32 s11, 0x3634
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21de, v0
	s_movk_i32 s11, 0x366c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v50
	s_movk_i32 s11, 0x3674
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v16
	s_movk_i32 s11, 0x36b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v54
	s_movk_i32 s11, 0x36bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v18
	s_movk_i32 s11, 0x36f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v56
	s_movk_i32 s11, 0x36fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v22
	s_movk_i32 s11, 0x3734
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v58
	s_movk_i32 s11, 0x373c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v26
	s_movk_i32 s11, 0x376c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v60
	s_movk_i32 s11, 0x3774
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v20
	s_movk_i32 s11, 0x37a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v62
	s_movk_i32 s11, 0x37ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5e, v24
	s_movk_i32 s11, 0x37c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v0
	s_movk_i32 s11, 0x241c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xdf, v0
	s_movk_i32 s11, 0x2404
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x15f, v0
	s_movk_i32 s11, 0x23fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1df, v0
	s_movk_i32 s11, 0x23f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x205f, v0
	s_movk_i32 s11, 0x37d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20df, v0
	s_movk_i32 s11, 0x37dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x215f, v0
	s_movk_i32 s11, 0x37e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21df, v0
	s_movk_i32 s11, 0x37ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v50
	s_movk_i32 s11, 0x37f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v16
	s_movk_i32 s11, 0x37fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v54
	s_movk_i32 s11, 0x3804
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v18
	s_movk_i32 s11, 0x380c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v56
	s_movk_i32 s11, 0x3814
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v22
	s_movk_i32 s11, 0x381c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v58
	s_movk_i32 s11, 0x3824
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v26
	s_movk_i32 s11, 0x382c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v60
	s_movk_i32 s11, 0x3834
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v20
	s_movk_i32 s11, 0x383c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v62
	s_movk_i32 s11, 0x3844
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x5f, v24
	s_movk_i32 s11, 0x384c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v0
	s_movk_i32 s11, 0x23ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe0, v0
	s_movk_i32 s11, 0x23e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x160, v0
	s_movk_i32 s11, 0x23dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e0, v0
	s_movk_i32 s11, 0x182c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2060, v0
	s_movk_i32 s11, 0x3854
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e0, v0
	s_movk_i32 s11, 0x385c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2160, v0
	s_movk_i32 s11, 0x3864
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e0, v0
	s_movk_i32 s11, 0x386c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v50
	s_movk_i32 s11, 0x3874
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v16
	s_movk_i32 s11, 0x387c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v54
	s_movk_i32 s11, 0x3884
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v18
	s_movk_i32 s11, 0x388c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v56
	s_movk_i32 s11, 0x3894
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v22
	s_movk_i32 s11, 0x38a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v58
	s_movk_i32 s11, 0x389c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v26
	s_movk_i32 s11, 0x38ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v60
	s_movk_i32 s11, 0x38b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v20
	s_movk_i32 s11, 0x38bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v62
	s_movk_i32 s11, 0x3554
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x60, v24
	s_movk_i32 s11, 0x356c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v0
	s_movk_i32 s11, 0x1824
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe1, v0
	s_movk_i32 s11, 0x17c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x161, v0
	s_movk_i32 s11, 0x1814
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e1, v0
	s_movk_i32 s11, 0x17bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2061, v0
	s_movk_i32 s11, 0x3584
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e1, v0
	s_movk_i32 s11, 0x358c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2161, v0
	s_movk_i32 s11, 0x3594
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e1, v0
	s_movk_i32 s11, 0x35b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v50
	s_movk_i32 s11, 0x359c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v16
	s_movk_i32 s11, 0x35d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v54
	s_movk_i32 s11, 0x35bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v18
	s_movk_i32 s11, 0x35e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v56
	s_movk_i32 s11, 0x35c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v22
	s_movk_i32 s11, 0x3604
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v58
	s_movk_i32 s11, 0x35dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v26
	s_movk_i32 s11, 0x361c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v60
	s_movk_i32 s11, 0x35fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v20
	s_movk_i32 s11, 0x363c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v62
	s_movk_i32 s11, 0x3614
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x61, v24
	s_movk_i32 s11, 0x3654
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v0
	s_movk_i32 s11, 0x17dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe2, v0
	s_movk_i32 s11, 0x1794
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x162, v0
	s_movk_i32 s11, 0x17d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e2, v0
	s_movk_i32 s11, 0x177c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2062, v0
	s_movk_i32 s11, 0x3684
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e2, v0
	s_movk_i32 s11, 0x3694
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2162, v0
	s_movk_i32 s11, 0x368c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e2, v0
	s_movk_i32 s11, 0x36cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v50
	s_movk_i32 s11, 0x36a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v16
	s_movk_i32 s11, 0x3704
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v54
	s_movk_i32 s11, 0x36c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v18
	s_movk_i32 s11, 0x3714
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v56
	s_movk_i32 s11, 0x36dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v22
	s_movk_i32 s11, 0x3744
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v58
	s_movk_i32 s11, 0x370c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v26
	s_movk_i32 s11, 0x3754
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v60
	s_movk_i32 s11, 0x371c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v20
	s_movk_i32 s11, 0x377c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v62
	s_movk_i32 s11, 0x374c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x62, v24
	s_movk_i32 s11, 0x378c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v0
	s_movk_i32 s11, 0x1774
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe3, v0
	s_movk_i32 s11, 0x160c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x163, v0
	s_movk_i32 s11, 0x176c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e3, v0
	s_movk_i32 s11, 0x1604
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2063, v0
	s_movk_i32 s11, 0x50b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e3, v0
	s_movk_i32 s11, 0x50bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2163, v0
	s_movk_i32 s11, 0x50a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e3, v0
	s_movk_i32 s11, 0x50c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v50
	s_movk_i32 s11, 0x50ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v16
	s_movk_i32 s11, 0x50cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v54
	s_movk_i32 s11, 0x537c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v18
	s_movk_i32 s11, 0x50d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v56
	s_movk_i32 s11, 0x5384
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v22
	s_movk_i32 s11, 0x538c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v58
	s_movk_i32 s11, 0x539c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v26
	s_movk_i32 s11, 0x53a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v60
	s_movk_i32 s11, 0x53ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v20
	s_movk_i32 s11, 0x53b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v62
	s_movk_i32 s11, 0x53bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x63, v24
	s_movk_i32 s11, 0x53c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v0
	s_movk_i32 s11, 0x174c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe4, v0
	s_movk_i32 s11, 0x15fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x164, v0
	s_movk_i32 s11, 0x1714
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e4, v0
	s_movk_i32 s11, 0x15f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2064, v0
	s_movk_i32 s11, 0x53cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e4, v0
	s_movk_i32 s11, 0x53d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2164, v0
	s_movk_i32 s11, 0x53dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e4, v0
	s_movk_i32 s11, 0x53e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v50
	s_movk_i32 s11, 0x53ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v16
	s_movk_i32 s11, 0x53f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v54
	s_movk_i32 s11, 0x53fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v18
	s_movk_i32 s11, 0x5404
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v56
	s_movk_i32 s11, 0x540c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v22
	s_movk_i32 s11, 0x5414
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v58
	s_movk_i32 s11, 0x541c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v26
	s_movk_i32 s11, 0x5424
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v60
	s_movk_i32 s11, 0x542c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v20
	s_movk_i32 s11, 0x5434
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v62
	s_movk_i32 s11, 0x543c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x64, v24
	s_movk_i32 s11, 0x5444
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v0
	s_movk_i32 s11, 0x15ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe5, v0
	s_movk_i32 s11, 0x15bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x165, v0
	s_movk_i32 s11, 0x15e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e5, v0
	s_movk_i32 s11, 0x15dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2065, v0
	s_movk_i32 s11, 0x544c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e5, v0
	s_movk_i32 s11, 0x5454
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2165, v0
	s_movk_i32 s11, 0x545c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e5, v0
	s_movk_i32 s11, 0x5464
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v50
	s_movk_i32 s11, 0x546c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v16
	s_movk_i32 s11, 0x5474
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v54
	s_movk_i32 s11, 0x547c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v18
	s_movk_i32 s11, 0x5484
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v56
	s_movk_i32 s11, 0x548c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v22
	s_movk_i32 s11, 0x5494
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v58
	s_movk_i32 s11, 0x549c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v26
	s_movk_i32 s11, 0x54a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v60
	s_movk_i32 s11, 0x54ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v20
	s_movk_i32 s11, 0x54b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v62
	s_movk_i32 s11, 0x54bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x65, v24
	s_movk_i32 s11, 0x54c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v0
	s_movk_i32 s11, 0x15d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe6, v0
	s_movk_i32 s11, 0x15cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x166, v0
	s_movk_i32 s11, 0x15c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e6, v0
	s_movk_i32 s11, 0x15b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2066, v0
	s_movk_i32 s11, 0x54cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e6, v0
	s_movk_i32 s11, 0x54d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2166, v0
	s_movk_i32 s11, 0x54dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e6, v0
	s_movk_i32 s11, 0x54e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v50
	s_movk_i32 s11, 0x54ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v16
	s_movk_i32 s11, 0x54f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v54
	s_movk_i32 s11, 0x54fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v18
	s_movk_i32 s11, 0x5504
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v56
	s_movk_i32 s11, 0x550c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v22
	s_movk_i32 s11, 0x55c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v58
	s_movk_i32 s11, 0x55cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v26
	s_movk_i32 s11, 0x55d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v60
	s_movk_i32 s11, 0x55dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v20
	s_movk_i32 s11, 0x5514
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v62
	s_movk_i32 s11, 0x551c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x66, v24
	s_movk_i32 s11, 0x5524
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v0
	s_movk_i32 s11, 0x15ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe7, v0
	s_movk_i32 s11, 0x15a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x167, v0
	s_movk_i32 s11, 0x159c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e7, v0
	s_movk_i32 s11, 0x1594
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2067, v0
	s_movk_i32 s11, 0x552c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e7, v0
	s_movk_i32 s11, 0x5534
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2167, v0
	s_movk_i32 s11, 0x553c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e7, v0
	s_movk_i32 s11, 0x5544
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v50
	s_movk_i32 s11, 0x554c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v16
	s_movk_i32 s11, 0x5554
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v54
	s_movk_i32 s11, 0x555c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v18
	s_movk_i32 s11, 0x5564
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v56
	s_movk_i32 s11, 0x556c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v22
	s_movk_i32 s11, 0x5574
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v58
	s_movk_i32 s11, 0x557c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v26
	s_movk_i32 s11, 0x5584
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v60
	s_movk_i32 s11, 0x558c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v20
	s_movk_i32 s11, 0x5594
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v62
	s_movk_i32 s11, 0x559c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x67, v24
	s_movk_i32 s11, 0x55a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v0
	s_movk_i32 s11, 0x158c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe8, v0
	s_movk_i32 s11, 0x1584
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x168, v0
	s_movk_i32 s11, 0x157c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e8, v0
	s_movk_i32 s11, 0x1514
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2068, v0
	s_movk_i32 s11, 0x55ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e8, v0
	s_movk_i32 s11, 0x1544
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2168, v0
	s_movk_i32 s11, 0x154c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e8, v0
	s_movk_i32 s11, 0x1554
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v50
	s_movk_i32 s11, 0x155c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v16
	s_movk_i32 s11, 0x1564
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v54
	s_movk_i32 s11, 0x156c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v18
	s_movk_i32 s11, 0x151c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v56
	s_movk_i32 s11, 0x1574
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v22
	s_movk_i32 s11, 0x150c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v58
	s_movk_i32 s11, 0x1524
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v26
	s_movk_i32 s11, 0x1504
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v60
	s_movk_i32 s11, 0x1534
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v20
	s_movk_i32 s11, 0x14fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v62
	s_movk_i32 s11, 0x153c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x68, v24
	s_movk_i32 s11, 0x14f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v0
	s_movk_i32 s11, 0x152c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xe9, v0
	s_movk_i32 s11, 0x14c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x169, v0
	s_movk_i32 s11, 0x14ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1e9, v0
	s_movk_i32 s11, 0x14bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2069, v0
	s_movk_i32 s11, 0x14e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20e9, v0
	s_movk_i32 s11, 0x1494
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2169, v0
	s_movk_i32 s11, 0x14dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21e9, v0
	s_movk_i32 s11, 0x148c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v50
	s_movk_i32 s11, 0x14d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v16
	s_movk_i32 s11, 0x146c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v54
	s_movk_i32 s11, 0x149c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v18
	s_movk_i32 s11, 0x145c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v56
	s_movk_i32 s11, 0x14a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v22
	s_movk_i32 s11, 0x1454
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v58
	s_movk_i32 s11, 0x14ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v26
	s_movk_i32 s11, 0x144c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v60
	s_movk_i32 s11, 0x14b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v20
	s_movk_i32 s11, 0x1444
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v62
	s_movk_i32 s11, 0x1464
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x69, v24
	s_movk_i32 s11, 0x143c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v0
	s_movk_i32 s11, 0x1474
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xea, v0
	s_movk_i32 s11, 0x13ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x16a, v0
	s_movk_i32 s11, 0x147c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ea, v0
	s_movk_i32 s11, 0x1484
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x206a, v0
	s_movk_i32 s11, 0x1404
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ea, v0
	s_movk_i32 s11, 0x140c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x216a, v0
	s_movk_i32 s11, 0x1414
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ea, v0
	s_movk_i32 s11, 0x141c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v50
	s_movk_i32 s11, 0x1424
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v16
	s_movk_i32 s11, 0x13cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v54
	s_movk_i32 s11, 0x142c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v18
	s_movk_i32 s11, 0x13c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v56
	s_movk_i32 s11, 0x1434
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v22
	s_movk_i32 s11, 0x13bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v58
	s_movk_i32 s11, 0x13d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v26
	s_movk_i32 s11, 0x13dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v60
	s_movk_i32 s11, 0x13e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v20
	s_movk_i32 s11, 0x13ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v62
	s_movk_i32 s11, 0x13f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6a, v24
	s_movk_i32 s11, 0x13fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v0
	s_movk_i32 s11, 0x1314
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xeb, v0
	s_movk_i32 s11, 0x131c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x16b, v0
	s_movk_i32 s11, 0x1324
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1eb, v0
	s_movk_i32 s11, 0x132c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x206b, v0
	s_movk_i32 s11, 0x137c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20eb, v0
	s_movk_i32 s11, 0x1384
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x216b, v0
	s_movk_i32 s11, 0x138c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21eb, v0
	s_movk_i32 s11, 0x1394
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v50
	s_movk_i32 s11, 0x139c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v16
	s_movk_i32 s11, 0x136c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v54
	s_movk_i32 s11, 0x13a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v18
	s_movk_i32 s11, 0x1364
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v56
	s_movk_i32 s11, 0x13b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v22
	s_movk_i32 s11, 0x135c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v58
	s_movk_i32 s11, 0x1374
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v26
	s_movk_i32 s11, 0x14cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v60
	s_movk_i32 s11, 0x1354
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v20
	s_movk_i32 s11, 0x134c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v62
	s_movk_i32 s11, 0x1344
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6b, v24
	s_movk_i32 s11, 0x1334
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v0
	s_movk_i32 s11, 0x133c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xec, v0
	s_movk_i32 s11, 0x12bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x16c, v0
	s_movk_i32 s11, 0x1244
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ec, v0
	s_movk_i32 s11, 0x12d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x206c, v0
	s_movk_i32 s11, 0x12ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ec, v0
	s_movk_i32 s11, 0x12c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x216c, v0
	s_movk_i32 s11, 0x12f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ec, v0
	s_movk_i32 s11, 0x12fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v50
	s_movk_i32 s11, 0x1304
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v16
	s_movk_i32 s11, 0x12ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v54
	s_movk_i32 s11, 0x12b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v18
	s_movk_i32 s11, 0x129c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v56
	s_movk_i32 s11, 0x12cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v22
	s_movk_i32 s11, 0x1284
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v58
	s_movk_i32 s11, 0x12dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v26
	s_movk_i32 s11, 0x126c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v60
	s_movk_i32 s11, 0x12e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v20
	s_movk_i32 s11, 0x125c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v62
	s_movk_i32 s11, 0x1264
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6c, v24
	s_movk_i32 s11, 0x1274
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v0
	s_movk_i32 s11, 0x127c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xed, v0
	s_movk_i32 s11, 0x128c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x16d, v0
	s_movk_i32 s11, 0x1294
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ed, v0
	s_movk_i32 s11, 0x12a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x206d, v0
	s_movk_i32 s11, 0x1224
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ed, v0
	s_movk_i32 s11, 0x1214
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x216d, v0
	s_movk_i32 s11, 0x121c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ed, v0
	s_movk_i32 s11, 0x122c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v50
	s_movk_i32 s11, 0x1234
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v16
	s_movk_i32 s11, 0x123c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v54
	s_movk_i32 s11, 0x124c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v18
	s_movk_i32 s11, 0x11f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v56
	s_movk_i32 s11, 0x1254
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v22
	s_movk_i32 s11, 0x11e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v58
	s_movk_i32 s11, 0x11ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v26
	s_movk_i32 s11, 0x11dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v60
	s_movk_i32 s11, 0x11fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v20
	s_movk_i32 s11, 0x11d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v62
	s_movk_i32 s11, 0x1204
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6d, v24
	s_movk_i32 s11, 0x11cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v0
	s_movk_i32 s11, 0x120c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xee, v0
	s_movk_i32 s11, 0x117c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x16e, v0
	s_movk_i32 s11, 0x1124
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ee, v0
	s_movk_i32 s11, 0x11a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x206e, v0
	s_movk_i32 s11, 0x11bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ee, v0
	s_movk_i32 s11, 0x1194
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x216e, v0
	s_movk_i32 s11, 0x11ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ee, v0
	s_movk_i32 s11, 0x116c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v50
	s_movk_i32 s11, 0x11c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v16
	s_movk_i32 s11, 0x115c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v54
	s_movk_i32 s11, 0x1164
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v18
	s_movk_i32 s11, 0x114c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v56
	s_movk_i32 s11, 0x1174
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v22
	s_movk_i32 s11, 0x1184
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v58
	s_movk_i32 s11, 0x118c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v26
	s_movk_i32 s11, 0x119c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v60
	s_movk_i32 s11, 0x11b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v20
	s_movk_i32 s11, 0x1134
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v62
	s_movk_i32 s11, 0x113c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6e, v24
	s_movk_i32 s11, 0x112c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v0
	s_movk_i32 s11, 0x1144
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xef, v0
	s_movk_i32 s11, 0x10bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x16f, v0
	s_movk_i32 s11, 0x1154
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1ef, v0
	s_movk_i32 s11, 0x10d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x206f, v0
	s_movk_i32 s11, 0x10fc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20ef, v0
	s_movk_i32 s11, 0x10cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x216f, v0
	s_movk_i32 s11, 0x10dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21ef, v0
	s_movk_i32 s11, 0x10ec
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v50
	s_movk_i32 s11, 0x10f4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v16
	s_movk_i32 s11, 0x1104
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v54
	s_movk_i32 s11, 0x110c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v18
	s_movk_i32 s11, 0x1114
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v56
	s_movk_i32 s11, 0x111c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v22
	s_movk_i32 s11, 0x107c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v58
	s_movk_i32 s11, 0x1084
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v26
	s_movk_i32 s11, 0x108c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v60
	s_movk_i32 s11, 0x1094
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v20
	s_movk_i32 s11, 0x109c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v62
	s_movk_i32 s11, 0x10a4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x6f, v24
	s_movk_i32 s11, 0x10ac
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v0
	s_movk_i32 s11, 0x10b4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0xf0, v0
	scratch_store_dwordx2 off, v[14:15], off offset:4020
	v_or_b32_e32 v14, 0x170, v0
	scratch_store_dwordx2 off, v[14:15], off offset:4036
	v_or_b32_e32 v14, 0x1f0, v0
	s_movk_i32 s11, 0x103c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2070, v0
	s_movk_i32 s11, 0x104c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x20f0, v0
	s_movk_i32 s11, 0x1034
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x2170, v0
	s_movk_i32 s11, 0x105c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x21f0, v0
	s_movk_i32 s11, 0x1024
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v50
	s_movk_i32 s11, 0x1064
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v16
	s_movk_i32 s11, 0x1014
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v54
	s_movk_i32 s11, 0x101c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v18
	s_movk_i32 s11, 0x1004
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v56
	s_movk_i32 s11, 0x102c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v22
	scratch_store_dwordx2 off, v[14:15], off offset:4092
	v_or_b32_e32 v14, 0x70, v58
	s_movk_i32 s11, 0x1044
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v26
	scratch_store_dwordx2 off, v[14:15], off offset:4076
	v_or_b32_e32 v14, 0x70, v60
	s_movk_i32 s11, 0x1054
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x70, v20
	scratch_store_dwordx2 off, v[14:15], off offset:4060
	v_or_b32_e32 v14, 0x70, v62
	scratch_store_dwordx2 off, v[14:15], off offset:4068
	v_or_b32_e32 v14, 0x70, v24
	scratch_store_dwordx2 off, v[14:15], off offset:4052
	v_or_b32_e32 v14, 0x71, v0
	scratch_store_dwordx2 off, v[14:15], off offset:4084
	v_or_b32_e32 v14, 0xf1, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3964
	v_or_b32_e32 v14, 0x171, v0
	s_movk_i32 s11, 0x100c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x1f1, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3980
	v_or_b32_e32 v14, 0x2071, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3996
	v_or_b32_e32 v14, 0x20f1, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3972
	v_or_b32_e32 v14, 0x2171, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3988
	v_or_b32_e32 v14, 0x21f1, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3940
	v_or_b32_e32 v14, 0x71, v50
	scratch_store_dwordx2 off, v[14:15], off offset:4004
	v_or_b32_e32 v14, 0x71, v16
	scratch_store_dwordx2 off, v[14:15], off offset:3924
	v_or_b32_e32 v14, 0x71, v54
	scratch_store_dwordx2 off, v[14:15], off offset:4012
	v_or_b32_e32 v14, 0x71, v18
	scratch_store_dwordx2 off, v[14:15], off offset:4028
	v_or_b32_e32 v14, 0x71, v56
	scratch_store_dwordx2 off, v[14:15], off offset:4044
	v_or_b32_e32 v14, 0x71, v22
	scratch_store_dwordx2 off, v[14:15], off offset:3908
	v_or_b32_e32 v14, 0x71, v58
	scratch_store_dwordx2 off, v[14:15], off offset:3916
	v_or_b32_e32 v14, 0x71, v26
	scratch_store_dwordx2 off, v[14:15], off offset:3900
	v_or_b32_e32 v14, 0x71, v60
	scratch_store_dwordx2 off, v[14:15], off offset:3932
	v_or_b32_e32 v14, 0x71, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3892
	v_or_b32_e32 v14, 0x71, v62
	scratch_store_dwordx2 off, v[14:15], off offset:3948
	v_or_b32_e32 v14, 0x71, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3884
	v_or_b32_e32 v14, 0x72, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3956
	v_or_b32_e32 v14, 0xf2, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3820
	v_or_b32_e32 v14, 0x172, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3620
	v_or_b32_e32 v14, 0x1f2, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3844
	v_or_b32_e32 v14, 0x2072, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3868
	v_or_b32_e32 v14, 0x20f2, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3828
	v_or_b32_e32 v14, 0x2172, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3852
	v_or_b32_e32 v14, 0x21f2, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3796
	v_or_b32_e32 v14, 0x72, v50
	scratch_store_dwordx2 off, v[14:15], off offset:3876
	v_or_b32_e32 v14, 0x72, v16
	scratch_store_dwordx2 off, v[14:15], off offset:3780
	v_or_b32_e32 v14, 0x72, v54
	scratch_store_dwordx2 off, v[14:15], off offset:3788
	v_or_b32_e32 v14, 0x72, v18
	scratch_store_dwordx2 off, v[14:15], off offset:3748
	v_or_b32_e32 v14, 0x72, v56
	scratch_store_dwordx2 off, v[14:15], off offset:3812
	v_or_b32_e32 v14, 0x72, v22
	scratch_store_dwordx2 off, v[14:15], off offset:3724
	v_or_b32_e32 v14, 0x72, v58
	scratch_store_dwordx2 off, v[14:15], off offset:3836
	v_or_b32_e32 v14, 0x72, v26
	scratch_store_dwordx2 off, v[14:15], off offset:3700
	v_or_b32_e32 v14, 0x72, v60
	scratch_store_dwordx2 off, v[14:15], off offset:3860
	v_or_b32_e32 v14, 0x72, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3684
	v_or_b32_e32 v14, 0x72, v62
	scratch_store_dwordx2 off, v[14:15], off offset:3692
	v_or_b32_e32 v14, 0x72, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3676
	v_or_b32_e32 v14, 0x73, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3716
	v_or_b32_e32 v14, 0xf3, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3732
	v_or_b32_e32 v14, 0x173, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3740
	v_or_b32_e32 v14, 0x1f3, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3764
	v_or_b32_e32 v14, 0x2073, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3588
	v_or_b32_e32 v14, 0x20f3, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3564
	v_or_b32_e32 v14, 0x2173, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3572
	v_or_b32_e32 v14, 0x21f3, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3516
	v_or_b32_e32 v14, 0x73, v50
	scratch_store_dwordx2 off, v[14:15], off offset:3604
	v_or_b32_e32 v14, 0x73, v16
	s_movk_i32 s11, 0x1074
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x73, v54
	s_movk_i32 s11, 0x10c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x73, v18
	s_movk_i32 s11, 0x106c
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x73, v56
	s_movk_i32 s11, 0x10e4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x73, v22
	scratch_store_dwordx2 off, v[14:15], off offset:1692
	v_or_b32_e32 v14, 0x73, v58
	scratch_store_dwordx2 off, v[14:15], off offset:3484
	v_or_b32_e32 v14, 0x73, v26
	scratch_store_dwordx2 off, v[14:15], off offset:3468
	v_or_b32_e32 v14, 0x73, v60
	scratch_store_dwordx2 off, v[14:15], off offset:3492
	v_or_b32_e32 v14, 0x73, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3460
	v_or_b32_e32 v14, 0x73, v62
	scratch_store_dwordx2 off, v[14:15], off offset:3508
	v_or_b32_e32 v14, 0x73, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3444
	v_or_b32_e32 v14, 0x74, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3524
	v_or_b32_e32 v14, 0xf4, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3324
	v_or_b32_e32 v14, 0x174, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3348
	v_or_b32_e32 v14, 0x1f4, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3300
	v_or_b32_e32 v14, 0x2074, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3356
	v_or_b32_e32 v14, 0x20f4, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3148
	v_or_b32_e32 v14, 0x2174, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3364
	v_or_b32_e32 v14, 0x21f4, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3100
	v_or_b32_e32 v14, 0x74, v50
	scratch_store_dwordx2 off, v[14:15], off offset:3380
	v_or_b32_e32 v14, 0x74, v16
	scratch_store_dwordx2 off, v[14:15], off offset:3084
	v_or_b32_e32 v14, 0x74, v54
	scratch_store_dwordx2 off, v[14:15], off offset:3092
	v_or_b32_e32 v14, 0x74, v18
	scratch_store_dwordx2 off, v[14:15], off offset:3108
	v_or_b32_e32 v14, 0x74, v56
	scratch_store_dwordx2 off, v[14:15], off offset:3132
	v_or_b32_e32 v14, 0x74, v22
	scratch_store_dwordx2 off, v[14:15], off offset:3060
	v_or_b32_e32 v14, 0x74, v58
	scratch_store_dwordx2 off, v[14:15], off offset:3172
	v_or_b32_e32 v14, 0x74, v26
	scratch_store_dwordx2 off, v[14:15], off offset:3044
	v_or_b32_e32 v14, 0x74, v60
	scratch_store_dwordx2 off, v[14:15], off offset:3188
	v_or_b32_e32 v14, 0x74, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3020
	v_or_b32_e32 v14, 0x74, v62
	scratch_store_dwordx2 off, v[14:15], off offset:3028
	v_or_b32_e32 v14, 0x74, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3004
	v_or_b32_e32 v14, 0x75, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3052
	v_or_b32_e32 v14, 0xf5, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2804
	v_or_b32_e32 v14, 0x175, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3068
	v_or_b32_e32 v14, 0x1f5, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2772
	v_or_b32_e32 v14, 0x2075, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3076
	v_or_b32_e32 v14, 0x20f5, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2716
	v_or_b32_e32 v14, 0x2175, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2724
	v_or_b32_e32 v14, 0x21f5, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2700
	v_or_b32_e32 v14, 0x75, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2732
	v_or_b32_e32 v14, 0x75, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2740
	v_or_b32_e32 v14, 0x75, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2748
	v_or_b32_e32 v14, 0x75, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2756
	v_or_b32_e32 v14, 0x75, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2764
	v_or_b32_e32 v14, 0x75, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2676
	v_or_b32_e32 v14, 0x75, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2684
	v_or_b32_e32 v14, 0x75, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2668
	v_or_b32_e32 v14, 0x75, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2692
	v_or_b32_e32 v14, 0x75, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3012
	v_or_b32_e32 v14, 0x75, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2708
	v_or_b32_e32 v14, 0x75, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3036
	v_or_b32_e32 v14, 0x76, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3124
	v_or_b32_e32 v14, 0xf6, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2812
	v_or_b32_e32 v14, 0x176, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2820
	v_or_b32_e32 v14, 0x1f6, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2828
	v_or_b32_e32 v14, 0x2076, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2836
	v_or_b32_e32 v14, 0x20f6, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2844
	v_or_b32_e32 v14, 0x2176, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2852
	v_or_b32_e32 v14, 0x21f6, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2860
	v_or_b32_e32 v14, 0x76, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2868
	v_or_b32_e32 v14, 0x76, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2612
	v_or_b32_e32 v14, 0x76, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2620
	v_or_b32_e32 v14, 0x76, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2628
	v_or_b32_e32 v14, 0x76, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2636
	v_or_b32_e32 v14, 0x76, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2644
	v_or_b32_e32 v14, 0x76, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2652
	v_or_b32_e32 v14, 0x76, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2604
	v_or_b32_e32 v14, 0x76, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2660
	v_or_b32_e32 v14, 0x76, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3180
	v_or_b32_e32 v14, 0x76, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2596
	v_or_b32_e32 v14, 0x76, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3196
	v_or_b32_e32 v14, 0x77, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3244
	v_or_b32_e32 v14, 0xf7, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2876
	v_or_b32_e32 v14, 0x177, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2884
	v_or_b32_e32 v14, 0x1f7, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2780
	v_or_b32_e32 v14, 0x2077, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2892
	v_or_b32_e32 v14, 0x20f7, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2548
	v_or_b32_e32 v14, 0x2177, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2556
	v_or_b32_e32 v14, 0x21f7, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2532
	v_or_b32_e32 v14, 0x77, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2564
	v_or_b32_e32 v14, 0x77, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2516
	v_or_b32_e32 v14, 0x77, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2572
	v_or_b32_e32 v14, 0x77, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2580
	v_or_b32_e32 v14, 0x77, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2588
	v_or_b32_e32 v14, 0x77, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2492
	v_or_b32_e32 v14, 0x77, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2500
	v_or_b32_e32 v14, 0x77, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2508
	v_or_b32_e32 v14, 0x77, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2524
	v_or_b32_e32 v14, 0x77, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3268
	v_or_b32_e32 v14, 0x77, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2540
	v_or_b32_e32 v14, 0x77, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3276
	v_or_b32_e32 v14, 0x78, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3340
	v_or_b32_e32 v14, 0xf8, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2908
	v_or_b32_e32 v14, 0x178, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2916
	v_or_b32_e32 v14, 0x1f8, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2788
	v_or_b32_e32 v14, 0x2078, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2924
	v_or_b32_e32 v14, 0x20f8, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2468
	v_or_b32_e32 v14, 0x2178, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2932
	v_or_b32_e32 v14, 0x21f8, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2452
	v_or_b32_e32 v14, 0x78, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2940
	v_or_b32_e32 v14, 0x78, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2436
	v_or_b32_e32 v14, 0x78, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2444
	v_or_b32_e32 v14, 0x78, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2428
	v_or_b32_e32 v14, 0x78, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2460
	v_or_b32_e32 v14, 0x78, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2420
	v_or_b32_e32 v14, 0x78, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2476
	v_or_b32_e32 v14, 0x78, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2412
	v_or_b32_e32 v14, 0x78, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2484
	v_or_b32_e32 v14, 0x78, v20
	scratch_store_dwordx2 off, v[14:15], off offset:2396
	v_or_b32_e32 v14, 0x78, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2404
	v_or_b32_e32 v14, 0x78, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3372
	v_or_b32_e32 v14, 0x79, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3412
	v_or_b32_e32 v14, 0xf9, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3388
	v_or_b32_e32 v14, 0x179, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3396
	v_or_b32_e32 v14, 0x1f9, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2796
	v_or_b32_e32 v14, 0x2079, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3404
	v_or_b32_e32 v14, 0x20f9, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2356
	v_or_b32_e32 v14, 0x2179, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2364
	v_or_b32_e32 v14, 0x21f9, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2340
	v_or_b32_e32 v14, 0x79, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2372
	v_or_b32_e32 v14, 0x79, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2332
	v_or_b32_e32 v14, 0x79, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2380
	v_or_b32_e32 v14, 0x79, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2316
	v_or_b32_e32 v14, 0x79, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2388
	v_or_b32_e32 v14, 0x79, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2300
	v_or_b32_e32 v14, 0x79, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2308
	v_or_b32_e32 v14, 0x79, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2292
	v_or_b32_e32 v14, 0x79, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2324
	v_or_b32_e32 v14, 0x79, v20
	scratch_store_dwordx2 off, v[14:15], off offset:2284
	v_or_b32_e32 v14, 0x79, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2348
	v_or_b32_e32 v14, 0x79, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3420
	v_or_b32_e32 v14, 0x7a, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3476
	v_or_b32_e32 v14, 0xfa, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2956
	v_or_b32_e32 v14, 0x17a, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2964
	v_or_b32_e32 v14, 0x1fa, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2972
	v_or_b32_e32 v14, 0x207a, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2980
	v_or_b32_e32 v14, 0x20fa, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2244
	v_or_b32_e32 v14, 0x217a, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2988
	v_or_b32_e32 v14, 0x21fa, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2228
	v_or_b32_e32 v14, 0x7a, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2996
	v_or_b32_e32 v14, 0x7a, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2212
	v_or_b32_e32 v14, 0x7a, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2220
	v_or_b32_e32 v14, 0x7a, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2204
	v_or_b32_e32 v14, 0x7a, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2236
	v_or_b32_e32 v14, 0x7a, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2252
	v_or_b32_e32 v14, 0x7a, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2260
	v_or_b32_e32 v14, 0x7a, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2268
	v_or_b32_e32 v14, 0x7a, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2276
	v_or_b32_e32 v14, 0x7a, v20
	scratch_store_dwordx2 off, v[14:15], off offset:2188
	v_or_b32_e32 v14, 0x7a, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2196
	v_or_b32_e32 v14, 0x7a, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3500
	v_or_b32_e32 v14, 0x7b, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3580
	v_or_b32_e32 v14, 0xfb, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3532
	v_or_b32_e32 v14, 0x17b, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3540
	v_or_b32_e32 v14, 0x1fb, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3548
	v_or_b32_e32 v14, 0x207b, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3556
	v_or_b32_e32 v14, 0x20fb, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2148
	v_or_b32_e32 v14, 0x217b, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2156
	v_or_b32_e32 v14, 0x21fb, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2132
	v_or_b32_e32 v14, 0x7b, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2164
	v_or_b32_e32 v14, 0x7b, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2124
	v_or_b32_e32 v14, 0x7b, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2172
	v_or_b32_e32 v14, 0x7b, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2092
	v_or_b32_e32 v14, 0x7b, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2180
	v_or_b32_e32 v14, 0x7b, v22
	scratch_store_dwordx2 off, v[14:15], off offset:2060
	v_or_b32_e32 v14, 0x7b, v58
	scratch_store_dwordx2 off, v[14:15], off offset:2084
	v_or_b32_e32 v14, 0x7b, v26
	scratch_store_dwordx2 off, v[14:15], off offset:2020
	v_or_b32_e32 v14, 0x7b, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2116
	v_or_b32_e32 v14, 0x7b, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3596
	v_or_b32_e32 v14, 0x7b, v62
	scratch_store_dwordx2 off, v[14:15], off offset:2140
	v_or_b32_e32 v14, 0x7b, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3612
	v_or_b32_e32 v14, 0x7c, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3628
	v_or_b32_e32 v14, 0xfc, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3204
	v_or_b32_e32 v14, 0x17c, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3212
	v_or_b32_e32 v14, 0x1fc, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3220
	v_or_b32_e32 v14, 0x207c, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3228
	v_or_b32_e32 v14, 0x20fc, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3236
	v_or_b32_e32 v14, 0x217c, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3252
	v_or_b32_e32 v14, 0x21fc, v0
	scratch_store_dwordx2 off, v[14:15], off offset:1972
	v_or_b32_e32 v14, 0x7c, v50
	scratch_store_dwordx2 off, v[14:15], off offset:3260
	v_or_b32_e32 v14, 0x7c, v16
	scratch_store_dwordx2 off, v[14:15], off offset:1956
	v_or_b32_e32 v14, 0x7c, v54
	scratch_store_dwordx2 off, v[14:15], off offset:1964
	v_or_b32_e32 v14, 0x7c, v18
	scratch_store_dwordx2 off, v[14:15], off offset:1948
	v_or_b32_e32 v14, 0x7c, v56
	scratch_store_dwordx2 off, v[14:15], off offset:1980
	v_or_b32_e32 v14, 0x7c, v22
	scratch_store_dwordx2 off, v[14:15], off offset:1940
	v_or_b32_e32 v14, 0x7c, v58
	scratch_store_dwordx2 off, v[14:15], off offset:1996
	v_or_b32_e32 v14, 0x7c, v26
	scratch_store_dwordx2 off, v[14:15], off offset:1932
	v_or_b32_e32 v14, 0x7c, v60
	scratch_store_dwordx2 off, v[14:15], off offset:2012
	v_or_b32_e32 v14, 0x7c, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3636
	v_or_b32_e32 v14, 0x7c, v62
	scratch_store_dwordx2 off, v[14:15], off offset:1924
	v_or_b32_e32 v14, 0x7c, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3644
	v_or_b32_e32 v14, 0x7d, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3652
	v_or_b32_e32 v14, 0xfd, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3308
	v_or_b32_e32 v14, 0x17d, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3316
	v_or_b32_e32 v14, 0x1fd, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2900
	v_or_b32_e32 v14, 0x207d, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3332
	v_or_b32_e32 v14, 0x20fd, v0
	scratch_store_dwordx2 off, v[14:15], off offset:1836
	v_or_b32_e32 v14, 0x217d, v0
	scratch_store_dwordx2 off, v[14:15], off offset:1868
	v_or_b32_e32 v14, 0x21fd, v0
	scratch_store_dwordx2 off, v[14:15], off offset:1860
	v_or_b32_e32 v14, 0x7d, v50
	scratch_store_dwordx2 off, v[14:15], off offset:1884
	v_or_b32_e32 v14, 0x7d, v16
	scratch_store_dwordx2 off, v[14:15], off offset:1900
	v_or_b32_e32 v14, 0x7d, v54
	scratch_store_dwordx2 off, v[14:15], off offset:1876
	v_or_b32_e32 v14, 0x7d, v18
	scratch_store_dwordx2 off, v[14:15], off offset:1908
	v_or_b32_e32 v14, 0x7d, v56
	scratch_store_dwordx2 off, v[14:15], off offset:1916
	v_or_b32_e32 v14, 0x7d, v22
	scratch_store_dwordx2 off, v[14:15], off offset:1820
	v_or_b32_e32 v14, 0x7d, v58
	scratch_store_dwordx2 off, v[14:15], off offset:1828
	v_or_b32_e32 v14, 0x7d, v26
	scratch_store_dwordx2 off, v[14:15], off offset:1844
	v_or_b32_e32 v14, 0x7d, v60
	scratch_store_dwordx2 off, v[14:15], off offset:1852
	v_or_b32_e32 v14, 0x7d, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3660
	v_or_b32_e32 v14, 0x7d, v62
	scratch_store_dwordx2 off, v[14:15], off offset:1892
	v_or_b32_e32 v14, 0x7d, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3668
	v_or_b32_e32 v14, 0x7e, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3708
	v_or_b32_e32 v14, 0xfe, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3428
	v_or_b32_e32 v14, 0x17e, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3436
	v_or_b32_e32 v14, 0x1fe, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2948
	v_or_b32_e32 v14, 0x207e, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3452
	v_or_b32_e32 v14, 0x20fe, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3284
	v_or_b32_e32 v14, 0x217e, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3292
	v_or_b32_e32 v14, 0x21fe, v0
	scratch_store_dwordx2 off, v[14:15], off offset:1988
	v_or_b32_e32 v14, 0x7e, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2004
	v_or_b32_e32 v14, 0x7e, v16
	scratch_store_dwordx2 off, v[14:15], off offset:1700
	v_or_b32_e32 v14, 0x7e, v54
	scratch_store_dwordx2 off, v[14:15], off offset:1708
	v_or_b32_e32 v14, 0x7e, v18
	scratch_store_dwordx2 off, v[14:15], off offset:1716
	v_or_b32_e32 v14, 0x7e, v56
	scratch_store_dwordx2 off, v[14:15], off offset:1724
	v_or_b32_e32 v14, 0x7e, v22
	scratch_store_dwordx2 off, v[14:15], off offset:1732
	v_or_b32_e32 v14, 0x7e, v58
	scratch_store_dwordx2 off, v[14:15], off offset:1748
	v_or_b32_e32 v14, 0x7e, v26
	scratch_store_dwordx2 off, v[14:15], off offset:1740
	v_or_b32_e32 v14, 0x7e, v60
	scratch_store_dwordx2 off, v[14:15], off offset:1756
	v_or_b32_e32 v14, 0x7e, v20
	scratch_store_dwordx2 off, v[14:15], off offset:3756
	v_or_b32_e32 v14, 0x7e, v62
	scratch_store_dwordx2 off, v[14:15], off offset:1764
	v_or_b32_e32 v14, 0x7e, v24
	scratch_store_dwordx2 off, v[14:15], off offset:3772
	v_or_b32_e32 v14, 0x7f, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3804
	v_or_b32_e32 v14, 0xff, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3116
	v_or_b32_e32 v14, 0x17f, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3140
	v_or_b32_e32 v14, 0x1ff, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3156
	v_or_b32_e32 v14, 0x207f, v0
	scratch_store_dwordx2 off, v[14:15], off offset:3164
	v_or_b32_e32 v14, 0x20ff, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2052
	v_or_b32_e32 v14, 0x217f, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2036
	v_or_b32_e32 v14, 0x21ff, v0
	scratch_store_dwordx2 off, v[14:15], off offset:2100
	v_or_b32_e32 v14, 0x7f, v50
	scratch_store_dwordx2 off, v[14:15], off offset:2028
	v_mov_b32_e32 v14, v16
	s_movk_i32 s11, 0x43cc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x7f, v16
	scratch_store_dwordx2 off, v[14:15], off offset:2044
	v_or_b32_e32 v14, 0x7f, v54
	scratch_store_dwordx2 off, v[14:15], off offset:2068
	v_mov_b32_e32 v14, v18
	s_movk_i32 s11, 0x43d4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x7f, v18
	scratch_store_dwordx2 off, v[14:15], off offset:2076
	v_or_b32_e32 v14, 0x7f, v56
	scratch_store_dwordx2 off, v[14:15], off offset:2108
	v_or_b32_e32 v14, 0x7f, v22
	scratch_store_dwordx2 off, v[14:15], off offset:1772
	v_or_b32_e32 v14, 0x7f, v58
	scratch_store_dwordx2 off, v[14:15], off offset:1780
	v_mov_b32_e32 v14, v26
	s_movk_i32 s11, 0x43dc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x7f, v26
	scratch_store_dwordx2 off, v[14:15], off offset:1788
	v_or_b32_e32 v14, 0x7f, v60
	scratch_store_dwordx2 off, v[14:15], off offset:1796
	v_mov_b32_e32 v14, v20
	s_movk_i32 s11, 0x43bc
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x7f, v20
	scratch_store_dwordx2 off, v[14:15], off offset:1804
	v_or_b32_e32 v14, 0x7f, v62
	scratch_store_dwordx2 off, v[14:15], off offset:1812
	v_mov_b32_e32 v14, v24
	s_movk_i32 s11, 0x43c4
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 0x7f, v24
	s_movk_i32 s11, 0x130c
	scratch_store_dwordx2 off, v[14:15], s11
	v_lshlrev_b32_e32 v14, 2, v1
	v_or_b32_e32 v16, 1, v14
	s_movk_i32 s11, 0x43f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 2, v14
	s_movk_i32 s11, 0x43fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 3, v14
	s_movk_i32 s11, 0x43ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x100, v14
	s_movk_i32 s11, 0x43ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x101, v14
	s_movk_i32 s11, 0x4394
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x102, v14
	s_movk_i32 s11, 0x43b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x103, v14
	s_movk_i32 s11, 0x439c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x200, v14
	s_movk_i32 s11, 0x4374
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x201, v14
	s_movk_i32 s11, 0x43a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x202, v14
	s_movk_i32 s11, 0x4384
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x203, v14
	s_movk_i32 s11, 0x438c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x300, v14
	s_movk_i32 s11, 0x4354
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x301, v14
	s_movk_i32 s11, 0x4364
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x302, v14
	s_movk_i32 s11, 0x436c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x303, v14
	s_movk_i32 s11, 0x437c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x400, v14
	s_movk_i32 s11, 0x433c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x401, v14
	s_movk_i32 s11, 0x435c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x402, v14
	s_movk_i32 s11, 0x4344
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x403, v14
	s_movk_i32 s11, 0x434c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x500, v14
	s_movk_i32 s11, 0x4314
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x501, v14
	s_movk_i32 s11, 0x4324
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x502, v14
	s_movk_i32 s11, 0x432c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x503, v14
	s_movk_i32 s11, 0x4334
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x600, v14
	s_movk_i32 s11, 0x42fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x601, v14
	s_movk_i32 s11, 0x431c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x602, v14
	s_movk_i32 s11, 0x4304
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x603, v14
	s_movk_i32 s11, 0x430c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x700, v14
	s_movk_i32 s11, 0x42dc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x701, v14
	s_movk_i32 s11, 0x42e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x702, v14
	s_movk_i32 s11, 0x42ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x703, v14
	s_movk_i32 s11, 0x42f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x800, v14
	s_movk_i32 s11, 0x42b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x801, v14
	s_movk_i32 s11, 0x42d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x802, v14
	s_movk_i32 s11, 0x42c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x803, v14
	s_movk_i32 s11, 0x42cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x900, v14
	s_movk_i32 s11, 0x4294
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x901, v14
	s_movk_i32 s11, 0x42a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x902, v14
	s_movk_i32 s11, 0x42ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x903, v14
	s_movk_i32 s11, 0x42bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xa00, v14
	s_movk_i32 s11, 0x4274
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xa01, v14
	s_movk_i32 s11, 0x429c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xa02, v14
	s_movk_i32 s11, 0x4284
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xa03, v14
	s_movk_i32 s11, 0x428c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xb00, v14
	s_movk_i32 s11, 0x425c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xb01, v14
	s_movk_i32 s11, 0x4264
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xb02, v14
	s_movk_i32 s11, 0x426c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xb03, v14
	s_movk_i32 s11, 0x427c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xc00, v14
	s_movk_i32 s11, 0x4214
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xc01, v14
	s_movk_i32 s11, 0x4254
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xc02, v14
	s_movk_i32 s11, 0x421c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xc03, v14
	s_movk_i32 s11, 0x4224
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xd00, v14
	s_movk_i32 s11, 0x41f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xd01, v14
	s_movk_i32 s11, 0x41fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xd02, v14
	s_movk_i32 s11, 0x4204
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xd03, v14
	s_movk_i32 s11, 0x420c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xe00, v14
	s_movk_i32 s11, 0x41d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xe01, v14
	s_movk_i32 s11, 0x41ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xe02, v14
	s_movk_i32 s11, 0x41dc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xe03, v14
	s_movk_i32 s11, 0x41e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xf00, v14
	s_movk_i32 s11, 0x41b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xf01, v14
	s_movk_i32 s11, 0x41bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xf02, v14
	s_movk_i32 s11, 0x41c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0xf03, v14
	s_movk_i32 s11, 0x41cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1000, v14
	s_movk_i32 s11, 0x4194
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1001, v14
	s_movk_i32 s11, 0x41ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1002, v14
	s_movk_i32 s11, 0x419c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1003, v14
	s_movk_i32 s11, 0x41a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1100, v14
	s_movk_i32 s11, 0x4174
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1101, v14
	s_movk_i32 s11, 0x417c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1102, v14
	s_movk_i32 s11, 0x4184
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1103, v14
	s_movk_i32 s11, 0x418c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1200, v14
	s_movk_i32 s11, 0x406c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1201, v14
	s_movk_i32 s11, 0x416c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1202, v14
	s_movk_i32 s11, 0x4074
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1203, v14
	s_movk_i32 s11, 0x407c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1300, v14
	s_movk_i32 s11, 0x4034
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1301, v14
	s_movk_i32 s11, 0x403c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1302, v14
	s_movk_i32 s11, 0x4044
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1303, v14
	s_movk_i32 s11, 0x4064
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1400, v14
	s_movk_i32 s11, 0x4014
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1401, v14
	s_movk_i32 s11, 0x402c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1402, v14
	s_movk_i32 s11, 0x401c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1403, v14
	s_movk_i32 s11, 0x4024
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1500, v14
	s_movk_i32 s11, 0x3fec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1501, v14
	s_movk_i32 s11, 0x3ffc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1502, v14
	s_movk_i32 s11, 0x4004
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1503, v14
	s_movk_i32 s11, 0x400c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1600, v14
	s_movk_i32 s11, 0x3fd4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1601, v14
	s_movk_i32 s11, 0x3ff4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1602, v14
	s_movk_i32 s11, 0x3fdc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1603, v14
	s_movk_i32 s11, 0x3fe4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1700, v14
	s_movk_i32 s11, 0x3fac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1701, v14
	s_movk_i32 s11, 0x3fbc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1702, v14
	s_movk_i32 s11, 0x3fc4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1703, v14
	s_movk_i32 s11, 0x3fcc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1800, v14
	s_movk_i32 s11, 0x3f94
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1801, v14
	s_movk_i32 s11, 0x3fb4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1802, v14
	s_movk_i32 s11, 0x3f9c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1803, v14
	s_movk_i32 s11, 0x3fa4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1900, v14
	s_movk_i32 s11, 0x3f54
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1901, v14
	s_movk_i32 s11, 0x3f5c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1902, v14
	s_movk_i32 s11, 0x3f64
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1903, v14
	s_movk_i32 s11, 0x3f6c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1a00, v14
	s_movk_i32 s11, 0x3f2c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1a01, v14
	s_movk_i32 s11, 0x3f4c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1a02, v14
	s_movk_i32 s11, 0x3f3c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1a03, v14
	s_movk_i32 s11, 0x3f44
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1b00, v14
	s_movk_i32 s11, 0x3edc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1b01, v14
	s_movk_i32 s11, 0x3ee4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1b02, v14
	s_movk_i32 s11, 0x3eec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1b03, v14
	s_movk_i32 s11, 0x3f34
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1c00, v14
	s_movk_i32 s11, 0x3e7c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1c01, v14
	s_movk_i32 s11, 0x3ed4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1c02, v14
	s_movk_i32 s11, 0x3e84
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1c03, v14
	s_movk_i32 s11, 0x3e8c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1d00, v14
	s_movk_i32 s11, 0x3ddc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1d01, v14
	s_movk_i32 s11, 0x3de4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1d02, v14
	s_movk_i32 s11, 0x3dec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1d03, v14
	s_movk_i32 s11, 0x3e74
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1e00, v14
	s_movk_i32 s11, 0x3d7c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1e01, v14
	s_movk_i32 s11, 0x3dd4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1e02, v14
	s_movk_i32 s11, 0x3d94
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1e03, v14
	s_movk_i32 s11, 0x3d9c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1f00, v14
	s_movk_i32 s11, 0x3d44
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1f01, v14
	s_movk_i32 s11, 0x3d54
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1f02, v14
	s_movk_i32 s11, 0x3d5c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x1f03, v14
	s_movk_i32 s11, 0x3d64
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2000, v14
	s_movk_i32 s11, 0x3cd4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2001, v14
	s_movk_i32 s11, 0x3cfc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2002, v14
	s_movk_i32 s11, 0x3cdc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2003, v14
	s_movk_i32 s11, 0x3ce4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2100, v14
	s_movk_i32 s11, 0x3c74
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2101, v14
	s_movk_i32 s11, 0x3c7c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2102, v14
	s_movk_i32 s11, 0x3c84
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2103, v14
	s_movk_i32 s11, 0x3cc4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2200, v14
	s_movk_i32 s11, 0x24e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2201, v14
	s_movk_i32 s11, 0x2504
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2202, v14
	s_movk_i32 s11, 0x24f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2203, v14
	s_movk_i32 s11, 0x24fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2300, v14
	s_movk_i32 s11, 0x24a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2301, v14
	s_movk_i32 s11, 0x24ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2302, v14
	s_movk_i32 s11, 0x24b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2303, v14
	s_movk_i32 s11, 0x24c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2400, v14
	s_movk_i32 s11, 0x246c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2401, v14
	s_movk_i32 s11, 0x2484
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2402, v14
	s_movk_i32 s11, 0x2474
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2403, v14
	s_movk_i32 s11, 0x247c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2500, v14
	s_movk_i32 s11, 0x244c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2501, v14
	s_movk_i32 s11, 0x2454
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2502, v14
	s_movk_i32 s11, 0x245c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2503, v14
	s_movk_i32 s11, 0x2464
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2600, v14
	s_movk_i32 s11, 0x242c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2601, v14
	s_movk_i32 s11, 0x2444
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2602, v14
	s_movk_i32 s11, 0x2434
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2603, v14
	s_movk_i32 s11, 0x243c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2700, v14
	s_movk_i32 s11, 0x250c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2701, v14
	s_movk_i32 s11, 0x2514
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2702, v14
	s_movk_i32 s11, 0x251c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2703, v14
	s_movk_i32 s11, 0x2424
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2800, v14
	s_movk_i32 s11, 0x572c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2801, v14
	s_movk_i32 s11, 0x573c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2802, v14
	s_movk_i32 s11, 0x5734
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2803, v14
	s_movk_i32 s11, 0x5744
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2900, v14
	s_movk_i32 s11, 0x570c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2901, v14
	s_movk_i32 s11, 0x5714
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2902, v14
	s_movk_i32 s11, 0x571c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2903, v14
	s_movk_i32 s11, 0x5724
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2a00, v14
	s_movk_i32 s11, 0x56ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2a01, v14
	s_movk_i32 s11, 0x56fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2a02, v14
	s_movk_i32 s11, 0x56f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2a03, v14
	s_movk_i32 s11, 0x5704
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2b00, v14
	s_movk_i32 s11, 0x56cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2b01, v14
	s_movk_i32 s11, 0x56d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2b02, v14
	s_movk_i32 s11, 0x56dc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2b03, v14
	s_movk_i32 s11, 0x56e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2c00, v14
	s_movk_i32 s11, 0x56ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2c01, v14
	s_movk_i32 s11, 0x56bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2c02, v14
	s_movk_i32 s11, 0x56b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2c03, v14
	s_movk_i32 s11, 0x56c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2d00, v14
	s_movk_i32 s11, 0x568c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2d01, v14
	s_movk_i32 s11, 0x5694
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2d02, v14
	s_movk_i32 s11, 0x569c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2d03, v14
	s_movk_i32 s11, 0x56a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2e00, v14
	s_movk_i32 s11, 0x566c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2e01, v14
	s_movk_i32 s11, 0x567c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2e02, v14
	s_movk_i32 s11, 0x5674
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2e03, v14
	s_movk_i32 s11, 0x5684
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2f00, v14
	s_movk_i32 s11, 0x564c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2f01, v14
	s_movk_i32 s11, 0x5654
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2f02, v14
	s_movk_i32 s11, 0x565c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x2f03, v14
	s_movk_i32 s11, 0x5664
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3000, v14
	s_movk_i32 s11, 0x562c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3001, v14
	s_movk_i32 s11, 0x563c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3002, v14
	s_movk_i32 s11, 0x5634
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3003, v14
	s_movk_i32 s11, 0x5644
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3100, v14
	s_movk_i32 s11, 0x560c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3101, v14
	s_movk_i32 s11, 0x5614
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3102, v14
	s_movk_i32 s11, 0x561c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3103, v14
	s_movk_i32 s11, 0x5624
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3200, v14
	s_movk_i32 s11, 0x55fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3201, v14
	s_movk_i32 s11, 0x5604
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3202, v14
	s_movk_i32 s11, 0x55e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3203, v14
	s_movk_i32 s11, 0x55ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3300, v14
	s_movk_i32 s11, 0x3c3c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3301, v14
	s_movk_i32 s11, 0x3c44
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3302, v14
	s_movk_i32 s11, 0x3c4c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3303, v14
	s_movk_i32 s11, 0x3c54
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3400, v14
	s_movk_i32 s11, 0x3c5c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3401, v14
	s_movk_i32 s11, 0x3c64
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3402, v14
	s_movk_i32 s11, 0x3bfc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3403, v14
	s_movk_i32 s11, 0x3c6c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3500, v14
	s_movk_i32 s11, 0x3bb4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3501, v14
	s_movk_i32 s11, 0x3bcc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3502, v14
	s_movk_i32 s11, 0x3bd4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3503, v14
	s_movk_i32 s11, 0x3be4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3600, v14
	s_movk_i32 s11, 0x3b84
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3601, v14
	s_movk_i32 s11, 0x3b94
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3602, v14
	s_movk_i32 s11, 0x3b8c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3603, v14
	s_movk_i32 s11, 0x3b9c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3700, v14
	s_movk_i32 s11, 0x3b5c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3701, v14
	s_movk_i32 s11, 0x3b6c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3702, v14
	s_movk_i32 s11, 0x3b74
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3703, v14
	s_movk_i32 s11, 0x3b7c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3800, v14
	s_movk_i32 s11, 0x3b24
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3801, v14
	s_movk_i32 s11, 0x3b34
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3802, v14
	s_movk_i32 s11, 0x3b2c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3803, v14
	s_movk_i32 s11, 0x3b3c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3900, v14
	s_movk_i32 s11, 0x3b04
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3901, v14
	s_movk_i32 s11, 0x3b0c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3902, v14
	s_movk_i32 s11, 0x3b14
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3903, v14
	s_movk_i32 s11, 0x3b1c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3a00, v14
	s_movk_i32 s11, 0x3ae4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3a01, v14
	s_movk_i32 s11, 0x3af4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3a02, v14
	s_movk_i32 s11, 0x3aec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3a03, v14
	s_movk_i32 s11, 0x3afc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3b00, v14
	s_movk_i32 s11, 0x3ac4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3b01, v14
	s_movk_i32 s11, 0x3acc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3b02, v14
	s_movk_i32 s11, 0x3ad4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3b03, v14
	s_movk_i32 s11, 0x3adc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3c00, v14
	s_movk_i32 s11, 0x3a9c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3c01, v14
	s_movk_i32 s11, 0x3aac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3c02, v14
	s_movk_i32 s11, 0x3aa4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3c03, v14
	s_movk_i32 s11, 0x3ab4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3d00, v14
	s_movk_i32 s11, 0x3d04
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3d01, v14
	s_movk_i32 s11, 0x3c24
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3d02, v14
	s_movk_i32 s11, 0x3c34
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3d03, v14
	s_movk_i32 s11, 0x3c2c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3e00, v14
	s_movk_i32 s11, 0x239c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3e01, v14
	s_movk_i32 s11, 0x23b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3e02, v14
	s_movk_i32 s11, 0x23a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3e03, v14
	s_movk_i32 s11, 0x23ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3f00, v14
	s_movk_i32 s11, 0x2384
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3f01, v14
	s_movk_i32 s11, 0x238c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3f02, v14
	s_movk_i32 s11, 0x2394
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x3f03, v14
	s_movk_i32 s11, 0x2414
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4000, v14
	s_movk_i32 s11, 0x240c
	scratch_store_dwordx2 off, v[16:17], s11
	v_mov_b32_e32 v16, v22
	s_movk_i32 s11, 0x43e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 13, v22
	s_movk_i32 s11, 0x40c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4001, v14
	s_movk_i32 s11, 0x25b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4002, v14
	s_movk_i32 s11, 0x25a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4003, v14
	s_movk_i32 s11, 0x25ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4100, v14
	s_movk_i32 s11, 0x2584
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4101, v14
	s_movk_i32 s11, 0x258c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4102, v14
	s_movk_i32 s11, 0x2594
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4103, v14
	s_movk_i32 s11, 0x259c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4200, v14
	s_movk_i32 s11, 0x2564
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4201, v14
	s_movk_i32 s11, 0x257c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4202, v14
	s_movk_i32 s11, 0x256c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4203, v14
	s_movk_i32 s11, 0x2574
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4300, v14
	s_movk_i32 s11, 0x2544
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4301, v14
	s_movk_i32 s11, 0x254c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4302, v14
	s_movk_i32 s11, 0x2554
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4303, v14
	s_movk_i32 s11, 0x255c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4400, v14
	s_movk_i32 s11, 0x2524
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4401, v14
	s_movk_i32 s11, 0x253c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4402, v14
	s_movk_i32 s11, 0x252c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4403, v14
	s_movk_i32 s11, 0x2534
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4500, v14
	s_movk_i32 s11, 0x24cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4501, v14
	s_movk_i32 s11, 0x24d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4502, v14
	s_movk_i32 s11, 0x24dc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4503, v14
	s_movk_i32 s11, 0x24ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4600, v14
	s_movk_i32 s11, 0x248c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4601, v14
	s_movk_i32 s11, 0x24bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4602, v14
	s_movk_i32 s11, 0x2494
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4603, v14
	s_movk_i32 s11, 0x249c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4700, v14
	s_movk_i32 s11, 0x5944
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4701, v14
	s_movk_i32 s11, 0x594c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4702, v14
	s_movk_i32 s11, 0x5954
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4703, v14
	s_movk_i32 s11, 0x595c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4800, v14
	s_movk_i32 s11, 0x590c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4801, v14
	s_movk_i32 s11, 0x5924
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4802, v14
	s_movk_i32 s11, 0x5914
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4803, v14
	s_movk_i32 s11, 0x592c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4900, v14
	s_movk_i32 s11, 0x58b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4901, v14
	s_movk_i32 s11, 0x58bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4902, v14
	s_movk_i32 s11, 0x58cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4903, v14
	s_movk_i32 s11, 0x58d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4a00, v14
	s_movk_i32 s11, 0x588c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4a01, v14
	s_movk_i32 s11, 0x589c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4a02, v14
	s_movk_i32 s11, 0x5894
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4a03, v14
	s_movk_i32 s11, 0x58a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4b00, v14
	s_movk_i32 s11, 0x598c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4b01, v14
	s_movk_i32 s11, 0x5994
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4b02, v14
	s_movk_i32 s11, 0x5974
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4b03, v14
	s_movk_i32 s11, 0x597c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4c00, v14
	s_movk_i32 s11, 0x59ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4c01, v14
	s_movk_i32 s11, 0x59b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4c02, v14
	s_movk_i32 s11, 0x59c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4c03, v14
	s_movk_i32 s11, 0x59cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4d00, v14
	s_movk_i32 s11, 0x59ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4d01, v14
	s_movk_i32 s11, 0x59f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4d02, v14
	s_movk_i32 s11, 0x59fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4d03, v14
	s_movk_i32 s11, 0x5a04
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4e00, v14
	s_movk_i32 s11, 0x5a2c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4e01, v14
	s_movk_i32 s11, 0x5a34
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4e02, v14
	s_movk_i32 s11, 0x5a3c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4e03, v14
	s_movk_i32 s11, 0x5a44
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4f00, v14
	s_movk_i32 s11, 0x5a64
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4f01, v14
	s_movk_i32 s11, 0x5a74
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4f02, v14
	s_movk_i32 s11, 0x5a7c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x4f03, v14
	s_movk_i32 s11, 0x5a84
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5000, v14
	s_movk_i32 s11, 0x5aec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5001, v14
	s_movk_i32 s11, 0x5b04
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5002, v14
	s_movk_i32 s11, 0x5b34
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5003, v14
	s_movk_i32 s11, 0x5b54
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5100, v14
	s_movk_i32 s11, 0x5c8c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5101, v14
	s_movk_i32 s11, 0x5c9c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5102, v14
	s_movk_i32 s11, 0x5cac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5103, v14
	s_movk_i32 s11, 0x5cbc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5200, v14
	s_movk_i32 s11, 0x5dec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5201, v14
	s_movk_i32 s11, 0x5df4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5202, v14
	s_movk_i32 s11, 0x5e1c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5203, v14
	s_movk_i32 s11, 0x5e24
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5300, v14
	s_movk_i32 s11, 0x66c0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5301, v14
	s_movk_i32 s11, 0x66c8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5302, v14
	s_movk_i32 s11, 0x66d8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5303, v14
	s_movk_i32 s11, 0x66d0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5400, v14
	s_movk_i32 s11, 0x6600
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5401, v14
	s_movk_i32 s11, 0x6620
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5402, v14
	s_movk_i32 s11, 0x6618
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5403, v14
	s_movk_i32 s11, 0x66b0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5500, v14
	s_movk_i32 s11, 0x65f0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5501, v14
	s_movk_i32 s11, 0x65f8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5502, v14
	s_movk_i32 s11, 0x6688
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5503, v14
	s_movk_i32 s11, 0x6610
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5600, v14
	s_movk_i32 s11, 0x6668
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5601, v14
	s_movk_i32 s11, 0x66a8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5602, v14
	s_movk_i32 s11, 0x6608
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5603, v14
	s_movk_i32 s11, 0x66b8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5700, v14
	s_movk_i32 s11, 0x6300
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5701, v14
	s_movk_i32 s11, 0x6308
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5702, v14
	s_movk_i32 s11, 0x6648
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5703, v14
	s_movk_i32 s11, 0x66a0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5800, v14
	s_movk_i32 s11, 0x65e0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5801, v14
	s_movk_i32 s11, 0x62f0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5802, v14
	s_movk_i32 s11, 0x65e8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5803, v14
	s_movk_i32 s11, 0x62f8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5900, v14
	s_movk_i32 s11, 0x62d0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5901, v14
	s_movk_i32 s11, 0x62d8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5902, v14
	s_movk_i32 s11, 0x62e0
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5903, v14
	s_movk_i32 s11, 0x62e8
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5a00, v14
	s_movk_i32 s11, 0x413c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5a01, v14
	s_movk_i32 s11, 0x414c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5a02, v14
	s_movk_i32 s11, 0x4154
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5a03, v14
	s_movk_i32 s11, 0x4164
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5b00, v14
	s_movk_i32 s11, 0x4124
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5b01, v14
	s_movk_i32 s11, 0x4134
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5b02, v14
	s_movk_i32 s11, 0x4144
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5b03, v14
	s_movk_i32 s11, 0x415c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5c00, v14
	s_movk_i32 s11, 0x4104
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5c01, v14
	s_movk_i32 s11, 0x4114
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5c02, v14
	s_movk_i32 s11, 0x411c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5c03, v14
	s_movk_i32 s11, 0x412c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5d00, v14
	s_movk_i32 s11, 0x40ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5d01, v14
	s_movk_i32 s11, 0x40f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5d02, v14
	s_movk_i32 s11, 0x40fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5d03, v14
	s_movk_i32 s11, 0x410c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5e00, v14
	s_movk_i32 s11, 0x40cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5e01, v14
	s_movk_i32 s11, 0x40dc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5e02, v14
	s_movk_i32 s11, 0x40d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5e03, v14
	s_movk_i32 s11, 0x40e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5f00, v14
	s_movk_i32 s11, 0x409c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5f01, v14
	s_movk_i32 s11, 0x40ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5f02, v14
	s_movk_i32 s11, 0x40b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x5f03, v14
	s_movk_i32 s11, 0x40bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6000, v14
	s_movk_i32 s11, 0x4084
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6001, v14
	s_movk_i32 s11, 0x408c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6002, v14
	s_movk_i32 s11, 0x4094
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6003, v14
	s_movk_i32 s11, 0x40a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6100, v14
	s_movk_i32 s11, 0x404c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6101, v14
	s_movk_i32 s11, 0x4054
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6102, v14
	s_movk_i32 s11, 0x405c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6103, v14
	s_movk_i32 s11, 0x424c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6200, v14
	s_movk_i32 s11, 0x422c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6201, v14
	s_movk_i32 s11, 0x423c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6202, v14
	s_movk_i32 s11, 0x4234
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6203, v14
	s_movk_i32 s11, 0x4244
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6300, v14
	s_movk_i32 s11, 0x5e4c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6301, v14
	s_movk_i32 s11, 0x5e54
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6302, v14
	s_movk_i32 s11, 0x5e5c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6303, v14
	s_movk_i32 s11, 0x5e64
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6400, v14
	s_movk_i32 s11, 0x5e6c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6401, v14
	s_movk_i32 s11, 0x5e74
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6402, v14
	s_movk_i32 s11, 0x5e7c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6403, v14
	s_movk_i32 s11, 0x5e84
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6500, v14
	s_movk_i32 s11, 0x5e8c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6501, v14
	s_movk_i32 s11, 0x5e94
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6502, v14
	s_movk_i32 s11, 0x5e9c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6503, v14
	s_movk_i32 s11, 0x5ea4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6600, v14
	s_movk_i32 s11, 0x5eb4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6601, v14
	s_movk_i32 s11, 0x5eac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6602, v14
	s_movk_i32 s11, 0x5ebc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6603, v14
	s_movk_i32 s11, 0x5ec4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6700, v14
	s_movk_i32 s11, 0x5ecc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6701, v14
	s_movk_i32 s11, 0x5ed4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6702, v14
	s_movk_i32 s11, 0x5edc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6703, v14
	s_movk_i32 s11, 0x5ee4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6800, v14
	s_movk_i32 s11, 0x5eec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6801, v14
	s_movk_i32 s11, 0x5ef4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6802, v14
	s_movk_i32 s11, 0x5efc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6803, v14
	s_movk_i32 s11, 0x5f04
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6900, v14
	s_movk_i32 s11, 0x23bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6901, v14
	s_movk_i32 s11, 0x23c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6902, v14
	s_movk_i32 s11, 0x23cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6903, v14
	s_movk_i32 s11, 0x23d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6a00, v14
	s_movk_i32 s11, 0x234c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6a01, v14
	s_movk_i32 s11, 0x2354
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6a02, v14
	s_movk_i32 s11, 0x235c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6a03, v14
	s_movk_i32 s11, 0x2364
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6b00, v14
	s_movk_i32 s11, 0x236c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6b01, v14
	s_movk_i32 s11, 0x2344
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6b02, v14
	s_movk_i32 s11, 0x2374
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6b03, v14
	s_movk_i32 s11, 0x237c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6c00, v14
	s_movk_i32 s11, 0x2324
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6c01, v14
	s_movk_i32 s11, 0x232c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6c02, v14
	s_movk_i32 s11, 0x2334
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6c03, v14
	s_movk_i32 s11, 0x233c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6d00, v14
	s_movk_i32 s11, 0x230c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6d01, v14
	s_movk_i32 s11, 0x2314
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6d02, v14
	s_movk_i32 s11, 0x231c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6d03, v14
	s_movk_i32 s11, 0x18b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6e00, v14
	s_movk_i32 s11, 0x22e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6e01, v14
	s_movk_i32 s11, 0x1884
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6e02, v14
	s_movk_i32 s11, 0x188c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6e03, v14
	s_movk_i32 s11, 0x1894
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6f00, v14
	s_movk_i32 s11, 0x189c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6f01, v14
	s_movk_i32 s11, 0x1874
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6f02, v14
	s_movk_i32 s11, 0x18a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x6f03, v14
	s_movk_i32 s11, 0x187c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7000, v14
	s_movk_i32 s11, 0x18ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7001, v14
	s_movk_i32 s11, 0x183c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7002, v14
	s_movk_i32 s11, 0x1844
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7003, v14
	s_movk_i32 s11, 0x184c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7100, v14
	s_movk_i32 s11, 0x1854
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7101, v14
	s_movk_i32 s11, 0x1834
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7102, v14
	s_movk_i32 s11, 0x185c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7103, v14
	s_movk_i32 s11, 0x1864
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7200, v14
	s_movk_i32 s11, 0x186c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7201, v14
	s_movk_i32 s11, 0x17e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7202, v14
	s_movk_i32 s11, 0x17ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7203, v14
	s_movk_i32 s11, 0x17f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7300, v14
	s_movk_i32 s11, 0x17fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7301, v14
	s_movk_i32 s11, 0x1804
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7302, v14
	s_movk_i32 s11, 0x180c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7303, v14
	s_movk_i32 s11, 0x17cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7400, v14
	s_movk_i32 s11, 0x181c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7401, v14
	s_movk_i32 s11, 0x1784
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7402, v14
	s_movk_i32 s11, 0x178c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7403, v14
	s_movk_i32 s11, 0x179c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7500, v14
	s_movk_i32 s11, 0x17a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7501, v14
	s_movk_i32 s11, 0x172c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7502, v14
	s_movk_i32 s11, 0x17ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7503, v14
	s_movk_i32 s11, 0x1744
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7600, v14
	s_movk_i32 s11, 0x17b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7601, v14
	s_movk_i32 s11, 0x171c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7602, v14
	s_movk_i32 s11, 0x1724
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7603, v14
	s_movk_i32 s11, 0x1734
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7700, v14
	s_movk_i32 s11, 0x173c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7701, v14
	s_movk_i32 s11, 0x16f4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7702, v14
	s_movk_i32 s11, 0x1754
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7703, v14
	s_movk_i32 s11, 0x175c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7800, v14
	s_movk_i32 s11, 0x1764
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7801, v14
	s_movk_i32 s11, 0x16d4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7802, v14
	s_movk_i32 s11, 0x16dc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7803, v14
	s_movk_i32 s11, 0x16e4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7900, v14
	s_movk_i32 s11, 0x16ec
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7901, v14
	s_movk_i32 s11, 0x16fc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7902, v14
	s_movk_i32 s11, 0x1704
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7903, v14
	s_movk_i32 s11, 0x16cc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7a00, v14
	s_movk_i32 s11, 0x170c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7a01, v14
	s_movk_i32 s11, 0x169c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7a02, v14
	s_movk_i32 s11, 0x16a4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7a03, v14
	s_movk_i32 s11, 0x16ac
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7b00, v14
	s_movk_i32 s11, 0x16b4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7b01, v14
	s_movk_i32 s11, 0x1684
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7b02, v14
	s_movk_i32 s11, 0x16bc
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7b03, v14
	s_movk_i32 s11, 0x1694
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7c00, v14
	s_movk_i32 s11, 0x16c4
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7c01, v14
	s_movk_i32 s11, 0x165c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7c02, v14
	s_movk_i32 s11, 0x1664
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7c03, v14
	s_movk_i32 s11, 0x1674
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7d00, v14
	s_movk_i32 s11, 0x166c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7d01, v14
	s_movk_i32 s11, 0x1644
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7d02, v14
	s_movk_i32 s11, 0x167c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7d03, v14
	s_movk_i32 s11, 0x1654
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7e00, v14
	s_movk_i32 s11, 0x168c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7e01, v14
	s_movk_i32 s11, 0x1614
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7e02, v14
	s_movk_i32 s11, 0x161c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7e03, v14
	s_movk_i32 s11, 0x1624
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7f00, v14
	s_movk_i32 s11, 0x162c
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7f01, v14
	s_movk_i32 s11, 0x1634
	scratch_store_dwordx2 off, v[16:17], s11
	v_or_b32_e32 v16, 0x7f02, v14
	s_movk_i32 s11, 0x163c
	scratch_store_dwordx2 off, v[16:17], s11
	v_mov_b32_e32 v16, v14
	v_or_b32_e32 v14, 0x7f03, v14
	s_movk_i32 s11, 0x164c
	s_mov_b32 s10, 0
	v_or_b32_e32 v88, 0x100, v0
	v_or_b32_e32 v46, 0x2000, v0
	v_or_b32_e32 v48, 0x2100, v0
	v_or_b32_e32 v64, 0x101, v0
	v_or_b32_e32 v66, 0x2001, v0
	v_or_b32_e32 v68, 0x2101, v0
	v_or_b32_e32 v118, 1, v50
	v_or_b32_e32 v108, 1, v54
	v_or_b32_e32 v114, 1, v56
	v_or_b32_e32 v116, 1, v58
	v_or_b32_e32 v132, 1, v60
	v_or_b32_e32 v138, 1, v62
	v_or_b32_e32 v70, 0x102, v0
	v_or_b32_e32 v72, 0x2002, v0
	v_or_b32_e32 v74, 0x2102, v0
	v_or_b32_e32 v142, 2, v50
	v_or_b32_e32 v144, 2, v54
	v_or_b32_e32 v148, 2, v56
	v_or_b32_e32 v186, 2, v58
	v_or_b32_e32 v188, 2, v60
	v_or_b32_e32 v192, 2, v62
	v_or_b32_e32 v76, 0x103, v0
	v_or_b32_e32 v78, 0x2003, v0
	v_or_b32_e32 v80, 0x2103, v0
	v_or_b32_e32 v194, 3, v50
	v_or_b32_e32 v196, 3, v54
	v_or_b32_e32 v202, 3, v56
	v_or_b32_e32 v204, 3, v58
	v_or_b32_e32 v210, 3, v60
	v_or_b32_e32 v212, 3, v62
	v_or_b32_e32 v82, 0x104, v0
	v_or_b32_e32 v84, 0x2004, v0
	v_or_b32_e32 v86, 0x2104, v0
	v_or_b32_e32 v216, 4, v50
	v_or_b32_e32 v218, 4, v54
	v_or_b32_e32 v220, 4, v56
	v_or_b32_e32 v224, 4, v58
	v_or_b32_e32 v230, 4, v60
	v_or_b32_e32 v232, 4, v62
	v_or_b32_e32 v104, 0x105, v0
	v_or_b32_e32 v106, 0x2005, v0
	v_or_b32_e32 v110, 0x2105, v0
	v_or_b32_e32 v236, 5, v50
	v_or_b32_e32 v238, 5, v54
	v_or_b32_e32 v240, 5, v56
	v_or_b32_e32 v254, 5, v58
	v_or_b32_e32 v150, 5, v60
	v_or_b32_e32 v120, 0x106, v0
	v_or_b32_e32 v124, 0x2006, v0
	v_or_b32_e32 v130, 0x2106, v0
	v_or_b32_e32 v152, 0x107, v0
	v_or_b32_e32 v154, 0x2007, v0
	v_or_b32_e32 v156, 0x2107, v0
	v_or_b32_e32 v158, 8, v0
	v_or_b32_e32 v160, 0x108, v0
	v_or_b32_e32 v162, 0x2008, v0
	v_or_b32_e32 v164, 0x2108, v0
	v_or_b32_e32 v166, 9, v0
	v_or_b32_e32 v146, 39, v54
	v_or_b32_e32 v208, 39, v18
	v_or_b32_e32 v198, 39, v56
	v_or_b32_e32 v222, 39, v22
	v_or_b32_e32 v206, 39, v58
	v_or_b32_e32 v228, 39, v26
	v_or_b32_e32 v214, 39, v60
	v_or_b32_e32 v234, 39, v20
	v_or_b32_e32 v226, 39, v62
	v_or_b32_e32 v242, 39, v24
	v_or_b32_e32 v122, 40, v0
	v_or_b32_e32 v244, 0x2028, v0
	v_or_b32_e32 v248, 0x20a8, v0
	v_or_b32_e32 v246, 0x2128, v0
	v_or_b32_e32 v250, 40, v50
	v_or_b32_e32 v252, 40, v54
	v_or_b32_e32 v126, 41, v0
	v_or_b32_e32 v128, 42, v0
	v_or_b32_e32 v134, 43, v0
	v_or_b32_e32 v136, 44, v0
	v_or_b32_e32 v140, 45, v0
	v_or_b32_e32 v112, 0x20b1, v0
	scratch_store_dwordx2 off, v[14:15], s11
	v_or_b32_e32 v14, 50, v0
	s_movk_i32 s11, 0x55f4
	scratch_store_dwordx2 off, v[16:17], off offset:1612
	scratch_store_dwordx2 off, v[14:15], s11
	v_add_u32_e32 v22, 0, v0
	.loc	1 5144 51
	s_cbranch_execz .LBB0_4
	.loc	1 0 51 is_stmt 0
	v_mov_b32_e32 v3, s10
	v_mov_b32_e32 v2, s10
	s_movk_i32 s0, 0x6310
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6318
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6320
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6328
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6330
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6338
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6340
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6348
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6350
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6358
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6360
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6368
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6370
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6378
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6380
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6388
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6398
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63a8
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63b8
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63c8
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63e8
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6588
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63f8
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6408
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6418
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6428
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6420
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6430
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6438
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6440
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6448
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6450
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6490
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6458
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6460
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6468
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6470
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6478
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6480
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6488
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6390
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63a0
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63b0
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63c0
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63d0
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63d8
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63e0
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x63f0
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6400
	v_mov_b32_e32 v1, s10
	v_mov_b32_e32 v0, s10
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x6410
	v_mov_b32_e32 v21, s10
	v_mov_b32_e32 v20, s10
	v_mov_b32_e32 v7, s10
	v_mov_b32_e32 v6, s10
	v_mov_b32_e32 v191, s10
	v_mov_b32_e32 v190, s10
	v_mov_b32_e32 v185, s10
	v_mov_b32_e32 v184, s10
	v_mov_b32_e32 v177, s10
	v_mov_b32_e32 v176, s10
	v_mov_b32_e32 v175, s10
	v_mov_b32_e32 v174, s10
	v_mov_b32_e32 v201, s10
	v_mov_b32_e32 v200, s10
	v_mov_b32_e32 v169, s10
	v_mov_b32_e32 v168, s10
	v_mov_b32_e32 v171, s10
	v_mov_b32_e32 v170, s10
	v_mov_b32_e32 v173, s10
	v_mov_b32_e32 v172, s10
	v_mov_b64_e32 v[28:29], v[2:3]
	v_mov_b32_e32 v183, s10
	v_mov_b32_e32 v182, s10
	v_mov_b32_e32 v31, s10
	v_mov_b32_e32 v30, s10
	v_mov_b32_e32 v39, s10
	scratch_store_dwordx2 off, v[0:1], s0
	v_mov_b32_e32 v38, s10
	v_mov_b32_e32 v0, v150
	v_mov_b32_e32 v8, v152
	v_mov_b32_e32 v10, v154
	v_mov_b32_e32 v12, v156
	v_mov_b32_e32 v14, v158
	v_mov_b32_e32 v16, v160
	v_mov_b32_e32 v18, v162
	v_mov_b32_e32 v24, v164
	v_mov_b32_e32 v26, v166
	s_getpc_b64 s[20:21]
.Lpost_getpc0:
	s_add_u32 s20, s20, (.LBB0_7-.Lpost_getpc0)&4294967295
	s_addc_u32 s21, s21, (.LBB0_7-.Lpost_getpc0)>>32
	s_setpc_b64 s[20:21]
.LBB0_3:
	scratch_store_dwordx2 off, v[14:15], off offset:1612
	v_add_u32_e32 v22, 0, v0
.LBB0_4:
	s_movk_i32 s0, 0x66f8
	scratch_store_dwordx2 off, v[42:43], s0
	s_movk_i32 s0, 0x66f0
	scratch_store_dwordx2 off, v[40:41], s0
	s_movk_i32 s0, 0x66e8
	scratch_store_dwordx2 off, v[34:35], s0
	s_movk_i32 s0, 0x66e0
	scratch_store_dwordx2 off, v[32:33], s0
	s_movk_i32 s0, 0x6590
	scratch_store_dwordx2 off, v[36:37], s0
	s_movk_i32 s0, 0x6568
	scratch_store_dwordx2 off, v[52:53], s0
.Ltmp4:
	.loc	2 40 28 is_stmt 1
	s_movk_i32 s0, 0x6560
	scratch_store_dwordx2 off, v[44:45], s0
	s_ashr_i32 s0, s3, 31
	s_lshr_b32 s0, s0, 25
	s_add_i32 s3, s3, s0
	v_or_b32_e32 v14, 0x80, v0
	s_movk_i32 s0, 0x19e4
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x100, v0
	s_movk_i32 s0, 0x6770
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x180, v0
	s_movk_i32 s0, 0x1a6c
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2000, v0
	s_movk_i32 s0, 0x6700
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2080, v0
	s_movk_i32 s0, 0x191c
	v_or_b32_e32 v13, 0x2800, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2100, v0
	s_movk_i32 s0, 0x6708
	v_and_b32_e32 v34, 0x2e00, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2180, v0
	s_movk_i32 s0, 0x192c
	v_add_u32_e32 v13, 0, v34
	scratch_store_dword off, v96, off offset:1620
	scratch_store_dwordx2 off, v[14:15], s0
	scratch_store_dword off, v22, off offset:4
	scratch_store_dword off, v13, off offset:64
	v_add_u32_e32 v13, 0x2880, v0
	v_and_b32_e32 v16, 0x3e80, v13
	v_add_u32_e32 v13, 0, v16
	scratch_store_dword off, v13, off offset:8
	v_add_u32_e32 v13, 0x2900, v0
	v_and_b32_e32 v36, 0x3f00, v13
	v_or_b32_e32 v14, 0x81, v0
	s_movk_i32 s0, 0x193c
	v_add_u32_e32 v13, 0, v36
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x101, v0
	s_movk_i32 s0, 0x6710
	scratch_store_dword off, v13, off offset:24
	v_add_u32_e32 v13, 0x2980, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x181, v0
	s_movk_i32 s0, 0x1944
	v_and_b32_e32 v18, 0x3f80, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2001, v0
	s_movk_i32 s0, 0x6718
	v_add_u32_e32 v13, 0, v18
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2081, v0
	s_movk_i32 s0, 0x1924
	scratch_store_dword off, v13, off offset:28
	v_or_b32_e32 v13, 0x3000, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2101, v0
	s_movk_i32 s0, 0x6720
	v_and_b32_e32 v40, 0x3600, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2181, v0
	s_movk_i32 s0, 0x194c
	v_add_u32_e32 v13, 0, v40
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x82, v0
	s_movk_i32 s0, 0x190c
	scratch_store_dword off, v13, off offset:32
	v_add_u32_e32 v13, 0x3080, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x102, v0
	s_movk_i32 s0, 0x6728
	v_and_b32_e32 v24, 0x3e80, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x182, v0
	s_movk_i32 s0, 0x1914
	v_add_u32_e32 v13, 0, v24
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2002, v0
	s_movk_i32 s0, 0x6730
	scratch_store_dword off, v13, off offset:36
	v_add_u32_e32 v13, 0x3100, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2082, v0
	s_movk_i32 s0, 0x1904
	v_and_b32_e32 v42, 0x3f00, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2102, v0
	s_movk_i32 s0, 0x6738
	v_add_u32_e32 v13, 0, v42
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2182, v0
	s_movk_i32 s0, 0x1934
	scratch_store_dword off, v13, off offset:40
	v_add_u32_e32 v13, 0x3180, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x83, v0
	s_movk_i32 s0, 0x18f4
	v_and_b32_e32 v32, 0x3f80, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x103, v0
	s_movk_i32 s0, 0x6740
	v_add_u32_e32 v13, 0, v32
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x183, v0
	s_movk_i32 s0, 0x18fc
	scratch_store_dword off, v13, off offset:44
	v_or_b32_e32 v13, 0x3800, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2003, v0
	s_movk_i32 s0, 0x6748
	v_and_b32_e32 v44, 0x3e00, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2083, v0
	s_movk_i32 s0, 0x18e4
	v_add_u32_e32 v13, 0, v44
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2103, v0
	s_movk_i32 s0, 0x6750
	scratch_store_dword off, v13, off offset:48
	v_add_u32_e32 v13, 0x3880, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2183, v0
	s_movk_i32 s0, 0x18ec
	v_and_b32_e32 v22, 0x3e80, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x84, v0
	s_movk_i32 s0, 0x18bc
	v_add_u32_e32 v13, 0, v22
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x104, v0
	s_movk_i32 s0, 0x6758
	scratch_store_dword off, v13, off offset:52
	v_add_u32_e32 v13, 0x3900, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x184, v0
	s_movk_i32 s0, 0x18cc
	v_and_b32_e32 v46, 0x3f00, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2004, v0
	s_movk_i32 s0, 0x6760
	v_add_u32_e32 v13, 0, v46
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2084, v0
	s_movk_i32 s0, 0x18d4
	scratch_store_dword off, v13, off offset:60
	v_add_u32_e32 v13, 0x3980, v0
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2104, v0
	s_movk_i32 s0, 0x6768
	v_and_b32_e32 v26, 0x3f80, v13
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x2184, v0
	s_movk_i32 s0, 0x18dc
.Ltmp5:
	.loc	1 5144 51
	v_add_u32_e32 v11, v12, v11
.Ltmp6:
	.loc	2 40 28
	s_ashr_i32 s16, s3, 7
.Ltmp7:
	.loc	1 5149 33
	s_lshl_b32 s10, s14, 7
	v_add_u32_e32 v13, 0, v26
	scratch_store_dwordx2 off, v[14:15], s0
	v_or_b32_e32 v14, 0x85, v0
	s_movk_i32 s0, 0x18c4
	.loc	1 5144 51
	v_add_u32_e32 v12, 16, v11
	.loc	1 5149 18
	s_ashr_i32 s11, s10, 31
	.loc	1 5144 51
	s_add_i32 s16, s16, -1
	scratch_store_dword off, v13, off offset:56
	scratch_store_dwordx2 off, v[14:15], s0
	v_mad_u64_u32 v[12:13], s[0:1], s14, v12, v[10:11]
	s_add_u32 s0, s6, s10
	s_addc_u32 s1, s7, s11
	v_mad_u64_u32 v[10:11], s[6:7], s14, v11, v[10:11]
	v_subrev_u32_e32 v12, s2, v12
	v_subrev_u32_e32 v10, s2, v10
	s_mov_b64 s[2:3], 0x80
	v_lshl_add_u64 v[4:5], v[4:5], 0, s[4:5]
	v_lshl_add_u64 v[4:5], v[4:5], 0, s[2:3]
	v_accvgpr_write_b32 a131, v5
	v_lshl_add_u64 v[8:9], v[8:9], 0, s[4:5]
	v_lshl_add_u64 v[6:7], v[6:7], 0, s[4:5]
	v_lshl_add_u64 v[2:3], v[2:3], 0, s[4:5]
	v_accvgpr_write_b32 a130, v4
	v_or_b32_e32 v4, 0x105, v0
	s_movk_i32 s4, 0x6858
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x185, v0
	s_movk_i32 s4, 0x25e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2005, v0
	s_movk_i32 s4, 0x6860
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2085, v0
	s_movk_i32 s4, 0x25cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2105, v0
	s_movk_i32 s4, 0x6870
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2185, v0
	s_movk_i32 s4, 0x25ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x86, v0
	s_movk_i32 s4, 0x25d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x106, v0
	s_movk_i32 s4, 0x6890
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x186, v0
	s_movk_i32 s4, 0x25dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2006, v0
	s_movk_i32 s4, 0x6898
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2086, v0
	s_movk_i32 s4, 0x25bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2106, v0
	s_movk_i32 s4, 0x68a0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2186, v0
	s_movk_i32 s4, 0x25c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x87, v0
	s_movk_i32 s4, 0x3644
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x107, v0
	s_movk_i32 s4, 0x6970
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x187, v0
	s_movk_i32 s4, 0x34fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2007, v0
	s_movk_i32 s4, 0x6978
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2087, v0
	s_movk_i32 s4, 0x330c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2107, v0
	s_movk_i32 s4, 0x6980
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2187, v0
	s_movk_i32 s4, 0x331c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 8, v0
	s_movk_i32 s4, 0x6988
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x88, v0
	s_movk_i32 s4, 0x317c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x108, v0
	s_movk_i32 s4, 0x6990
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x188, v0
	s_movk_i32 s4, 0x31f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2008, v0
	s_movk_i32 s4, 0x6998
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2088, v0
	s_movk_i32 s4, 0x320c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2108, v0
	s_movk_i32 s4, 0x69a0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2188, v0
	s_movk_i32 s4, 0x3224
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 9, v0
	s_movk_i32 s4, 0x69a8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x89, v0
	s_movk_i32 s4, 0x31ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x109, v0
	s_movk_i32 s4, 0x5794
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x189, v0
	s_movk_i32 s4, 0x31a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2009, v0
	s_movk_i32 s4, 0x579c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2089, v0
	s_movk_i32 s4, 0x316c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2109, v0
	s_movk_i32 s4, 0x57a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2189, v0
	s_movk_i32 s4, 0x31cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 10, v0
	s_movk_i32 s4, 0x57ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x8a, v0
	s_movk_i32 s4, 0x314c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x10a, v0
	s_movk_i32 s4, 0x57b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x18a, v0
	s_movk_i32 s4, 0x3144
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x200a, v0
	s_movk_i32 s4, 0x57dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x208a, v0
	s_movk_i32 s4, 0x3104
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x210a, v0
	s_movk_i32 s4, 0x57e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x218a, v0
	s_movk_i32 s4, 0x3164
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 11, v0
	s_movk_i32 s4, 0x57ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x8b, v0
	s_movk_i32 s4, 0x30ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x10b, v0
	s_movk_i32 s4, 0x57f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x18b, v0
	s_movk_i32 s4, 0x30e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x200b, v0
	s_movk_i32 s4, 0x57fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x208b, v0
	s_movk_i32 s4, 0x307c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x210b, v0
	s_movk_i32 s4, 0x5804
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x218b, v0
	s_movk_i32 s4, 0x3084
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 12, v0
	s_movk_i32 s4, 0x580c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x8c, v0
	s_movk_i32 s4, 0x2f6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x10c, v0
	s_movk_i32 s4, 0x5814
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x18c, v0
	s_movk_i32 s4, 0x2fac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x200c, v0
	s_movk_i32 s4, 0x581c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x208c, v0
	s_movk_i32 s4, 0x2fb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x210c, v0
	s_movk_i32 s4, 0x5824
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x218c, v0
	s_movk_i32 s4, 0x2fbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v0
	s_movk_i32 s4, 0x582c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x8d, v0
	s_movk_i32 s4, 0x3964
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x10d, v0
	s_movk_i32 s4, 0x5864
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x18d, v0
	s_movk_i32 s4, 0x308c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x200d, v0
	s_movk_i32 s4, 0x586c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x208d, v0
	s_movk_i32 s4, 0x3074
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x210d, v0
	s_movk_i32 s4, 0x5834
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x218d, v0
	s_movk_i32 s4, 0x2f9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v0
	s_movk_i32 s4, 0x5f0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x8e, v0
	s_movk_i32 s4, 0x3d4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v32
	s_movk_i32 s4, 0x25fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v42
	s_movk_i32 s4, 0x6880
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v24
	s_movk_i32 s4, 0x25f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v40
	s_movk_i32 s4, 0x6878
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v18
	s_movk_i32 s4, 0x2604
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v36
	s_movk_i32 s4, 0x6868
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v34
	s_movk_i32 s4, 0x583c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v16
	s_movk_i32 s4, 0x2fe4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v36
	s_movk_i32 s4, 0x5844
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v18
	s_movk_i32 s4, 0x2fdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v40
	s_movk_i32 s4, 0x584c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v24
	s_movk_i32 s4, 0x40c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v42
	s_movk_i32 s4, 0x5f2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v32
	s_movk_i32 s4, 0x3d74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v44
	s_movk_i32 s4, 0x5f3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v22
	s_movk_i32 s4, 0x3d84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v46
	s_movk_i32 s4, 0x5f4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 13, v26
	s_movk_i32 s4, 0x3d8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v16
	s_movk_i32 s4, 0x260c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 1, v34
	s_movk_i32 s4, 0x6888
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x10e, v0
	s_movk_i32 s4, 0x5f64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b1, v0
	s_movk_i32 s4, 0x6778
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x200e, v0
	s_movk_i32 s4, 0x5f7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x208e, v0
	s_movk_i32 s4, 0x3d1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x210e, v0
	s_movk_i32 s4, 0x5f84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x218e, v0
	s_movk_i32 s4, 0x3d6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v34
	s_movk_i32 s4, 0x5f94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v16
	s_movk_i32 s4, 0x3d0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v36
	s_movk_i32 s4, 0x5fa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v18
	s_movk_i32 s4, 0x3d14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v40
	s_movk_i32 s4, 0x5fb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v24
	s_movk_i32 s4, 0x3d24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v42
	s_movk_i32 s4, 0x5fc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v32
	s_movk_i32 s4, 0x3d2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v44
	s_movk_i32 s4, 0x5fd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v22
	s_movk_i32 s4, 0x3d34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v46
	s_movk_i32 s4, 0x5fe4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 14, v26
	s_movk_i32 s4, 0x3d3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v0
	s_movk_i32 s4, 0x5ff4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x8f, v0
	s_movk_i32 s4, 0x3cf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x10f, v0
	s_movk_i32 s4, 0x6004
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x18f, v0
	s_movk_i32 s4, 0x3cec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x200f, v0
	s_movk_i32 s4, 0x6014
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x208f, v0
	s_movk_i32 s4, 0x3c8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x210f, v0
	s_movk_i32 s4, 0x6024
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x218f, v0
	s_movk_i32 s4, 0x3c94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v34
	s_movk_i32 s4, 0x6034
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v16
	s_movk_i32 s4, 0x3c9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v36
	s_movk_i32 s4, 0x6044
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v18
	s_movk_i32 s4, 0x3ca4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v40
	s_movk_i32 s4, 0x6054
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v24
	s_movk_i32 s4, 0x3cac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v42
	s_movk_i32 s4, 0x6064
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v32
	s_movk_i32 s4, 0x3cb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v44
	s_movk_i32 s4, 0x6074
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v22
	s_movk_i32 s4, 0x3cbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v46
	s_movk_i32 s4, 0x6084
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 15, v26
	s_movk_i32 s4, 0x3ccc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v0
	s_movk_i32 s4, 0x6094
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x90, v0
	s_movk_i32 s4, 0x3abc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x110, v0
	s_movk_i32 s4, 0x60a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x190, v0
	s_movk_i32 s4, 0x3bdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2010, v0
	s_movk_i32 s4, 0x5f14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2090, v0
	s_movk_i32 s4, 0x3bec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2110, v0
	s_movk_i32 s4, 0x5f1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2190, v0
	s_movk_i32 s4, 0x3bf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v34
	s_movk_i32 s4, 0x5f24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v16
	s_movk_i32 s4, 0x3c04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v36
	s_movk_i32 s4, 0x5f34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v18
	s_movk_i32 s4, 0x3c0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v40
	s_movk_i32 s4, 0x5f44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v24
	s_movk_i32 s4, 0x3c14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v42
	s_movk_i32 s4, 0x5f54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v32
	s_movk_i32 s4, 0x3c1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v44
	s_movk_i32 s4, 0x5f5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v22
	s_movk_i32 s4, 0x3bac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v46
	s_movk_i32 s4, 0x5f6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 16, v26
	s_movk_i32 s4, 0x3bc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v0
	s_movk_i32 s4, 0x5f74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x91, v0
	s_movk_i32 s4, 0x3bbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x111, v0
	s_movk_i32 s4, 0x5f8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x191, v0
	s_movk_i32 s4, 0x3ba4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2011, v0
	s_movk_i32 s4, 0x5f9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2091, v0
	s_movk_i32 s4, 0x3b64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2111, v0
	s_movk_i32 s4, 0x5fac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2191, v0
	s_movk_i32 s4, 0x3b54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v34
	s_movk_i32 s4, 0x5fbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v16
	s_movk_i32 s4, 0x3b4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v36
	s_movk_i32 s4, 0x5fcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v18
	s_movk_i32 s4, 0x3b44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v40
	s_movk_i32 s4, 0x5fdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v24
	s_movk_i32 s4, 0x3a7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v42
	s_movk_i32 s4, 0x5fec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v32
	s_movk_i32 s4, 0x3a84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v44
	s_movk_i32 s4, 0x5ffc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v22
	s_movk_i32 s4, 0x3a8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v46
	s_movk_i32 s4, 0x600c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 17, v26
	s_movk_i32 s4, 0x3a94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v0
	s_movk_i32 s4, 0x601c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x92, v0
	s_movk_i32 s4, 0x3a6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x112, v0
	s_movk_i32 s4, 0x602c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x192, v0
	s_movk_i32 s4, 0x3a64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2012, v0
	s_movk_i32 s4, 0x603c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2092, v0
	s_movk_i32 s4, 0x3a3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2112, v0
	s_movk_i32 s4, 0x604c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2192, v0
	s_movk_i32 s4, 0x3a74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v34
	s_movk_i32 s4, 0x605c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v16
	s_movk_i32 s4, 0x3a2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v36
	s_movk_i32 s4, 0x606c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v18
	s_movk_i32 s4, 0x3a34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v40
	s_movk_i32 s4, 0x607c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v24
	s_movk_i32 s4, 0x3a44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v42
	s_movk_i32 s4, 0x608c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v32
	s_movk_i32 s4, 0x3a4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v44
	s_movk_i32 s4, 0x609c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v22
	s_movk_i32 s4, 0x3a54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v46
	s_movk_i32 s4, 0x60ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 18, v26
	s_movk_i32 s4, 0x3a5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v0
	s_movk_i32 s4, 0x60b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x93, v0
	s_movk_i32 s4, 0x3a24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x113, v0
	s_movk_i32 s4, 0x60bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x193, v0
	s_movk_i32 s4, 0x3a1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2013, v0
	s_movk_i32 s4, 0x60c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2093, v0
	s_movk_i32 s4, 0x39dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2113, v0
	s_movk_i32 s4, 0x60cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2193, v0
	s_movk_i32 s4, 0x39e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v34
	s_movk_i32 s4, 0x60d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v16
	s_movk_i32 s4, 0x39ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v36
	s_movk_i32 s4, 0x60dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v18
	s_movk_i32 s4, 0x39f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v40
	s_movk_i32 s4, 0x60e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v24
	s_movk_i32 s4, 0x39fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v42
	s_movk_i32 s4, 0x60ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v32
	s_movk_i32 s4, 0x3a04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v44
	s_movk_i32 s4, 0x60f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v22
	s_movk_i32 s4, 0x3a0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v46
	s_movk_i32 s4, 0x60fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 19, v26
	s_movk_i32 s4, 0x3a14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v0
	s_movk_i32 s4, 0x6104
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x94, v0
	s_movk_i32 s4, 0x395c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x114, v0
	s_movk_i32 s4, 0x610c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x194, v0
	s_movk_i32 s4, 0x39a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2014, v0
	s_movk_i32 s4, 0x6114
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2094, v0
	s_movk_i32 s4, 0x39ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2114, v0
	s_movk_i32 s4, 0x611c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2194, v0
	s_movk_i32 s4, 0x39b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v34
	s_movk_i32 s4, 0x6124
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v16
	s_movk_i32 s4, 0x39bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v36
	s_movk_i32 s4, 0x6134
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v18
	s_movk_i32 s4, 0x39c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v40
	s_movk_i32 s4, 0x6144
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v24
	s_movk_i32 s4, 0x39cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v42
	s_movk_i32 s4, 0x6154
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v32
	s_movk_i32 s4, 0x39d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v44
	s_movk_i32 s4, 0x615c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v22
	s_movk_i32 s4, 0x3994
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v46
	s_movk_i32 s4, 0x6164
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 20, v26
	s_movk_i32 s4, 0x399c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v0
	s_movk_i32 s4, 0x616c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x95, v0
	s_movk_i32 s4, 0x3974
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x115, v0
	s_movk_i32 s4, 0x6174
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x195, v0
	s_movk_i32 s4, 0x396c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2015, v0
	s_movk_i32 s4, 0x617c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2095, v0
	s_movk_i32 s4, 0x3944
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2115, v0
	s_movk_i32 s4, 0x6184
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2195, v0
	s_movk_i32 s4, 0x398c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v34
	s_movk_i32 s4, 0x618c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v16
	s_movk_i32 s4, 0x3984
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v36
	s_movk_i32 s4, 0x6194
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v18
	s_movk_i32 s4, 0x397c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v40
	s_movk_i32 s4, 0x619c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v24
	s_movk_i32 s4, 0x3934
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v42
	s_movk_i32 s4, 0x61a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v32
	s_movk_i32 s4, 0x393c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v44
	s_movk_i32 s4, 0x61ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v22
	s_movk_i32 s4, 0x394c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v46
	s_movk_i32 s4, 0x61b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 21, v26
	s_movk_i32 s4, 0x3954
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v0
	s_movk_i32 s4, 0x61bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x96, v0
	s_movk_i32 s4, 0x3904
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x116, v0
	s_movk_i32 s4, 0x61c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x196, v0
	s_movk_i32 s4, 0x38fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2016, v0
	s_movk_i32 s4, 0x61cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2096, v0
	s_movk_i32 s4, 0x38d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2116, v0
	s_movk_i32 s4, 0x61d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2196, v0
	s_movk_i32 s4, 0x3914
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v34
	s_movk_i32 s4, 0x61e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v16
	s_movk_i32 s4, 0x38c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v36
	s_movk_i32 s4, 0x61f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v18
	s_movk_i32 s4, 0x38cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v40
	s_movk_i32 s4, 0x6204
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v24
	s_movk_i32 s4, 0x38dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v42
	s_movk_i32 s4, 0x6214
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v32
	s_movk_i32 s4, 0x38e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v44
	s_movk_i32 s4, 0x6224
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v22
	s_movk_i32 s4, 0x38ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v46
	s_movk_i32 s4, 0x6234
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 22, v26
	s_movk_i32 s4, 0x38f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v0
	s_movk_i32 s4, 0x6244
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x97, v0
	s_movk_i32 s4, 0x3624
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x117, v0
	s_movk_i32 s4, 0x624c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x197, v0
	s_movk_i32 s4, 0x35ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2017, v0
	s_movk_i32 s4, 0x6254
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2097, v0
	s_movk_i32 s4, 0x334c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2117, v0
	s_movk_i32 s4, 0x625c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2197, v0
	s_movk_i32 s4, 0x3354
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v34
	s_movk_i32 s4, 0x6264
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v16
	s_movk_i32 s4, 0x3364
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v36
	s_movk_i32 s4, 0x626c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v18
	s_movk_i32 s4, 0x336c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v40
	s_movk_i32 s4, 0x6274
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v24
	s_movk_i32 s4, 0x3384
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v42
	s_movk_i32 s4, 0x627c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v32
	s_movk_i32 s4, 0x3394
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v44
	s_movk_i32 s4, 0x6284
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v22
	s_movk_i32 s4, 0x33bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v46
	s_movk_i32 s4, 0x628c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 23, v26
	s_movk_i32 s4, 0x33d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v0
	s_movk_i32 s4, 0x6294
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x98, v0
	s_movk_i32 s4, 0x319c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x118, v0
	s_movk_i32 s4, 0x629c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x198, v0
	s_movk_i32 s4, 0x3264
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2018, v0
	s_movk_i32 s4, 0x62a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2098, v0
	s_movk_i32 s4, 0x3274
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2118, v0
	s_movk_i32 s4, 0x62ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2198, v0
	s_movk_i32 s4, 0x327c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v34
	s_movk_i32 s4, 0x62b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v16
	s_movk_i32 s4, 0x3284
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v36
	s_movk_i32 s4, 0x62bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v18
	s_movk_i32 s4, 0x328c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v40
	s_movk_i32 s4, 0x62c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v24
	s_movk_i32 s4, 0x3294
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v42
	s_movk_i32 s4, 0x6598
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v32
	s_movk_i32 s4, 0x329c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v44
	s_movk_i32 s4, 0x65a0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v22
	s_movk_i32 s4, 0x3244
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v46
	s_movk_i32 s4, 0x65b0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 24, v26
	s_movk_i32 s4, 0x3254
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v0
	s_movk_i32 s4, 0x65a8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x99, v0
	s_movk_i32 s4, 0x31bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x119, v0
	s_movk_i32 s4, 0x65d8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x199, v0
	s_movk_i32 s4, 0x31b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2019, v0
	s_movk_i32 s4, 0x65b8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2099, v0
	s_movk_i32 s4, 0x3194
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2119, v0
	s_movk_i32 s4, 0x65c0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2199, v0
	s_movk_i32 s4, 0x322c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v34
	s_movk_i32 s4, 0x65c8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v16
	s_movk_i32 s4, 0x321c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v36
	s_movk_i32 s4, 0x65d0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v18
	s_movk_i32 s4, 0x3204
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v40
	s_movk_i32 s4, 0x4404
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v24
	s_movk_i32 s4, 0x3184
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v42
	s_movk_i32 s4, 0x440c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v32
	s_movk_i32 s4, 0x318c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v44
	s_movk_i32 s4, 0x4414
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v22
	s_movk_i32 s4, 0x332c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v46
	s_movk_i32 s4, 0x454c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 25, v26
	s_movk_i32 s4, 0x3334
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v0
	s_movk_i32 s4, 0x4554
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x9a, v0
	s_movk_i32 s4, 0x315c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x11a, v0
	s_movk_i32 s4, 0x441c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x19a, v0
	s_movk_i32 s4, 0x3154
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x201a, v0
	s_movk_i32 s4, 0x4424
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x209a, v0
	s_movk_i32 s4, 0x311c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x211a, v0
	s_movk_i32 s4, 0x442c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x219a, v0
	s_movk_i32 s4, 0x3174
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v34
	s_movk_i32 s4, 0x4434
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v16
	s_movk_i32 s4, 0x310c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v36
	s_movk_i32 s4, 0x443c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v18
	s_movk_i32 s4, 0x3114
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v40
	s_movk_i32 s4, 0x4444
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v24
	s_movk_i32 s4, 0x3124
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v42
	s_movk_i32 s4, 0x444c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v32
	s_movk_i32 s4, 0x312c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v44
	s_movk_i32 s4, 0x4454
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v22
	s_movk_i32 s4, 0x3134
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v46
	s_movk_i32 s4, 0x445c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 26, v26
	s_movk_i32 s4, 0x313c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v0
	s_movk_i32 s4, 0x4464
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x9b, v0
	s_movk_i32 s4, 0x30fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x11b, v0
	s_movk_i32 s4, 0x446c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x19b, v0
	s_movk_i32 s4, 0x30f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x201b, v0
	s_movk_i32 s4, 0x4474
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x209b, v0
	s_movk_i32 s4, 0x3094
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x211b, v0
	s_movk_i32 s4, 0x447c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x219b, v0
	s_movk_i32 s4, 0x309c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v34
	s_movk_i32 s4, 0x4484
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v16
	s_movk_i32 s4, 0x30a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v36
	s_movk_i32 s4, 0x448c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v18
	s_movk_i32 s4, 0x30b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v40
	s_movk_i32 s4, 0x4494
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v24
	s_movk_i32 s4, 0x30bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v42
	s_movk_i32 s4, 0x449c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v32
	s_movk_i32 s4, 0x30c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v44
	s_movk_i32 s4, 0x44a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v22
	s_movk_i32 s4, 0x30cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v46
	s_movk_i32 s4, 0x44ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 27, v26
	s_movk_i32 s4, 0x30dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v0
	s_movk_i32 s4, 0x44b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x9c, v0
	s_movk_i32 s4, 0x3014
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x11c, v0
	s_movk_i32 s4, 0x44bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x19c, v0
	s_movk_i32 s4, 0x3024
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x201c, v0
	s_movk_i32 s4, 0x44c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x209c, v0
	s_movk_i32 s4, 0x302c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x211c, v0
	s_movk_i32 s4, 0x44cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x219c, v0
	s_movk_i32 s4, 0x3034
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v34
	s_movk_i32 s4, 0x44d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v16
	s_movk_i32 s4, 0x303c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v36
	s_movk_i32 s4, 0x44dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v18
	s_movk_i32 s4, 0x3044
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v40
	s_movk_i32 s4, 0x44e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v24
	s_movk_i32 s4, 0x3054
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v42
	s_movk_i32 s4, 0x44ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v32
	s_movk_i32 s4, 0x3064
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v44
	s_movk_i32 s4, 0x44f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v22
	s_movk_i32 s4, 0x2fec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v46
	s_movk_i32 s4, 0x44fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 28, v26
	s_movk_i32 s4, 0x2ff4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v0
	s_movk_i32 s4, 0x4504
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x9d, v0
	s_movk_i32 s4, 0x2f04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x11d, v0
	s_movk_i32 s4, 0x450c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x19d, v0
	s_movk_i32 s4, 0x2edc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x201d, v0
	s_movk_i32 s4, 0x4514
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x209d, v0
	s_movk_i32 s4, 0x2e9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x211d, v0
	s_movk_i32 s4, 0x451c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x219d, v0
	s_movk_i32 s4, 0x2fd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v34
	s_movk_i32 s4, 0x4524
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v16
	s_movk_i32 s4, 0x2fcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v36
	s_movk_i32 s4, 0x452c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v18
	s_movk_i32 s4, 0x2fc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v40
	s_movk_i32 s4, 0x4534
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v24
	s_movk_i32 s4, 0x2e8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v42
	s_movk_i32 s4, 0x453c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v32
	s_movk_i32 s4, 0x2e94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v44
	s_movk_i32 s4, 0x4544
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v22
	s_movk_i32 s4, 0x2ea4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v46
	s_movk_i32 s4, 0x2eac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 29, v26
	s_movk_i32 s4, 0x2eb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v0
	s_movk_i32 s4, 0x2e64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x9e, v0
	s_movk_i32 s4, 0x275c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x11e, v0
	s_movk_i32 s4, 0x281c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x19e, v0
	s_movk_i32 s4, 0x2764
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x201e, v0
	s_movk_i32 s4, 0x2834
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x209e, v0
	s_movk_i32 s4, 0x2824
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x211e, v0
	s_movk_i32 s4, 0x282c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x219e, v0
	s_movk_i32 s4, 0x280c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v34
	s_movk_i32 s4, 0x2814
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v16
	s_movk_i32 s4, 0x27ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v36
	s_movk_i32 s4, 0x2794
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v18
	s_movk_i32 s4, 0x279c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v40
	s_movk_i32 s4, 0x27a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v24
	s_movk_i32 s4, 0x27b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v42
	s_movk_i32 s4, 0x27bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v32
	s_movk_i32 s4, 0x27c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v44
	s_movk_i32 s4, 0x27cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v22
	s_movk_i32 s4, 0x27d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v46
	s_movk_i32 s4, 0x2784
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 30, v26
	s_movk_i32 s4, 0x286c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v0
	s_movk_i32 s4, 0x27ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x9f, v0
	s_movk_i32 s4, 0x26b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x11f, v0
	s_movk_i32 s4, 0x2774
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x19f, v0
	s_movk_i32 s4, 0x26a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x201f, v0
	s_movk_i32 s4, 0x27f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x209f, v0
	s_movk_i32 s4, 0x2744
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x211f, v0
	s_movk_i32 s4, 0x272c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x219f, v0
	s_movk_i32 s4, 0x274c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v34
	s_movk_i32 s4, 0x2714
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v16
	s_movk_i32 s4, 0x273c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v36
	s_movk_i32 s4, 0x2704
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v18
	s_movk_i32 s4, 0x2734
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v40
	s_movk_i32 s4, 0x26f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v24
	s_movk_i32 s4, 0x2724
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v42
	s_movk_i32 s4, 0x26e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v32
	s_movk_i32 s4, 0x270c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v44
	s_movk_i32 s4, 0x26dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v22
	s_movk_i32 s4, 0x26fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v46
	s_movk_i32 s4, 0x26d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 31, v26
	s_movk_i32 s4, 0x26ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v0
	s_movk_i32 s4, 0x2864
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa0, v0
	s_movk_i32 s4, 0x287c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x120, v0
	s_movk_i32 s4, 0x27e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a0, v0
	s_movk_i32 s4, 0x28ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2020, v0
	s_movk_i32 s4, 0x26c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a0, v0
	s_movk_i32 s4, 0x2694
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2120, v0
	s_movk_i32 s4, 0x267c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a0, v0
	s_movk_i32 s4, 0x269c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v34
	s_movk_i32 s4, 0x266c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v16
	s_movk_i32 s4, 0x268c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v36
	s_movk_i32 s4, 0x2654
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v18
	s_movk_i32 s4, 0x2684
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v40
	s_movk_i32 s4, 0x2644
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v24
	s_movk_i32 s4, 0x2674
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v42
	s_movk_i32 s4, 0x2634
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v32
	s_movk_i32 s4, 0x265c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v44
	s_movk_i32 s4, 0x262c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v22
	s_movk_i32 s4, 0x264c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v46
	s_movk_i32 s4, 0x2624
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 32, v26
	s_movk_i32 s4, 0x263c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v0
	s_movk_i32 s4, 0x224c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa1, v0
	s_movk_i32 s4, 0x2244
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x121, v0
	s_movk_i32 s4, 0x223c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a1, v0
	s_movk_i32 s4, 0x2234
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2021, v0
	s_movk_i32 s4, 0x285c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a1, v0
	s_movk_i32 s4, 0x261c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2121, v0
	s_movk_i32 s4, 0x2614
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a1, v0
	s_movk_i32 s4, 0x22cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v34
	s_movk_i32 s4, 0x22bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v16
	s_movk_i32 s4, 0x22dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v36
	s_movk_i32 s4, 0x22ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v18
	s_movk_i32 s4, 0x22d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v40
	s_movk_i32 s4, 0x229c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v24
	s_movk_i32 s4, 0x22c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v42
	s_movk_i32 s4, 0x228c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v32
	s_movk_i32 s4, 0x22b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v44
	s_movk_i32 s4, 0x2284
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v22
	s_movk_i32 s4, 0x22a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v46
	s_movk_i32 s4, 0x227c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 33, v26
	s_movk_i32 s4, 0x2294
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v0
	s_movk_i32 s4, 0x2274
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa2, v0
	s_movk_i32 s4, 0x226c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x122, v0
	s_movk_i32 s4, 0x2264
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a2, v0
	s_movk_i32 s4, 0x225c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2022, v0
	s_movk_i32 s4, 0x2254
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a2, v0
	s_movk_i32 s4, 0x2224
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2122, v0
	s_movk_i32 s4, 0x220c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a2, v0
	s_movk_i32 s4, 0x222c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v34
	s_movk_i32 s4, 0x21f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v16
	s_movk_i32 s4, 0x221c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v36
	s_movk_i32 s4, 0x21dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v18
	s_movk_i32 s4, 0x2214
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v40
	s_movk_i32 s4, 0x21cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v24
	s_movk_i32 s4, 0x21fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v42
	s_movk_i32 s4, 0x21b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v32
	s_movk_i32 s4, 0x21e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v44
	s_movk_i32 s4, 0x21a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v22
	s_movk_i32 s4, 0x21d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v46
	s_movk_i32 s4, 0x219c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 34, v26
	s_movk_i32 s4, 0x21c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v0
	s_movk_i32 s4, 0x2194
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa3, v0
	s_movk_i32 s4, 0x218c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x123, v0
	s_movk_i32 s4, 0x2184
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a3, v0
	s_movk_i32 s4, 0x217c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2023, v0
	s_movk_i32 s4, 0x2174
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a3, v0
	s_movk_i32 s4, 0x2164
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2123, v0
	s_movk_i32 s4, 0x214c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a3, v0
	s_movk_i32 s4, 0x216c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v34
	s_movk_i32 s4, 0x213c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v16
	s_movk_i32 s4, 0x215c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v36
	s_movk_i32 s4, 0x212c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v18
	s_movk_i32 s4, 0x2154
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v40
	s_movk_i32 s4, 0x211c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v24
	s_movk_i32 s4, 0x2144
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v42
	s_movk_i32 s4, 0x210c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v32
	s_movk_i32 s4, 0x2134
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v44
	s_movk_i32 s4, 0x2104
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v22
	s_movk_i32 s4, 0x2124
	v_ashrrev_i32_e32 v13, 31, v12
	v_ashrrev_i32_e32 v11, 31, v10
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v46
	s_movk_i32 s4, 0x20fc
	scratch_store_dwordx2 off, v[12:13], off offset:1624
	scratch_store_dwordx2 off, v[10:11], off offset:1632
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 35, v26
	s_movk_i32 s4, 0x2114
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v0
	s_movk_i32 s4, 0x20f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa4, v0
	s_movk_i32 s4, 0x20ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x124, v0
	s_movk_i32 s4, 0x20e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a4, v0
	s_movk_i32 s4, 0x20dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2024, v0
	s_movk_i32 s4, 0x20d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a4, v0
	s_movk_i32 s4, 0x20c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2124, v0
	s_movk_i32 s4, 0x20ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a4, v0
	s_movk_i32 s4, 0x20cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v34
	s_movk_i32 s4, 0x209c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v16
	s_movk_i32 s4, 0x20bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v36
	s_movk_i32 s4, 0x2084
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v18
	s_movk_i32 s4, 0x20b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v40
	s_movk_i32 s4, 0x2074
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v24
	s_movk_i32 s4, 0x20a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v42
	s_movk_i32 s4, 0x2064
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v32
	s_movk_i32 s4, 0x2094
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v44
	s_movk_i32 s4, 0x205c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v22
	s_movk_i32 s4, 0x207c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v46
	s_movk_i32 s4, 0x2054
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 36, v26
	s_movk_i32 s4, 0x206c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v0
	s_movk_i32 s4, 0x204c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa5, v0
	s_movk_i32 s4, 0x1f94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x125, v0
	s_movk_i32 s4, 0x2044
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a5, v0
	s_movk_i32 s4, 0x203c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2025, v0
	s_movk_i32 s4, 0x2034
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a5, v0
	s_movk_i32 s4, 0x202c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2125, v0
	s_movk_i32 s4, 0x2024
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a5, v0
	s_movk_i32 s4, 0x200c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v34
	s_movk_i32 s4, 0x1ffc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v16
	s_movk_i32 s4, 0x201c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v36
	s_movk_i32 s4, 0x1fec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v18
	s_movk_i32 s4, 0x2014
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v40
	s_movk_i32 s4, 0x1fdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v24
	s_movk_i32 s4, 0x2004
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v42
	s_movk_i32 s4, 0x1fcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v32
	s_movk_i32 s4, 0x1ff4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v44
	s_movk_i32 s4, 0x1fc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v22
	s_movk_i32 s4, 0x1fe4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v46
	s_movk_i32 s4, 0x1fbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 37, v26
	s_movk_i32 s4, 0x1fd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v0
	s_movk_i32 s4, 0x1fb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa6, v0
	s_movk_i32 s4, 0x1fac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x126, v0
	s_movk_i32 s4, 0x1f2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a6, v0
	s_movk_i32 s4, 0x1fa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2026, v0
	s_movk_i32 s4, 0x1f9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a6, v0
	s_movk_i32 s4, 0x1f84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2126, v0
	s_movk_i32 s4, 0x1f6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a6, v0
	s_movk_i32 s4, 0x1f8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v34
	s_movk_i32 s4, 0x1f64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v16
	s_movk_i32 s4, 0x1f7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v36
	s_movk_i32 s4, 0x1f5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v18
	s_movk_i32 s4, 0x1f74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v40
	s_movk_i32 s4, 0x1f4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v24
	s_movk_i32 s4, 0x2204
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v42
	s_movk_i32 s4, 0x21bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v32
	s_movk_i32 s4, 0x21ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v44
	s_movk_i32 s4, 0x21ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v22
	s_movk_i32 s4, 0x1f54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v46
	s_movk_i32 s4, 0x2304
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 38, v26
	s_movk_i32 s4, 0x1f44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v0
	s_movk_i32 s4, 0x22fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa7, v0
	s_movk_i32 s4, 0x22f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x127, v0
	s_movk_i32 s4, 0x22ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a7, v0
	s_movk_i32 s4, 0x1f34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2027, v0
	s_movk_i32 s4, 0x1f14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a7, v0
	s_movk_i32 s4, 0x1f3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2127, v0
	s_movk_i32 s4, 0x1f0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a7, v0
	s_movk_i32 s4, 0x1f24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v34
	s_movk_i32 s4, 0x1f04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v16
	s_movk_i32 s4, 0x1f1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v36
	s_movk_i32 s4, 0x67b0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v18
	s_movk_i32 s4, 0x67c8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v40
	s_movk_i32 s4, 0x67b8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v24
	s_movk_i32 s4, 0x67d8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v42
	s_movk_i32 s4, 0x67c0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v32
	s_movk_i32 s4, 0x67e8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v44
	s_movk_i32 s4, 0x67d0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v22
	s_movk_i32 s4, 0x67f0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v46
	s_movk_i32 s4, 0x67e0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 39, v26
	s_movk_i32 s4, 0x67f8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v0
	s_movk_i32 s4, 0x6780
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa8, v0
	s_movk_i32 s4, 0x455c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x128, v0
	s_movk_i32 s4, 0x2664
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a8, v0
	s_movk_i32 s4, 0x26ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2028, v0
	s_movk_i32 s4, 0x6800
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a8, v0
	s_movk_i32 s4, 0x6810
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2128, v0
	s_movk_i32 s4, 0x6808
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a8, v0
	s_movk_i32 s4, 0x4594
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v34
	s_movk_i32 s4, 0x6818
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v16
	s_movk_i32 s4, 0x45a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v36
	s_movk_i32 s4, 0x6820
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v18
	s_movk_i32 s4, 0x45bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v40
	s_movk_i32 s4, 0x459c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v24
	s_movk_i32 s4, 0x45cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v42
	s_movk_i32 s4, 0x45b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v32
	s_movk_i32 s4, 0x45dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v44
	s_movk_i32 s4, 0x45c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v22
	s_movk_i32 s4, 0x45e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v46
	s_movk_i32 s4, 0x45d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 40, v26
	s_movk_i32 s4, 0x45ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v0
	s_movk_i32 s4, 0x6788
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xa9, v0
	s_movk_i32 s4, 0x4564
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x129, v0
	s_movk_i32 s4, 0x26bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1a9, v0
	s_movk_i32 s4, 0x26cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2029, v0
	s_movk_i32 s4, 0x45f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20a9, v0
	s_movk_i32 s4, 0x45fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2129, v0
	s_movk_i32 s4, 0x4604
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21a9, v0
	s_movk_i32 s4, 0x4614
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v34
	s_movk_i32 s4, 0x460c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v16
	s_movk_i32 s4, 0x462c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v36
	s_movk_i32 s4, 0x461c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v18
	s_movk_i32 s4, 0x463c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v40
	s_movk_i32 s4, 0x4624
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v24
	s_movk_i32 s4, 0x464c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v42
	s_movk_i32 s4, 0x4634
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v32
	s_movk_i32 s4, 0x465c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v44
	s_movk_i32 s4, 0x4644
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v22
	s_movk_i32 s4, 0x4664
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v46
	s_movk_i32 s4, 0x4654
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 41, v26
	s_movk_i32 s4, 0x466c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v0
	s_movk_i32 s4, 0x6790
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xaa, v0
	s_movk_i32 s4, 0x456c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x12a, v0
	s_movk_i32 s4, 0x271c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1aa, v0
	s_movk_i32 s4, 0x2754
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x202a, v0
	s_movk_i32 s4, 0x4674
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20aa, v0
	s_movk_i32 s4, 0x4684
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x212a, v0
	s_movk_i32 s4, 0x467c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21aa, v0
	s_movk_i32 s4, 0x469c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v34
	s_movk_i32 s4, 0x468c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v16
	s_movk_i32 s4, 0x46ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v36
	s_movk_i32 s4, 0x4694
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v18
	s_movk_i32 s4, 0x46bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v40
	s_movk_i32 s4, 0x46a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v24
	s_movk_i32 s4, 0x46cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v42
	s_movk_i32 s4, 0x46b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v32
	s_movk_i32 s4, 0x46dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v44
	s_movk_i32 s4, 0x46c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v22
	s_movk_i32 s4, 0x46ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v46
	s_movk_i32 s4, 0x46d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 42, v26
	s_movk_i32 s4, 0x46f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v0
	s_movk_i32 s4, 0x6798
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xab, v0
	s_movk_i32 s4, 0x4574
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x12b, v0
	s_movk_i32 s4, 0x276c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ab, v0
	s_movk_i32 s4, 0x277c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x202b, v0
	s_movk_i32 s4, 0x46fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ab, v0
	s_movk_i32 s4, 0x470c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x212b, v0
	s_movk_i32 s4, 0x4704
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ab, v0
	s_movk_i32 s4, 0x4724
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v34
	s_movk_i32 s4, 0x4714
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v16
	s_movk_i32 s4, 0x4734
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v36
	s_movk_i32 s4, 0x471c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v18
	s_movk_i32 s4, 0x4744
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v40
	s_movk_i32 s4, 0x472c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v24
	s_movk_i32 s4, 0x4754
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v42
	s_movk_i32 s4, 0x473c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v32
	s_movk_i32 s4, 0x4764
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v44
	s_movk_i32 s4, 0x474c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v22
	s_movk_i32 s4, 0x476c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v46
	s_movk_i32 s4, 0x475c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 43, v26
	s_movk_i32 s4, 0x4774
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v0
	s_movk_i32 s4, 0x67a0
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xac, v0
	s_movk_i32 s4, 0x457c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x12c, v0
	s_movk_i32 s4, 0x278c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ac, v0
	s_movk_i32 s4, 0x27dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x202c, v0
	s_movk_i32 s4, 0x477c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ac, v0
	s_movk_i32 s4, 0x478c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x212c, v0
	s_movk_i32 s4, 0x4784
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ac, v0
	s_movk_i32 s4, 0x47a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v34
	s_movk_i32 s4, 0x4794
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v16
	s_movk_i32 s4, 0x47b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v36
	s_movk_i32 s4, 0x479c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v18
	s_movk_i32 s4, 0x47c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v40
	s_movk_i32 s4, 0x47ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v24
	s_movk_i32 s4, 0x47d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v42
	s_movk_i32 s4, 0x47bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v32
	s_movk_i32 s4, 0x47e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v44
	s_movk_i32 s4, 0x47cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v22
	s_movk_i32 s4, 0x47ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v46
	s_movk_i32 s4, 0x47dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 44, v26
	s_movk_i32 s4, 0x47f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v0
	s_movk_i32 s4, 0x67a8
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xad, v0
	s_movk_i32 s4, 0x4584
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x12d, v0
	s_movk_i32 s4, 0x27fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ad, v0
	s_movk_i32 s4, 0x2804
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x202d, v0
	s_movk_i32 s4, 0x47fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ad, v0
	s_movk_i32 s4, 0x4804
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x212d, v0
	s_movk_i32 s4, 0x480c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ad, v0
	s_movk_i32 s4, 0x481c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v34
	s_movk_i32 s4, 0x4814
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v16
	s_movk_i32 s4, 0x4834
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v36
	s_movk_i32 s4, 0x4824
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v18
	s_movk_i32 s4, 0x4844
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v40
	s_movk_i32 s4, 0x482c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v24
	s_movk_i32 s4, 0x4854
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v42
	s_movk_i32 s4, 0x483c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v32
	s_movk_i32 s4, 0x486c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v44
	s_movk_i32 s4, 0x484c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v22
	s_movk_i32 s4, 0x4874
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v46
	s_movk_i32 s4, 0x485c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 45, v26
	s_movk_i32 s4, 0x487c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v0
	s_movk_i32 s4, 0x208c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xae, v0
	s_movk_i32 s4, 0x458c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x12e, v0
	s_movk_i32 s4, 0x283c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ae, v0
	s_movk_i32 s4, 0x2844
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x202e, v0
	s_movk_i32 s4, 0x4884
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ae, v0
	s_movk_i32 s4, 0x4894
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x212e, v0
	s_movk_i32 s4, 0x488c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ae, v0
	s_movk_i32 s4, 0x48ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v34
	s_movk_i32 s4, 0x489c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v16
	s_movk_i32 s4, 0x48bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v36
	s_movk_i32 s4, 0x48a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v18
	s_movk_i32 s4, 0x48d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v40
	s_movk_i32 s4, 0x48b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v24
	s_movk_i32 s4, 0x48ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v42
	s_movk_i32 s4, 0x48c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v32
	s_movk_i32 s4, 0x4904
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v44
	s_movk_i32 s4, 0x48dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v22
	s_movk_i32 s4, 0x491c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v46
	s_movk_i32 s4, 0x48f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 46, v26
	s_movk_i32 s4, 0x4934
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v0
	s_movk_i32 s4, 0x284c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xaf, v0
	s_movk_i32 s4, 0x4ba4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x12f, v0
	s_movk_i32 s4, 0x2854
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1af, v0
	s_movk_i32 s4, 0x2874
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x202f, v0
	s_movk_i32 s4, 0x48cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20af, v0
	s_movk_i32 s4, 0x490c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x212f, v0
	s_movk_i32 s4, 0x48e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21af, v0
	s_movk_i32 s4, 0x4924
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v34
	s_movk_i32 s4, 0x48fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v16
	s_movk_i32 s4, 0x493c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v36
	s_movk_i32 s4, 0x4914
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v18
	s_movk_i32 s4, 0x494c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v40
	s_movk_i32 s4, 0x492c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v24
	s_movk_i32 s4, 0x495c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v42
	s_movk_i32 s4, 0x4944
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v32
	s_movk_i32 s4, 0x496c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v44
	s_movk_i32 s4, 0x4954
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v22
	s_movk_i32 s4, 0x4974
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v46
	s_movk_i32 s4, 0x4964
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 47, v26
	s_movk_i32 s4, 0x497c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v0
	s_movk_i32 s4, 0x46e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb0, v0
	s_movk_i32 s4, 0x4bd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x130, v0
	s_movk_i32 s4, 0x2884
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b0, v0
	s_movk_i32 s4, 0x288c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2030, v0
	s_movk_i32 s4, 0x4984
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b0, v0
	s_movk_i32 s4, 0x4994
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2130, v0
	s_movk_i32 s4, 0x498c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b0, v0
	s_movk_i32 s4, 0x49ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v34
	s_movk_i32 s4, 0x499c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v16
	s_movk_i32 s4, 0x49bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v36
	s_movk_i32 s4, 0x49a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v18
	s_movk_i32 s4, 0x49cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v40
	s_movk_i32 s4, 0x49b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v24
	s_movk_i32 s4, 0x49dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v42
	s_movk_i32 s4, 0x49c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v32
	s_movk_i32 s4, 0x49ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v44
	s_movk_i32 s4, 0x49d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v22
	s_movk_i32 s4, 0x49f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v46
	s_movk_i32 s4, 0x49e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 48, v26
	s_movk_i32 s4, 0x49fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v0
	s_movk_i32 s4, 0x4864
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb1, v0
	s_movk_i32 s4, 0x4db4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x131, v0
	s_movk_i32 s4, 0x289c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b1, v0
	s_movk_i32 s4, 0x28a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2031, v0
	s_movk_i32 s4, 0x4a04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2131, v0
	s_movk_i32 s4, 0x4a0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b1, v0
	s_movk_i32 s4, 0x4a1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v34
	s_movk_i32 s4, 0x4a14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v16
	s_movk_i32 s4, 0x4a34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v36
	s_movk_i32 s4, 0x4a24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v18
	s_movk_i32 s4, 0x4a44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v40
	s_movk_i32 s4, 0x4a2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v24
	s_movk_i32 s4, 0x4a54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v42
	s_movk_i32 s4, 0x4a3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v32
	s_movk_i32 s4, 0x4a64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v44
	s_movk_i32 s4, 0x4a4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v22
	s_movk_i32 s4, 0x4a6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v46
	s_movk_i32 s4, 0x4a5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 49, v26
	s_movk_i32 s4, 0x4a74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v0
	s_movk_i32 s4, 0x55f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb2, v0
	s_movk_i32 s4, 0x4e8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x132, v0
	s_movk_i32 s4, 0x2934
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b2, v0
	s_movk_i32 s4, 0x29d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2032, v0
	s_movk_i32 s4, 0x2a14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b2, v0
	s_movk_i32 s4, 0x2a24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2132, v0
	s_movk_i32 s4, 0x2a6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b2, v0
	s_movk_i32 s4, 0x2a7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v34
	s_movk_i32 s4, 0x2acc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v16
	s_movk_i32 s4, 0x2adc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v36
	s_movk_i32 s4, 0x2b24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v18
	s_movk_i32 s4, 0x2b2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v40
	s_movk_i32 s4, 0x2b7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v24
	s_movk_i32 s4, 0x2b8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v42
	s_movk_i32 s4, 0x2c0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v32
	s_movk_i32 s4, 0x2c1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v44
	s_movk_i32 s4, 0x2c54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v22
	s_movk_i32 s4, 0x2c5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v46
	s_movk_i32 s4, 0x2cac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 50, v26
	s_movk_i32 s4, 0x2cbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v0
	s_movk_i32 s4, 0x2894
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb3, v0
	s_movk_i32 s4, 0x1ed4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x133, v0
	s_movk_i32 s4, 0x1ecc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b3, v0
	s_movk_i32 s4, 0x1ec4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2033, v0
	s_movk_i32 s4, 0x2d74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b3, v0
	s_movk_i32 s4, 0x2d9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2133, v0
	s_movk_i32 s4, 0x2dd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b3, v0
	s_movk_i32 s4, 0x2de4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v34
	s_movk_i32 s4, 0x2e14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v16
	s_movk_i32 s4, 0x2f0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v36
	s_movk_i32 s4, 0x2f14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v18
	s_movk_i32 s4, 0x2f1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v40
	s_movk_i32 s4, 0x2f24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v24
	s_movk_i32 s4, 0x2e24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v42
	s_movk_i32 s4, 0x2e2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v32
	s_movk_i32 s4, 0x2e34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v44
	s_movk_i32 s4, 0x2e3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v22
	s_movk_i32 s4, 0x2e44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v46
	s_movk_i32 s4, 0x2e4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 51, v26
	s_movk_i32 s4, 0x2e54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v0
	s_movk_i32 s4, 0x28b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb4, v0
	s_movk_i32 s4, 0x1eec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x134, v0
	s_movk_i32 s4, 0x1ee4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b4, v0
	s_movk_i32 s4, 0x1edc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2034, v0
	s_movk_i32 s4, 0x28bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b4, v0
	s_movk_i32 s4, 0x28cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2134, v0
	s_movk_i32 s4, 0x28c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b4, v0
	s_movk_i32 s4, 0x28e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v34
	s_movk_i32 s4, 0x28d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v16
	s_movk_i32 s4, 0x28f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v36
	s_movk_i32 s4, 0x28dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v18
	s_movk_i32 s4, 0x2904
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v40
	s_movk_i32 s4, 0x28ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v24
	s_movk_i32 s4, 0x2914
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v42
	s_movk_i32 s4, 0x28fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v32
	s_movk_i32 s4, 0x2924
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v44
	s_movk_i32 s4, 0x290c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v22
	s_movk_i32 s4, 0x292c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v46
	s_movk_i32 s4, 0x291c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 52, v26
	s_movk_i32 s4, 0x293c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v0
	s_movk_i32 s4, 0x2a74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb5, v0
	s_movk_i32 s4, 0x1ebc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x135, v0
	s_movk_i32 s4, 0x1eb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b5, v0
	s_movk_i32 s4, 0x1e94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2035, v0
	s_movk_i32 s4, 0x2944
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b5, v0
	s_movk_i32 s4, 0x294c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2135, v0
	s_movk_i32 s4, 0x2954
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b5, v0
	s_movk_i32 s4, 0x2964
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v34
	s_movk_i32 s4, 0x295c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v16
	s_movk_i32 s4, 0x297c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v36
	s_movk_i32 s4, 0x296c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v18
	s_movk_i32 s4, 0x298c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v40
	s_movk_i32 s4, 0x2974
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v24
	s_movk_i32 s4, 0x299c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v42
	s_movk_i32 s4, 0x2984
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v32
	s_movk_i32 s4, 0x29ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v44
	s_movk_i32 s4, 0x2994
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v22
	s_movk_i32 s4, 0x29b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v46
	s_movk_i32 s4, 0x29a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 53, v26
	s_movk_i32 s4, 0x29bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v0
	s_movk_i32 s4, 0x2ccc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb6, v0
	s_movk_i32 s4, 0x1eac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x136, v0
	s_movk_i32 s4, 0x1ea4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b6, v0
	s_movk_i32 s4, 0x1e9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2036, v0
	s_movk_i32 s4, 0x29c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b6, v0
	s_movk_i32 s4, 0x29dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2136, v0
	s_movk_i32 s4, 0x29cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b6, v0
	s_movk_i32 s4, 0x29fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v34
	s_movk_i32 s4, 0x29e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v16
	s_movk_i32 s4, 0x2a0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v36
	s_movk_i32 s4, 0x29ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v18
	s_movk_i32 s4, 0x2a2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v40
	s_movk_i32 s4, 0x2a04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v24
	s_movk_i32 s4, 0x2a44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v42
	s_movk_i32 s4, 0x2a1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v32
	s_movk_i32 s4, 0x2a54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v44
	s_movk_i32 s4, 0x2a3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v22
	s_movk_i32 s4, 0x2a5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v46
	s_movk_i32 s4, 0x2a4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 54, v26
	s_movk_i32 s4, 0x2a64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v0
	s_movk_i32 s4, 0x2e1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb7, v0
	s_movk_i32 s4, 0x1e8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x137, v0
	s_movk_i32 s4, 0x1e84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b7, v0
	s_movk_i32 s4, 0x1e7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2037, v0
	s_movk_i32 s4, 0x2a84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b7, v0
	s_movk_i32 s4, 0x2a9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2137, v0
	s_movk_i32 s4, 0x2a8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b7, v0
	s_movk_i32 s4, 0x2ab4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v34
	s_movk_i32 s4, 0x2aa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v16
	s_movk_i32 s4, 0x2ac4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v36
	s_movk_i32 s4, 0x2aac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v18
	s_movk_i32 s4, 0x2ae4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v40
	s_movk_i32 s4, 0x2abc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v24
	s_movk_i32 s4, 0x2af4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v42
	s_movk_i32 s4, 0x2ad4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v32
	s_movk_i32 s4, 0x2b0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v44
	s_movk_i32 s4, 0x2aec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v22
	s_movk_i32 s4, 0x2b14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v46
	s_movk_i32 s4, 0x2afc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 55, v26
	s_movk_i32 s4, 0x2b1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v0
	s_movk_i32 s4, 0x2e5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb8, v0
	s_movk_i32 s4, 0x1e74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x138, v0
	s_movk_i32 s4, 0x1e4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b8, v0
	s_movk_i32 s4, 0x1e6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2038, v0
	s_movk_i32 s4, 0x2b34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b8, v0
	s_movk_i32 s4, 0x2b44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2138, v0
	s_movk_i32 s4, 0x2b3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b8, v0
	s_movk_i32 s4, 0x2b5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v34
	s_movk_i32 s4, 0x2b4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v16
	s_movk_i32 s4, 0x2b6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v36
	s_movk_i32 s4, 0x2b54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v18
	s_movk_i32 s4, 0x2b84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v40
	s_movk_i32 s4, 0x2b64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v24
	s_movk_i32 s4, 0x2ba4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v42
	s_movk_i32 s4, 0x2b74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v32
	s_movk_i32 s4, 0x2bcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v44
	s_movk_i32 s4, 0x2b94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v22
	s_movk_i32 s4, 0x2be4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v46
	s_movk_i32 s4, 0x2bac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 56, v26
	s_movk_i32 s4, 0x2bf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v0
	s_movk_i32 s4, 0x2e7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xb9, v0
	s_movk_i32 s4, 0x1e64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x139, v0
	s_movk_i32 s4, 0x1e5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1b9, v0
	s_movk_i32 s4, 0x1e54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2039, v0
	s_movk_i32 s4, 0x2b9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20b9, v0
	s_movk_i32 s4, 0x2bb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2139, v0
	s_movk_i32 s4, 0x2bbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21b9, v0
	s_movk_i32 s4, 0x2bd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v34
	s_movk_i32 s4, 0x2bc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v16
	s_movk_i32 s4, 0x2bfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v36
	s_movk_i32 s4, 0x2bdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v18
	s_movk_i32 s4, 0x2c14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v40
	s_movk_i32 s4, 0x2bec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v24
	s_movk_i32 s4, 0x2c2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v42
	s_movk_i32 s4, 0x2c04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v32
	s_movk_i32 s4, 0x2c3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v44
	s_movk_i32 s4, 0x2c24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v22
	s_movk_i32 s4, 0x2c44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v46
	s_movk_i32 s4, 0x2c34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 57, v26
	s_movk_i32 s4, 0x2c4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v0
	s_movk_i32 s4, 0x2e84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xba, v0
	s_movk_i32 s4, 0x1e44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x13a, v0
	s_movk_i32 s4, 0x1e3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ba, v0
	s_movk_i32 s4, 0x1e34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x203a, v0
	s_movk_i32 s4, 0x2c64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ba, v0
	s_movk_i32 s4, 0x2c74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x213a, v0
	s_movk_i32 s4, 0x2c6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ba, v0
	s_movk_i32 s4, 0x2c8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v34
	s_movk_i32 s4, 0x2c7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v16
	s_movk_i32 s4, 0x2c9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v36
	s_movk_i32 s4, 0x2c84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v18
	s_movk_i32 s4, 0x2cb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v40
	s_movk_i32 s4, 0x2c94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v24
	s_movk_i32 s4, 0x2cd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v42
	s_movk_i32 s4, 0x2ca4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v32
	s_movk_i32 s4, 0x2ce4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v44
	s_movk_i32 s4, 0x2cc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v22
	s_movk_i32 s4, 0x2cec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v46
	s_movk_i32 s4, 0x2cdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 58, v26
	s_movk_i32 s4, 0x2cf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v0
	s_movk_i32 s4, 0x2ebc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xbb, v0
	s_movk_i32 s4, 0x1de4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x13b, v0
	s_movk_i32 s4, 0x1e2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1bb, v0
	s_movk_i32 s4, 0x1e24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x203b, v0
	s_movk_i32 s4, 0x2cfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20bb, v0
	s_movk_i32 s4, 0x2d0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x213b, v0
	s_movk_i32 s4, 0x2d04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21bb, v0
	s_movk_i32 s4, 0x2d24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v34
	s_movk_i32 s4, 0x2d14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v16
	s_movk_i32 s4, 0x2d34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v36
	s_movk_i32 s4, 0x2d1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v18
	s_movk_i32 s4, 0x2d44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v40
	s_movk_i32 s4, 0x2d2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v24
	s_movk_i32 s4, 0x2d54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v42
	s_movk_i32 s4, 0x2d3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v32
	s_movk_i32 s4, 0x2d64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v44
	s_movk_i32 s4, 0x2d4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v22
	s_movk_i32 s4, 0x2d6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v46
	s_movk_i32 s4, 0x2d5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 59, v26
	s_movk_i32 s4, 0x2d7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v0
	s_movk_i32 s4, 0x2ec4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xbc, v0
	s_movk_i32 s4, 0x1e0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x13c, v0
	s_movk_i32 s4, 0x1e04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1bc, v0
	s_movk_i32 s4, 0x1dfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x203c, v0
	s_movk_i32 s4, 0x2d84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20bc, v0
	s_movk_i32 s4, 0x2d94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x213c, v0
	s_movk_i32 s4, 0x2d8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21bc, v0
	s_movk_i32 s4, 0x2db4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v34
	s_movk_i32 s4, 0x2da4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v16
	s_movk_i32 s4, 0x2dc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v36
	s_movk_i32 s4, 0x2dac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v18
	s_movk_i32 s4, 0x2ddc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v40
	s_movk_i32 s4, 0x2dbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v24
	s_movk_i32 s4, 0x2df4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v42
	s_movk_i32 s4, 0x2dcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v32
	s_movk_i32 s4, 0x2dfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v44
	s_movk_i32 s4, 0x2dec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v22
	s_movk_i32 s4, 0x2e04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v46
	s_movk_i32 s4, 0x2ecc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 60, v26
	s_movk_i32 s4, 0x2e0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v0
	s_movk_i32 s4, 0x2ee4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xbd, v0
	s_movk_i32 s4, 0x1efc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x13d, v0
	s_movk_i32 s4, 0x1ef4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1bd, v0
	s_movk_i32 s4, 0x1dd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x203d, v0
	s_movk_i32 s4, 0x1dbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20bd, v0
	s_movk_i32 s4, 0x1ddc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x213d, v0
	s_movk_i32 s4, 0x1dac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21bd, v0
	s_movk_i32 s4, 0x1dcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v34
	s_movk_i32 s4, 0x1d9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v16
	s_movk_i32 s4, 0x1dc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v36
	s_movk_i32 s4, 0x1d8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v18
	s_movk_i32 s4, 0x1db4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v40
	s_movk_i32 s4, 0x1d7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v24
	s_movk_i32 s4, 0x1da4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v42
	s_movk_i32 s4, 0x1d6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v32
	s_movk_i32 s4, 0x1d94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v44
	s_movk_i32 s4, 0x1d64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v22
	s_movk_i32 s4, 0x1d84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v46
	s_movk_i32 s4, 0x1d54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 61, v26
	s_movk_i32 s4, 0x1d74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v0
	s_movk_i32 s4, 0x4a9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xbe, v0
	s_movk_i32 s4, 0x4a8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x13e, v0
	s_movk_i32 s4, 0x4a84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1be, v0
	s_movk_i32 s4, 0x4a7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x203e, v0
	s_movk_i32 s4, 0x1d5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20be, v0
	s_movk_i32 s4, 0x1d44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x213e, v0
	s_movk_i32 s4, 0x1d2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21be, v0
	s_movk_i32 s4, 0x1d4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v34
	s_movk_i32 s4, 0x1d1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v16
	s_movk_i32 s4, 0x1d3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v36
	s_movk_i32 s4, 0x1d0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v18
	s_movk_i32 s4, 0x1d34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v40
	s_movk_i32 s4, 0x1cfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v24
	s_movk_i32 s4, 0x1d24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v42
	s_movk_i32 s4, 0x1cec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v32
	s_movk_i32 s4, 0x1d14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v44
	s_movk_i32 s4, 0x1ce4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v22
	s_movk_i32 s4, 0x1d04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v46
	s_movk_i32 s4, 0x1cdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 62, v26
	s_movk_i32 s4, 0x1cf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v0
	s_movk_i32 s4, 0x4ac4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xbf, v0
	s_movk_i32 s4, 0x4ab4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x13f, v0
	s_movk_i32 s4, 0x4aa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1bf, v0
	s_movk_i32 s4, 0x4a94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x203f, v0
	s_movk_i32 s4, 0x1cbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20bf, v0
	s_movk_i32 s4, 0x1cd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x213f, v0
	s_movk_i32 s4, 0x1cac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21bf, v0
	s_movk_i32 s4, 0x1ccc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v34
	s_movk_i32 s4, 0x1c9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v16
	s_movk_i32 s4, 0x1cc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v36
	s_movk_i32 s4, 0x1c8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v18
	s_movk_i32 s4, 0x1cb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v40
	s_movk_i32 s4, 0x1c7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v24
	s_movk_i32 s4, 0x1ca4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v42
	s_movk_i32 s4, 0x1c6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v32
	s_movk_i32 s4, 0x1c94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v44
	s_movk_i32 s4, 0x1c64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v22
	s_movk_i32 s4, 0x1c84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v46
	s_movk_i32 s4, 0x1c5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 63, v26
	s_movk_i32 s4, 0x1c74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v0
	s_movk_i32 s4, 0x4ae4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc0, v0
	s_movk_i32 s4, 0x4ad4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x140, v0
	s_movk_i32 s4, 0x4acc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c0, v0
	s_movk_i32 s4, 0x4abc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2040, v0
	s_movk_i32 s4, 0x1c54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c0, v0
	s_movk_i32 s4, 0x1e14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2140, v0
	s_movk_i32 s4, 0x1df4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c0, v0
	s_movk_i32 s4, 0x1e1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v34
	s_movk_i32 s4, 0x1dec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v16
	s_movk_i32 s4, 0x1c4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v36
	s_movk_i32 s4, 0x1c2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v18
	s_movk_i32 s4, 0x1c44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v40
	s_movk_i32 s4, 0x1c1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v24
	s_movk_i32 s4, 0x1c3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v42
	s_movk_i32 s4, 0x1c0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v32
	s_movk_i32 s4, 0x1c34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v44
	s_movk_i32 s4, 0x1c04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v22
	s_movk_i32 s4, 0x1c24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v46
	s_movk_i32 s4, 0x1bfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 64, v26
	s_movk_i32 s4, 0x1c14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v0
	s_movk_i32 s4, 0x4b04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc1, v0
	s_movk_i32 s4, 0x4af4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x141, v0
	s_movk_i32 s4, 0x4aec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c1, v0
	s_movk_i32 s4, 0x4adc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2041, v0
	s_movk_i32 s4, 0x1bf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c1, v0
	s_movk_i32 s4, 0x1bec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2141, v0
	s_movk_i32 s4, 0x1be4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c1, v0
	s_movk_i32 s4, 0x1bd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v34
	s_movk_i32 s4, 0x1bbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v16
	s_movk_i32 s4, 0x1bdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v36
	s_movk_i32 s4, 0x1bac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v18
	s_movk_i32 s4, 0x1bcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v40
	s_movk_i32 s4, 0x1b9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v24
	s_movk_i32 s4, 0x1bc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v42
	s_movk_i32 s4, 0x1b8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v32
	s_movk_i32 s4, 0x1bb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v44
	s_movk_i32 s4, 0x1b84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v22
	s_movk_i32 s4, 0x1ba4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v46
	s_movk_i32 s4, 0x1b7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x41, v26
	s_movk_i32 s4, 0x1b94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v0
	s_movk_i32 s4, 0x4b24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc2, v0
	s_movk_i32 s4, 0x4b14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x142, v0
	s_movk_i32 s4, 0x4b0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c2, v0
	s_movk_i32 s4, 0x4afc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2042, v0
	s_movk_i32 s4, 0x1b74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c2, v0
	s_movk_i32 s4, 0x1b64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2142, v0
	s_movk_i32 s4, 0x1b4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c2, v0
	s_movk_i32 s4, 0x1b6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v34
	s_movk_i32 s4, 0x1b3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v16
	s_movk_i32 s4, 0x1b5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v36
	s_movk_i32 s4, 0x1b2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v18
	s_movk_i32 s4, 0x1b54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v40
	s_movk_i32 s4, 0x1b1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v24
	s_movk_i32 s4, 0x1b44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v42
	s_movk_i32 s4, 0x1b0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v32
	s_movk_i32 s4, 0x1b34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v44
	s_movk_i32 s4, 0x1b04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v22
	s_movk_i32 s4, 0x1b24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v46
	s_movk_i32 s4, 0x1afc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x42, v26
	s_movk_i32 s4, 0x1b14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v0
	s_movk_i32 s4, 0x4b44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc3, v0
	s_movk_i32 s4, 0x4b34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x143, v0
	s_movk_i32 s4, 0x4b2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c3, v0
	s_movk_i32 s4, 0x4b1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2043, v0
	s_movk_i32 s4, 0x1af4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c3, v0
	s_movk_i32 s4, 0x1ae4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2143, v0
	s_movk_i32 s4, 0x1acc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c3, v0
	s_movk_i32 s4, 0x1aec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v34
	s_movk_i32 s4, 0x1abc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v16
	s_movk_i32 s4, 0x1adc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v36
	s_movk_i32 s4, 0x1aac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v18
	s_movk_i32 s4, 0x1ad4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v40
	s_movk_i32 s4, 0x1a9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v24
	s_movk_i32 s4, 0x1ac4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v42
	s_movk_i32 s4, 0x1a8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v32
	s_movk_i32 s4, 0x1ab4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v44
	s_movk_i32 s4, 0x1a84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v22
	s_movk_i32 s4, 0x1aa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v46
	s_movk_i32 s4, 0x1a7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x43, v26
	s_movk_i32 s4, 0x1a94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v0
	s_movk_i32 s4, 0x4b64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc4, v0
	s_movk_i32 s4, 0x4b54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x144, v0
	s_movk_i32 s4, 0x4b4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c4, v0
	s_movk_i32 s4, 0x4b3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2044, v0
	s_movk_i32 s4, 0x1a74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c4, v0
	s_movk_i32 s4, 0x1a5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2144, v0
	s_movk_i32 s4, 0x1a44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c4, v0
	s_movk_i32 s4, 0x1a64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v34
	s_movk_i32 s4, 0x1a34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v16
	s_movk_i32 s4, 0x1a54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v36
	s_movk_i32 s4, 0x1a24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v18
	s_movk_i32 s4, 0x1a4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v40
	s_movk_i32 s4, 0x1a14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v24
	s_movk_i32 s4, 0x1a3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v42
	s_movk_i32 s4, 0x1a04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v32
	s_movk_i32 s4, 0x1a2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v44
	s_movk_i32 s4, 0x19fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v22
	s_movk_i32 s4, 0x1a1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v46
	s_movk_i32 s4, 0x19f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x44, v26
	s_movk_i32 s4, 0x1a0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v0
	s_movk_i32 s4, 0x4b8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc5, v0
	s_movk_i32 s4, 0x4b74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x145, v0
	s_movk_i32 s4, 0x4b6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c5, v0
	s_movk_i32 s4, 0x4b5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2045, v0
	s_movk_i32 s4, 0x19ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c5, v0
	s_movk_i32 s4, 0x19dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2145, v0
	s_movk_i32 s4, 0x19d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c5, v0
	s_movk_i32 s4, 0x19c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v34
	s_movk_i32 s4, 0x19ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v16
	s_movk_i32 s4, 0x19cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v36
	s_movk_i32 s4, 0x199c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v18
	s_movk_i32 s4, 0x19bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v40
	s_movk_i32 s4, 0x198c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v24
	s_movk_i32 s4, 0x19b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v42
	s_movk_i32 s4, 0x197c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v32
	s_movk_i32 s4, 0x19a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v44
	s_movk_i32 s4, 0x1974
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v22
	s_movk_i32 s4, 0x1994
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v46
	s_movk_i32 s4, 0x196c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x45, v26
	s_movk_i32 s4, 0x1984
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v0
	s_movk_i32 s4, 0x4bbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc6, v0
	s_movk_i32 s4, 0x4b9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x146, v0
	s_movk_i32 s4, 0x4b94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c6, v0
	s_movk_i32 s4, 0x4b7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2046, v0
	s_movk_i32 s4, 0x1964
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c6, v0
	s_movk_i32 s4, 0x1954
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2146, v0
	s_movk_i32 s4, 0x2ffc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c6, v0
	s_movk_i32 s4, 0x195c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v34
	s_movk_i32 s4, 0x4d8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v16
	s_movk_i32 s4, 0x4aac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v36
	s_movk_i32 s4, 0x4d9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v18
	s_movk_i32 s4, 0x4dcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v40
	s_movk_i32 s4, 0x4dac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v24
	s_movk_i32 s4, 0x4ddc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v42
	s_movk_i32 s4, 0x4dc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v32
	s_movk_i32 s4, 0x4dec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v44
	s_movk_i32 s4, 0x4dd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v22
	s_movk_i32 s4, 0x4dfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v46
	s_movk_i32 s4, 0x4de4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x46, v26
	s_movk_i32 s4, 0x4e04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v0
	s_movk_i32 s4, 0x4c4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc7, v0
	s_movk_i32 s4, 0x4bcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x147, v0
	s_movk_i32 s4, 0x4bc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c7, v0
	s_movk_i32 s4, 0x4bac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2047, v0
	s_movk_i32 s4, 0x4e0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c7, v0
	s_movk_i32 s4, 0x4e1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2147, v0
	s_movk_i32 s4, 0x4e14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c7, v0
	s_movk_i32 s4, 0x4e34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v34
	s_movk_i32 s4, 0x4e24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v16
	s_movk_i32 s4, 0x4e44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v36
	s_movk_i32 s4, 0x4e2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v18
	s_movk_i32 s4, 0x4e54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v40
	s_movk_i32 s4, 0x4e3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v24
	s_movk_i32 s4, 0x4e64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v42
	s_movk_i32 s4, 0x4e4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v32
	s_movk_i32 s4, 0x4e74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v44
	s_movk_i32 s4, 0x4e5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v22
	s_movk_i32 s4, 0x4e7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v46
	s_movk_i32 s4, 0x4e6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x47, v26
	s_movk_i32 s4, 0x4e84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v0
	s_movk_i32 s4, 0x4df4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc8, v0
	s_movk_i32 s4, 0x4d2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x148, v0
	s_movk_i32 s4, 0x4cac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c8, v0
	s_movk_i32 s4, 0x4bdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2048, v0
	s_movk_i32 s4, 0x4bec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c8, v0
	s_movk_i32 s4, 0x4c0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2148, v0
	s_movk_i32 s4, 0x4bfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c8, v0
	s_movk_i32 s4, 0x4c3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v34
	s_movk_i32 s4, 0x4c1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v16
	s_movk_i32 s4, 0x4c64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v36
	s_movk_i32 s4, 0x4c2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v18
	s_movk_i32 s4, 0x4c74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v40
	s_movk_i32 s4, 0x4c54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v24
	s_movk_i32 s4, 0x4c84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v42
	s_movk_i32 s4, 0x4c6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v32
	s_movk_i32 s4, 0x4c94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v44
	s_movk_i32 s4, 0x4c7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v22
	s_movk_i32 s4, 0x4c9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v46
	s_movk_i32 s4, 0x4c8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x48, v26
	s_movk_i32 s4, 0x4ca4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v0
	s_movk_i32 s4, 0x5764
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xc9, v0
	s_movk_i32 s4, 0x5884
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x149, v0
	s_movk_i32 s4, 0x587c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1c9, v0
	s_movk_i32 s4, 0x5874
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2049, v0
	s_movk_i32 s4, 0x4cb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20c9, v0
	s_movk_i32 s4, 0x4cbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2149, v0
	s_movk_i32 s4, 0x4cc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21c9, v0
	s_movk_i32 s4, 0x4cd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v34
	s_movk_i32 s4, 0x4ccc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v16
	s_movk_i32 s4, 0x4cec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v36
	s_movk_i32 s4, 0x4cdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v18
	s_movk_i32 s4, 0x4cfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v40
	s_movk_i32 s4, 0x4ce4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v24
	s_movk_i32 s4, 0x4d0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v42
	s_movk_i32 s4, 0x4cf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v32
	s_movk_i32 s4, 0x4d1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v44
	s_movk_i32 s4, 0x4d04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v22
	s_movk_i32 s4, 0x4d24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v46
	s_movk_i32 s4, 0x4d14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x49, v26
	s_movk_i32 s4, 0x4d34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v0
	s_movk_i32 s4, 0x576c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xca, v0
	s_movk_i32 s4, 0x58dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x14a, v0
	s_movk_i32 s4, 0x58c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ca, v0
	s_movk_i32 s4, 0x58ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x204a, v0
	s_movk_i32 s4, 0x4d3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ca, v0
	s_movk_i32 s4, 0x4d4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x214a, v0
	s_movk_i32 s4, 0x4d44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ca, v0
	s_movk_i32 s4, 0x4d64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v34
	s_movk_i32 s4, 0x4d54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v16
	s_movk_i32 s4, 0x4d74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v36
	s_movk_i32 s4, 0x4d5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v18
	s_movk_i32 s4, 0x4d84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v40
	s_movk_i32 s4, 0x4d6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v24
	s_movk_i32 s4, 0x4d94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v42
	s_movk_i32 s4, 0x4d7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v32
	s_movk_i32 s4, 0x4da4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v44
	s_movk_i32 s4, 0x4e94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v22
	s_movk_i32 s4, 0x4dbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v46
	s_movk_i32 s4, 0x4e9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4a, v26
	s_movk_i32 s4, 0x4ea4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v0
	s_movk_i32 s4, 0x5774
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xcb, v0
	s_movk_i32 s4, 0x5904
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x14b, v0
	s_movk_i32 s4, 0x58f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1cb, v0
	s_movk_i32 s4, 0x58e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x204b, v0
	s_movk_i32 s4, 0x4eac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20cb, v0
	s_movk_i32 s4, 0x4eb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x214b, v0
	s_movk_i32 s4, 0x4ebc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21cb, v0
	s_movk_i32 s4, 0x4ec4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v34
	s_movk_i32 s4, 0x4ecc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v16
	s_movk_i32 s4, 0x4ed4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v36
	s_movk_i32 s4, 0x4edc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v18
	s_movk_i32 s4, 0x4ee4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v40
	s_movk_i32 s4, 0x4eec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v24
	s_movk_i32 s4, 0x4ef4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v42
	s_movk_i32 s4, 0x4efc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v32
	s_movk_i32 s4, 0x4f04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v44
	s_movk_i32 s4, 0x4f0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v22
	s_movk_i32 s4, 0x4f14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v46
	s_movk_i32 s4, 0x4f1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4b, v26
	s_movk_i32 s4, 0x4f24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v0
	s_movk_i32 s4, 0x577c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xcc, v0
	s_movk_i32 s4, 0x593c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x14c, v0
	s_movk_i32 s4, 0x5934
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1cc, v0
	s_movk_i32 s4, 0x591c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x204c, v0
	s_movk_i32 s4, 0x4f2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20cc, v0
	s_movk_i32 s4, 0x4f34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x214c, v0
	s_movk_i32 s4, 0x4f3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21cc, v0
	s_movk_i32 s4, 0x4f44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v34
	s_movk_i32 s4, 0x4f4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v16
	s_movk_i32 s4, 0x4f54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v36
	s_movk_i32 s4, 0x4f5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v18
	s_movk_i32 s4, 0x4f64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v40
	s_movk_i32 s4, 0x4f6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v24
	s_movk_i32 s4, 0x4f74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v42
	s_movk_i32 s4, 0x4f7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v32
	s_movk_i32 s4, 0x4f84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v44
	s_movk_i32 s4, 0x4f8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v22
	s_movk_i32 s4, 0x4f94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v46
	s_movk_i32 s4, 0x4f9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4c, v26
	s_movk_i32 s4, 0x4fa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v0
	s_movk_i32 s4, 0x5784
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xcd, v0
	s_movk_i32 s4, 0x5e44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x14d, v0
	s_movk_i32 s4, 0x5e3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1cd, v0
	s_movk_i32 s4, 0x5e34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x204d, v0
	s_movk_i32 s4, 0x5314
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20cd, v0
	s_movk_i32 s4, 0x4fac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x214d, v0
	s_movk_i32 s4, 0x4fb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21cd, v0
	s_movk_i32 s4, 0x4fbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v34
	s_movk_i32 s4, 0x4fc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v16
	s_movk_i32 s4, 0x4fcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v36
	s_movk_i32 s4, 0x4fd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v18
	s_movk_i32 s4, 0x4fdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v40
	s_movk_i32 s4, 0x4fe4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v24
	s_movk_i32 s4, 0x4fec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v42
	s_movk_i32 s4, 0x4ff4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v32
	s_movk_i32 s4, 0x4ffc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v44
	s_movk_i32 s4, 0x5004
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v22
	s_movk_i32 s4, 0x500c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v46
	s_movk_i32 s4, 0x5014
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4d, v26
	s_movk_i32 s4, 0x501c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v0
	s_movk_i32 s4, 0x578c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xce, v0
	s_movk_i32 s4, 0x5984
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x14e, v0
	s_movk_i32 s4, 0x596c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ce, v0
	s_movk_i32 s4, 0x5964
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x204e, v0
	s_movk_i32 s4, 0x5024
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ce, v0
	s_movk_i32 s4, 0x502c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x214e, v0
	s_movk_i32 s4, 0x5034
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ce, v0
	s_movk_i32 s4, 0x503c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v34
	s_movk_i32 s4, 0x5044
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v16
	s_movk_i32 s4, 0x504c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v36
	s_movk_i32 s4, 0x5054
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v18
	s_movk_i32 s4, 0x505c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v40
	s_movk_i32 s4, 0x5064
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v24
	s_movk_i32 s4, 0x506c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v42
	s_movk_i32 s4, 0x5074
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v32
	s_movk_i32 s4, 0x507c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v44
	s_movk_i32 s4, 0x5084
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v22
	s_movk_i32 s4, 0x508c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v46
	s_movk_i32 s4, 0x5094
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4e, v26
	s_movk_i32 s4, 0x509c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v0
	s_movk_i32 s4, 0x59dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xcf, v0
	s_movk_i32 s4, 0x59bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x14f, v0
	s_movk_i32 s4, 0x59a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1cf, v0
	s_movk_i32 s4, 0x599c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x204f, v0
	s_movk_i32 s4, 0x50dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20cf, v0
	s_movk_i32 s4, 0x50e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x214f, v0
	s_movk_i32 s4, 0x50ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21cf, v0
	s_movk_i32 s4, 0x50fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v34
	s_movk_i32 s4, 0x5104
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v16
	s_movk_i32 s4, 0x510c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v36
	s_movk_i32 s4, 0x511c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v18
	s_movk_i32 s4, 0x512c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v40
	s_movk_i32 s4, 0x513c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v24
	s_movk_i32 s4, 0x514c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v42
	s_movk_i32 s4, 0x515c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v32
	s_movk_i32 s4, 0x516c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v44
	s_movk_i32 s4, 0x517c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v22
	s_movk_i32 s4, 0x518c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v46
	s_movk_i32 s4, 0x5194
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x4f, v26
	s_movk_i32 s4, 0x519c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v0
	s_movk_i32 s4, 0x5a1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd0, v0
	s_movk_i32 s4, 0x5a0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x150, v0
	s_movk_i32 s4, 0x59e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d0, v0
	s_movk_i32 s4, 0x59d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2050, v0
	s_movk_i32 s4, 0x51ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d0, v0
	s_movk_i32 s4, 0x51b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2150, v0
	s_movk_i32 s4, 0x51bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d0, v0
	s_movk_i32 s4, 0x51c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v34
	s_movk_i32 s4, 0x51cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v16
	s_movk_i32 s4, 0x51d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v36
	s_movk_i32 s4, 0x51dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v18
	s_movk_i32 s4, 0x51e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v40
	s_movk_i32 s4, 0x51ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v24
	s_movk_i32 s4, 0x51f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v42
	s_movk_i32 s4, 0x51fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v32
	s_movk_i32 s4, 0x5204
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v44
	s_movk_i32 s4, 0x5214
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v22
	s_movk_i32 s4, 0x521c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v46
	s_movk_i32 s4, 0x522c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x50, v26
	s_movk_i32 s4, 0x523c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v0
	s_movk_i32 s4, 0x5a5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd1, v0
	s_movk_i32 s4, 0x5a4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x151, v0
	s_movk_i32 s4, 0x5a24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d1, v0
	s_movk_i32 s4, 0x5a14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2051, v0
	s_movk_i32 s4, 0x524c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d1, v0
	s_movk_i32 s4, 0x525c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2151, v0
	s_movk_i32 s4, 0x526c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d1, v0
	s_movk_i32 s4, 0x527c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v34
	s_movk_i32 s4, 0x528c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v16
	s_movk_i32 s4, 0x529c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v36
	s_movk_i32 s4, 0x52ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v18
	s_movk_i32 s4, 0x52bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v40
	s_movk_i32 s4, 0x52c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v24
	s_movk_i32 s4, 0x52cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v42
	s_movk_i32 s4, 0x52d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v32
	s_movk_i32 s4, 0x52dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v44
	s_movk_i32 s4, 0x52e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v22
	s_movk_i32 s4, 0x52ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v46
	s_movk_i32 s4, 0x52f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x51, v26
	s_movk_i32 s4, 0x52fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v0
	s_movk_i32 s4, 0x5ae4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd2, v0
	s_movk_i32 s4, 0x5a8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x152, v0
	s_movk_i32 s4, 0x5a6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d2, v0
	s_movk_i32 s4, 0x5a54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2052, v0
	s_movk_i32 s4, 0x5304
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d2, v0
	s_movk_i32 s4, 0x530c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2152, v0
	s_movk_i32 s4, 0x531c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d2, v0
	s_movk_i32 s4, 0x5324
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v34
	s_movk_i32 s4, 0x532c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v16
	s_movk_i32 s4, 0x5334
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v36
	s_movk_i32 s4, 0x533c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v18
	s_movk_i32 s4, 0x5344
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v40
	s_movk_i32 s4, 0x534c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v24
	s_movk_i32 s4, 0x5354
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v42
	s_movk_i32 s4, 0x5364
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v32
	s_movk_i32 s4, 0x535c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v44
	s_movk_i32 s4, 0x55bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v22
	s_movk_i32 s4, 0x536c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v46
	s_movk_i32 s4, 0x57bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x52, v26
	s_movk_i32 s4, 0x57cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v0
	s_movk_i32 s4, 0x5c74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd3, v0
	s_movk_i32 s4, 0x5bcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x153, v0
	s_movk_i32 s4, 0x5b4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d3, v0
	s_movk_i32 s4, 0x5aa4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2053, v0
	s_movk_i32 s4, 0x5a94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d3, v0
	s_movk_i32 s4, 0x5ab4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2153, v0
	s_movk_i32 s4, 0x5a9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d3, v0
	s_movk_i32 s4, 0x5ac4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v34
	s_movk_i32 s4, 0x5aac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v16
	s_movk_i32 s4, 0x5ad4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v36
	s_movk_i32 s4, 0x5abc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v18
	s_movk_i32 s4, 0x5af4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v40
	s_movk_i32 s4, 0x5acc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v24
	s_movk_i32 s4, 0x5b0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v42
	s_movk_i32 s4, 0x5adc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v32
	s_movk_i32 s4, 0x5b1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v44
	s_movk_i32 s4, 0x5afc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v22
	s_movk_i32 s4, 0x5b24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v46
	s_movk_i32 s4, 0x5b14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x53, v26
	s_movk_i32 s4, 0x5b2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v0
	s_movk_i32 s4, 0x31e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd4, v0
	s_movk_i32 s4, 0x31dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x154, v0
	s_movk_i32 s4, 0x31d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d4, v0
	s_movk_i32 s4, 0x31c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2054, v0
	s_movk_i32 s4, 0x5b44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d4, v0
	s_movk_i32 s4, 0x5b5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2154, v0
	s_movk_i32 s4, 0x5b3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d4, v0
	s_movk_i32 s4, 0x5b74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v34
	s_movk_i32 s4, 0x5b64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v16
	s_movk_i32 s4, 0x5b84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v36
	s_movk_i32 s4, 0x5b6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v18
	s_movk_i32 s4, 0x5b94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v40
	s_movk_i32 s4, 0x5b7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v24
	s_movk_i32 s4, 0x5ba4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v42
	s_movk_i32 s4, 0x5b8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v32
	s_movk_i32 s4, 0x5bb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v44
	s_movk_i32 s4, 0x5b9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v22
	s_movk_i32 s4, 0x5bbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v46
	s_movk_i32 s4, 0x5bac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x54, v26
	s_movk_i32 s4, 0x5bc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v0
	s_movk_i32 s4, 0x3234
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd5, v0
	s_movk_i32 s4, 0x3214
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x155, v0
	s_movk_i32 s4, 0x31fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d5, v0
	s_movk_i32 s4, 0x31ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2055, v0
	s_movk_i32 s4, 0x5bd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d5, v0
	s_movk_i32 s4, 0x5bdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2155, v0
	s_movk_i32 s4, 0x5be4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d5, v0
	s_movk_i32 s4, 0x5bf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v34
	s_movk_i32 s4, 0x5bec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v16
	s_movk_i32 s4, 0x5c0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v36
	s_movk_i32 s4, 0x5bfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v18
	s_movk_i32 s4, 0x5c1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v40
	s_movk_i32 s4, 0x5c04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v24
	s_movk_i32 s4, 0x5c2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v42
	s_movk_i32 s4, 0x5c14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v32
	s_movk_i32 s4, 0x5c3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v44
	s_movk_i32 s4, 0x5c24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v22
	s_movk_i32 s4, 0x5c44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v46
	s_movk_i32 s4, 0x5c34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x55, v26
	s_movk_i32 s4, 0x5c4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v0
	s_movk_i32 s4, 0x326c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd6, v0
	s_movk_i32 s4, 0x325c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x156, v0
	s_movk_i32 s4, 0x324c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d6, v0
	s_movk_i32 s4, 0x323c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2056, v0
	s_movk_i32 s4, 0x5c54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d6, v0
	s_movk_i32 s4, 0x5c64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2156, v0
	s_movk_i32 s4, 0x5c5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d6, v0
	s_movk_i32 s4, 0x5c84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v34
	s_movk_i32 s4, 0x5c6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v16
	s_movk_i32 s4, 0x5ca4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v36
	s_movk_i32 s4, 0x5c7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v18
	s_movk_i32 s4, 0x5cc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v40
	s_movk_i32 s4, 0x5c94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v24
	s_movk_i32 s4, 0x5cd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v42
	s_movk_i32 s4, 0x5cb4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v32
	s_movk_i32 s4, 0x5ce4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v44
	s_movk_i32 s4, 0x5ccc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v22
	s_movk_i32 s4, 0x5cec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v46
	s_movk_i32 s4, 0x5cdc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x56, v26
	s_movk_i32 s4, 0x5cf4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v0
	s_movk_i32 s4, 0x32bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd7, v0
	s_movk_i32 s4, 0x32b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x157, v0
	s_movk_i32 s4, 0x32ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d7, v0
	s_movk_i32 s4, 0x32a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2057, v0
	s_movk_i32 s4, 0x5cfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d7, v0
	s_movk_i32 s4, 0x5d0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2157, v0
	s_movk_i32 s4, 0x5d04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d7, v0
	s_movk_i32 s4, 0x5d24
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v34
	s_movk_i32 s4, 0x5d14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v16
	s_movk_i32 s4, 0x5d34
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v36
	s_movk_i32 s4, 0x5d1c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v18
	s_movk_i32 s4, 0x5d44
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v40
	s_movk_i32 s4, 0x5d2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v24
	s_movk_i32 s4, 0x5d54
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v42
	s_movk_i32 s4, 0x5d3c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v32
	s_movk_i32 s4, 0x5d64
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v44
	s_movk_i32 s4, 0x5d4c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v22
	s_movk_i32 s4, 0x5d6c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v46
	s_movk_i32 s4, 0x5d5c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x57, v26
	s_movk_i32 s4, 0x5d74
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v0
	s_movk_i32 s4, 0x32dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd8, v0
	s_movk_i32 s4, 0x32d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x158, v0
	s_movk_i32 s4, 0x32cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d8, v0
	s_movk_i32 s4, 0x32c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2058, v0
	s_movk_i32 s4, 0x5d7c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d8, v0
	s_movk_i32 s4, 0x5d8c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2158, v0
	s_movk_i32 s4, 0x5d84
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d8, v0
	s_movk_i32 s4, 0x5da4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v34
	s_movk_i32 s4, 0x5d94
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v16
	s_movk_i32 s4, 0x5db4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v36
	s_movk_i32 s4, 0x5d9c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v18
	s_movk_i32 s4, 0x5dc4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v40
	s_movk_i32 s4, 0x5dac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v24
	s_movk_i32 s4, 0x5dd4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v42
	s_movk_i32 s4, 0x5dbc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v32
	s_movk_i32 s4, 0x5de4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v44
	s_movk_i32 s4, 0x5dcc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v22
	s_movk_i32 s4, 0x5dfc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v46
	s_movk_i32 s4, 0x5ddc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x58, v26
	s_movk_i32 s4, 0x5e04
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v0
	s_movk_i32 s4, 0x32fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xd9, v0
	s_movk_i32 s4, 0x32f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x159, v0
	s_movk_i32 s4, 0x32ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1d9, v0
	s_movk_i32 s4, 0x32e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2059, v0
	s_movk_i32 s4, 0x5e0c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20d9, v0
	s_movk_i32 s4, 0x5e2c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2159, v0
	s_movk_i32 s4, 0x5e14
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21d9, v0
	s_movk_i32 s4, 0x5854
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v34
	s_movk_i32 s4, 0x3374
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v16
	s_movk_i32 s4, 0x585c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v36
	s_movk_i32 s4, 0x338c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v18
	s_movk_i32 s4, 0x339c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v40
	s_movk_i32 s4, 0x33a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v24
	s_movk_i32 s4, 0x33ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v42
	s_movk_i32 s4, 0x33b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v32
	s_movk_i32 s4, 0x33c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v44
	s_movk_i32 s4, 0x33cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v22
	s_movk_i32 s4, 0x391c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v46
	s_movk_i32 s4, 0x3924
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x59, v26
	s_movk_i32 s4, 0x392c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v0
	s_movk_i32 s4, 0x390c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xda, v0
	s_movk_i32 s4, 0x3324
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x15a, v0
	s_movk_i32 s4, 0x3314
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1da, v0
	s_movk_i32 s4, 0x3304
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x205a, v0
	s_movk_i32 s4, 0x55b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20da, v0
	s_movk_i32 s4, 0x5374
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x215a, v0
	s_movk_i32 s4, 0x33e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21da, v0
	s_movk_i32 s4, 0x5394
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v34
	s_movk_i32 s4, 0x33f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v16
	s_movk_i32 s4, 0x33fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v36
	s_movk_i32 s4, 0x3404
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v18
	s_movk_i32 s4, 0x3414
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v40
	s_movk_i32 s4, 0x341c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v24
	s_movk_i32 s4, 0x3424
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v42
	s_movk_i32 s4, 0x342c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v32
	s_movk_i32 s4, 0x3434
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v44
	s_movk_i32 s4, 0x343c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v22
	s_movk_i32 s4, 0x344c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v46
	s_movk_i32 s4, 0x3454
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5a, v26
	s_movk_i32 s4, 0x345c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v0
	s_movk_i32 s4, 0x337c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xdb, v0
	s_movk_i32 s4, 0x335c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x15b, v0
	s_movk_i32 s4, 0x3344
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1db, v0
	s_movk_i32 s4, 0x333c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x205b, v0
	s_movk_i32 s4, 0x3464
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20db, v0
	s_movk_i32 s4, 0x346c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x215b, v0
	s_movk_i32 s4, 0x3474
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21db, v0
	s_movk_i32 s4, 0x3484
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v34
	s_movk_i32 s4, 0x347c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v16
	s_movk_i32 s4, 0x348c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v36
	s_movk_i32 s4, 0x3494
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v18
	s_movk_i32 s4, 0x34a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v40
	s_movk_i32 s4, 0x349c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v24
	s_movk_i32 s4, 0x34b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v42
	s_movk_i32 s4, 0x34bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v32
	s_movk_i32 s4, 0x34cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v44
	s_movk_i32 s4, 0x34c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v22
	s_movk_i32 s4, 0x34dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v46
	s_movk_i32 s4, 0x34e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5b, v26
	s_movk_i32 s4, 0x34ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v0
	s_movk_i32 s4, 0x3444
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xdc, v0
	s_movk_i32 s4, 0x340c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x15c, v0
	s_movk_i32 s4, 0x33ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1dc, v0
	s_movk_i32 s4, 0x33dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x205c, v0
	s_movk_i32 s4, 0x3504
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20dc, v0
	s_movk_i32 s4, 0x350c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x215c, v0
	s_movk_i32 s4, 0x3514
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21dc, v0
	s_movk_i32 s4, 0x3524
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v34
	s_movk_i32 s4, 0x352c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v16
	s_movk_i32 s4, 0x3534
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v36
	s_movk_i32 s4, 0x353c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v18
	s_movk_i32 s4, 0x3544
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v40
	s_movk_i32 s4, 0x354c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v24
	s_movk_i32 s4, 0x355c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v42
	s_movk_i32 s4, 0x3564
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v32
	s_movk_i32 s4, 0x3574
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v44
	s_movk_i32 s4, 0x357c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v22
	s_movk_i32 s4, 0x35a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v46
	s_movk_i32 s4, 0x35ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5c, v26
	s_movk_i32 s4, 0x35cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v0
	s_movk_i32 s4, 0x351c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xdd, v0
	s_movk_i32 s4, 0x34f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x15d, v0
	s_movk_i32 s4, 0x34d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1dd, v0
	s_movk_i32 s4, 0x34ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x205d, v0
	s_movk_i32 s4, 0x364c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20dd, v0
	s_movk_i32 s4, 0x365c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x215d, v0
	s_movk_i32 s4, 0x367c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21dd, v0
	s_movk_i32 s4, 0x369c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v34
	s_movk_i32 s4, 0x36ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v16
	s_movk_i32 s4, 0x36e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v36
	s_movk_i32 s4, 0x36ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v18
	s_movk_i32 s4, 0x3724
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v40
	s_movk_i32 s4, 0x372c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v24
	s_movk_i32 s4, 0x375c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v42
	s_movk_i32 s4, 0x3764
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v32
	s_movk_i32 s4, 0x3794
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v44
	s_movk_i32 s4, 0x379c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v22
	s_movk_i32 s4, 0x37b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v46
	s_movk_i32 s4, 0x37bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5d, v26
	s_movk_i32 s4, 0x37cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v0
	s_movk_i32 s4, 0x3784
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xde, v0
	s_movk_i32 s4, 0x36d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x15e, v0
	s_movk_i32 s4, 0x3664
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1de, v0
	s_movk_i32 s4, 0x35f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x205e, v0
	s_movk_i32 s4, 0x360c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20de, v0
	s_movk_i32 s4, 0x362c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x215e, v0
	s_movk_i32 s4, 0x3634
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21de, v0
	s_movk_i32 s4, 0x366c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v34
	s_movk_i32 s4, 0x3674
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v16
	s_movk_i32 s4, 0x36b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v36
	s_movk_i32 s4, 0x36bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v18
	s_movk_i32 s4, 0x36f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v40
	s_movk_i32 s4, 0x36fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v24
	s_movk_i32 s4, 0x3734
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v42
	s_movk_i32 s4, 0x373c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v32
	s_movk_i32 s4, 0x376c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v44
	s_movk_i32 s4, 0x3774
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v22
	s_movk_i32 s4, 0x37a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v46
	s_movk_i32 s4, 0x37ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5e, v26
	s_movk_i32 s4, 0x37c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v0
	s_movk_i32 s4, 0x241c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xdf, v0
	s_movk_i32 s4, 0x2404
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x15f, v0
	s_movk_i32 s4, 0x23fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1df, v0
	s_movk_i32 s4, 0x23f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x205f, v0
	s_movk_i32 s4, 0x37d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20df, v0
	s_movk_i32 s4, 0x37dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x215f, v0
	s_movk_i32 s4, 0x37e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21df, v0
	s_movk_i32 s4, 0x37ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v34
	s_movk_i32 s4, 0x37f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v16
	s_movk_i32 s4, 0x37fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v36
	s_movk_i32 s4, 0x3804
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v18
	s_movk_i32 s4, 0x380c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v40
	s_movk_i32 s4, 0x3814
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v24
	s_movk_i32 s4, 0x381c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v42
	s_movk_i32 s4, 0x3824
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v32
	s_movk_i32 s4, 0x382c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v44
	s_movk_i32 s4, 0x3834
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v22
	s_movk_i32 s4, 0x383c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v46
	s_movk_i32 s4, 0x3844
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x5f, v26
	s_movk_i32 s4, 0x384c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v0
	s_movk_i32 s4, 0x23ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe0, v0
	s_movk_i32 s4, 0x23e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x160, v0
	s_movk_i32 s4, 0x23dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e0, v0
	s_movk_i32 s4, 0x182c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2060, v0
	s_movk_i32 s4, 0x3854
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e0, v0
	s_movk_i32 s4, 0x385c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2160, v0
	s_movk_i32 s4, 0x3864
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e0, v0
	s_movk_i32 s4, 0x386c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v34
	s_movk_i32 s4, 0x3874
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v16
	s_movk_i32 s4, 0x387c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v36
	s_movk_i32 s4, 0x3884
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v18
	s_movk_i32 s4, 0x388c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v40
	s_movk_i32 s4, 0x3894
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v24
	s_movk_i32 s4, 0x38a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v42
	s_movk_i32 s4, 0x389c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v32
	s_movk_i32 s4, 0x38ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v44
	s_movk_i32 s4, 0x38b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v22
	s_movk_i32 s4, 0x38bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v46
	s_movk_i32 s4, 0x3554
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x60, v26
	s_movk_i32 s4, 0x356c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v0
	s_movk_i32 s4, 0x1824
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe1, v0
	s_movk_i32 s4, 0x17c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x161, v0
	s_movk_i32 s4, 0x1814
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e1, v0
	s_movk_i32 s4, 0x17bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2061, v0
	s_movk_i32 s4, 0x3584
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e1, v0
	s_movk_i32 s4, 0x358c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2161, v0
	s_movk_i32 s4, 0x3594
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e1, v0
	s_movk_i32 s4, 0x35b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v34
	s_movk_i32 s4, 0x359c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v16
	s_movk_i32 s4, 0x35d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v36
	s_movk_i32 s4, 0x35bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v18
	s_movk_i32 s4, 0x35e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v40
	s_movk_i32 s4, 0x35c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v24
	s_movk_i32 s4, 0x3604
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v42
	s_movk_i32 s4, 0x35dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v32
	s_movk_i32 s4, 0x361c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v44
	s_movk_i32 s4, 0x35fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v22
	s_movk_i32 s4, 0x363c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v46
	s_movk_i32 s4, 0x3614
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x61, v26
	s_movk_i32 s4, 0x3654
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v0
	s_movk_i32 s4, 0x17dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe2, v0
	s_movk_i32 s4, 0x1794
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x162, v0
	s_movk_i32 s4, 0x17d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e2, v0
	s_movk_i32 s4, 0x177c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2062, v0
	s_movk_i32 s4, 0x3684
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e2, v0
	s_movk_i32 s4, 0x3694
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2162, v0
	s_movk_i32 s4, 0x368c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e2, v0
	s_movk_i32 s4, 0x36cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v34
	s_movk_i32 s4, 0x36a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v16
	s_movk_i32 s4, 0x3704
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v36
	s_movk_i32 s4, 0x36c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v18
	s_movk_i32 s4, 0x3714
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v40
	s_movk_i32 s4, 0x36dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v24
	s_movk_i32 s4, 0x3744
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v42
	s_movk_i32 s4, 0x370c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v32
	s_movk_i32 s4, 0x3754
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v44
	s_movk_i32 s4, 0x371c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v22
	s_movk_i32 s4, 0x377c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v46
	s_movk_i32 s4, 0x374c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x62, v26
	s_movk_i32 s4, 0x378c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v0
	s_movk_i32 s4, 0x1774
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe3, v0
	s_movk_i32 s4, 0x160c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x163, v0
	s_movk_i32 s4, 0x176c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e3, v0
	s_movk_i32 s4, 0x1604
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2063, v0
	s_movk_i32 s4, 0x50b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e3, v0
	s_movk_i32 s4, 0x50bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2163, v0
	s_movk_i32 s4, 0x50a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e3, v0
	s_movk_i32 s4, 0x50c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v34
	s_movk_i32 s4, 0x50ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v16
	s_movk_i32 s4, 0x50cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v36
	s_movk_i32 s4, 0x537c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v18
	s_movk_i32 s4, 0x50d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v40
	s_movk_i32 s4, 0x5384
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v24
	s_movk_i32 s4, 0x538c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v42
	s_movk_i32 s4, 0x539c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v32
	s_movk_i32 s4, 0x53a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v44
	s_movk_i32 s4, 0x53ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v22
	s_movk_i32 s4, 0x53b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v46
	s_movk_i32 s4, 0x53bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x63, v26
	s_movk_i32 s4, 0x53c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v0
	s_movk_i32 s4, 0x174c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe4, v0
	s_movk_i32 s4, 0x15fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x164, v0
	s_movk_i32 s4, 0x1714
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e4, v0
	s_movk_i32 s4, 0x15f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2064, v0
	s_movk_i32 s4, 0x53cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e4, v0
	s_movk_i32 s4, 0x53d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2164, v0
	s_movk_i32 s4, 0x53dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e4, v0
	s_movk_i32 s4, 0x53e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v34
	s_movk_i32 s4, 0x53ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v16
	s_movk_i32 s4, 0x53f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v36
	s_movk_i32 s4, 0x53fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v18
	s_movk_i32 s4, 0x5404
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v40
	s_movk_i32 s4, 0x540c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v24
	s_movk_i32 s4, 0x5414
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v42
	s_movk_i32 s4, 0x541c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v32
	s_movk_i32 s4, 0x5424
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v44
	s_movk_i32 s4, 0x542c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v22
	s_movk_i32 s4, 0x5434
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v46
	s_movk_i32 s4, 0x543c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x64, v26
	s_movk_i32 s4, 0x5444
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v0
	s_movk_i32 s4, 0x15ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe5, v0
	s_movk_i32 s4, 0x15bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x165, v0
	s_movk_i32 s4, 0x15e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e5, v0
	s_movk_i32 s4, 0x15dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2065, v0
	s_movk_i32 s4, 0x544c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e5, v0
	s_movk_i32 s4, 0x5454
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2165, v0
	s_movk_i32 s4, 0x545c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e5, v0
	s_movk_i32 s4, 0x5464
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v34
	s_movk_i32 s4, 0x546c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v16
	s_movk_i32 s4, 0x5474
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v36
	s_movk_i32 s4, 0x547c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v18
	s_movk_i32 s4, 0x5484
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v40
	s_movk_i32 s4, 0x548c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v24
	s_movk_i32 s4, 0x5494
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v42
	s_movk_i32 s4, 0x549c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v32
	s_movk_i32 s4, 0x54a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v44
	s_movk_i32 s4, 0x54ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v22
	s_movk_i32 s4, 0x54b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v46
	s_movk_i32 s4, 0x54bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x65, v26
	s_movk_i32 s4, 0x54c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v0
	s_movk_i32 s4, 0x15d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe6, v0
	s_movk_i32 s4, 0x15cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x166, v0
	s_movk_i32 s4, 0x15c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e6, v0
	s_movk_i32 s4, 0x15b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2066, v0
	s_movk_i32 s4, 0x54cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e6, v0
	s_movk_i32 s4, 0x54d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2166, v0
	s_movk_i32 s4, 0x54dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e6, v0
	s_movk_i32 s4, 0x54e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v34
	s_movk_i32 s4, 0x54ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v16
	s_movk_i32 s4, 0x54f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v36
	s_movk_i32 s4, 0x54fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v18
	s_movk_i32 s4, 0x5504
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v40
	s_movk_i32 s4, 0x550c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v24
	s_movk_i32 s4, 0x55c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v42
	s_movk_i32 s4, 0x55cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v32
	s_movk_i32 s4, 0x55d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v44
	s_movk_i32 s4, 0x55dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v22
	s_movk_i32 s4, 0x5514
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v46
	s_movk_i32 s4, 0x551c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x66, v26
	s_movk_i32 s4, 0x5524
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v0
	s_movk_i32 s4, 0x15ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe7, v0
	s_movk_i32 s4, 0x15a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x167, v0
	s_movk_i32 s4, 0x159c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e7, v0
	s_movk_i32 s4, 0x1594
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2067, v0
	s_movk_i32 s4, 0x552c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e7, v0
	s_movk_i32 s4, 0x5534
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2167, v0
	s_movk_i32 s4, 0x553c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e7, v0
	s_movk_i32 s4, 0x5544
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v34
	s_movk_i32 s4, 0x554c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v16
	s_movk_i32 s4, 0x5554
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v36
	s_movk_i32 s4, 0x555c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v18
	s_movk_i32 s4, 0x5564
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v40
	s_movk_i32 s4, 0x556c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v24
	s_movk_i32 s4, 0x5574
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v42
	s_movk_i32 s4, 0x557c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v32
	s_movk_i32 s4, 0x5584
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v44
	s_movk_i32 s4, 0x558c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v22
	s_movk_i32 s4, 0x5594
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v46
	s_movk_i32 s4, 0x559c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x67, v26
	s_movk_i32 s4, 0x55a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v0
	s_movk_i32 s4, 0x158c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe8, v0
	s_movk_i32 s4, 0x1584
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x168, v0
	s_movk_i32 s4, 0x157c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e8, v0
	s_movk_i32 s4, 0x1514
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2068, v0
	s_movk_i32 s4, 0x55ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e8, v0
	s_movk_i32 s4, 0x1544
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2168, v0
	s_movk_i32 s4, 0x154c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e8, v0
	s_movk_i32 s4, 0x1554
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v34
	s_movk_i32 s4, 0x155c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v16
	s_movk_i32 s4, 0x1564
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v36
	s_movk_i32 s4, 0x156c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v18
	s_movk_i32 s4, 0x151c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v40
	s_movk_i32 s4, 0x1574
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v24
	s_movk_i32 s4, 0x150c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v42
	s_movk_i32 s4, 0x1524
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v32
	s_movk_i32 s4, 0x1504
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v44
	s_movk_i32 s4, 0x1534
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v22
	s_movk_i32 s4, 0x14fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v46
	s_movk_i32 s4, 0x153c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x68, v26
	s_movk_i32 s4, 0x14f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v0
	s_movk_i32 s4, 0x152c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xe9, v0
	s_movk_i32 s4, 0x14c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x169, v0
	s_movk_i32 s4, 0x14ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1e9, v0
	s_movk_i32 s4, 0x14bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2069, v0
	s_movk_i32 s4, 0x14e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20e9, v0
	s_movk_i32 s4, 0x1494
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2169, v0
	s_movk_i32 s4, 0x14dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21e9, v0
	s_movk_i32 s4, 0x148c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v34
	s_movk_i32 s4, 0x14d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v16
	s_movk_i32 s4, 0x146c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v36
	s_movk_i32 s4, 0x149c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v18
	s_movk_i32 s4, 0x145c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v40
	s_movk_i32 s4, 0x14a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v24
	s_movk_i32 s4, 0x1454
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v42
	s_movk_i32 s4, 0x14ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v32
	s_movk_i32 s4, 0x144c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v44
	s_movk_i32 s4, 0x14b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v22
	s_movk_i32 s4, 0x1444
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v46
	s_movk_i32 s4, 0x1464
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x69, v26
	s_movk_i32 s4, 0x143c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v0
	s_movk_i32 s4, 0x1474
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xea, v0
	s_movk_i32 s4, 0x13ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x16a, v0
	s_movk_i32 s4, 0x147c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ea, v0
	s_movk_i32 s4, 0x1484
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x206a, v0
	s_movk_i32 s4, 0x1404
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ea, v0
	s_movk_i32 s4, 0x140c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x216a, v0
	s_movk_i32 s4, 0x1414
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ea, v0
	s_movk_i32 s4, 0x141c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v34
	s_movk_i32 s4, 0x1424
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v16
	s_movk_i32 s4, 0x13cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v36
	s_movk_i32 s4, 0x142c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v18
	s_movk_i32 s4, 0x13c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v40
	s_movk_i32 s4, 0x1434
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v24
	s_movk_i32 s4, 0x13bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v42
	s_movk_i32 s4, 0x13d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v32
	s_movk_i32 s4, 0x13dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v44
	s_movk_i32 s4, 0x13e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v22
	s_movk_i32 s4, 0x13ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v46
	s_movk_i32 s4, 0x13f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6a, v26
	s_movk_i32 s4, 0x13fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v0
	s_movk_i32 s4, 0x1314
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xeb, v0
	s_movk_i32 s4, 0x131c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x16b, v0
	s_movk_i32 s4, 0x1324
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1eb, v0
	s_movk_i32 s4, 0x132c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x206b, v0
	s_movk_i32 s4, 0x137c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20eb, v0
	s_movk_i32 s4, 0x1384
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x216b, v0
	s_movk_i32 s4, 0x138c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21eb, v0
	s_movk_i32 s4, 0x1394
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v34
	s_movk_i32 s4, 0x139c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v16
	s_movk_i32 s4, 0x136c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v36
	s_movk_i32 s4, 0x13a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v18
	s_movk_i32 s4, 0x1364
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v40
	s_movk_i32 s4, 0x13b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v24
	s_movk_i32 s4, 0x135c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v42
	s_movk_i32 s4, 0x1374
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v32
	s_movk_i32 s4, 0x14cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v44
	s_movk_i32 s4, 0x1354
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v22
	s_movk_i32 s4, 0x134c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v46
	s_movk_i32 s4, 0x1344
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6b, v26
	s_movk_i32 s4, 0x1334
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v0
	s_movk_i32 s4, 0x133c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xec, v0
	s_movk_i32 s4, 0x12bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x16c, v0
	s_movk_i32 s4, 0x1244
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ec, v0
	s_movk_i32 s4, 0x12d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x206c, v0
	s_movk_i32 s4, 0x12ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ec, v0
	s_movk_i32 s4, 0x12c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x216c, v0
	s_movk_i32 s4, 0x12f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ec, v0
	s_movk_i32 s4, 0x12fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v34
	s_movk_i32 s4, 0x1304
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v16
	s_movk_i32 s4, 0x12ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v36
	s_movk_i32 s4, 0x12b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v18
	s_movk_i32 s4, 0x129c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v40
	s_movk_i32 s4, 0x12cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v24
	s_movk_i32 s4, 0x1284
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v42
	s_movk_i32 s4, 0x12dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v32
	s_movk_i32 s4, 0x126c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v44
	s_movk_i32 s4, 0x12e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v22
	s_movk_i32 s4, 0x125c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v46
	s_movk_i32 s4, 0x1264
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6c, v26
	s_movk_i32 s4, 0x1274
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v0
	s_movk_i32 s4, 0x127c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xed, v0
	s_movk_i32 s4, 0x128c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x16d, v0
	s_movk_i32 s4, 0x1294
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ed, v0
	s_movk_i32 s4, 0x12a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x206d, v0
	s_movk_i32 s4, 0x1224
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ed, v0
	s_movk_i32 s4, 0x1214
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x216d, v0
	s_movk_i32 s4, 0x121c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ed, v0
	s_movk_i32 s4, 0x122c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v34
	s_movk_i32 s4, 0x1234
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v16
	s_movk_i32 s4, 0x123c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v36
	s_movk_i32 s4, 0x124c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v18
	s_movk_i32 s4, 0x11f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v40
	s_movk_i32 s4, 0x1254
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v24
	s_movk_i32 s4, 0x11e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v42
	s_movk_i32 s4, 0x11ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v32
	s_movk_i32 s4, 0x11dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v44
	s_movk_i32 s4, 0x11fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v22
	s_movk_i32 s4, 0x11d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v46
	s_movk_i32 s4, 0x1204
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6d, v26
	s_movk_i32 s4, 0x11cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v0
	s_movk_i32 s4, 0x120c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xee, v0
	s_movk_i32 s4, 0x117c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x16e, v0
	s_movk_i32 s4, 0x1124
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ee, v0
	s_movk_i32 s4, 0x11a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x206e, v0
	s_movk_i32 s4, 0x11bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ee, v0
	s_movk_i32 s4, 0x1194
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x216e, v0
	s_movk_i32 s4, 0x11ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ee, v0
	s_movk_i32 s4, 0x116c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v34
	s_movk_i32 s4, 0x11c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v16
	s_movk_i32 s4, 0x115c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v36
	s_movk_i32 s4, 0x1164
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v18
	s_movk_i32 s4, 0x114c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v40
	s_movk_i32 s4, 0x1174
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v24
	s_movk_i32 s4, 0x1184
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v42
	s_movk_i32 s4, 0x118c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v32
	s_movk_i32 s4, 0x119c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v44
	s_movk_i32 s4, 0x11b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v22
	s_movk_i32 s4, 0x1134
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v46
	s_movk_i32 s4, 0x113c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6e, v26
	s_movk_i32 s4, 0x112c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v0
	s_movk_i32 s4, 0x1144
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xef, v0
	s_movk_i32 s4, 0x10bc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x16f, v0
	s_movk_i32 s4, 0x1154
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1ef, v0
	s_movk_i32 s4, 0x10d4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x206f, v0
	s_movk_i32 s4, 0x10fc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20ef, v0
	s_movk_i32 s4, 0x10cc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x216f, v0
	s_movk_i32 s4, 0x10dc
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21ef, v0
	s_movk_i32 s4, 0x10ec
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v34
	s_movk_i32 s4, 0x10f4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v16
	s_movk_i32 s4, 0x1104
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v36
	s_movk_i32 s4, 0x110c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v18
	s_movk_i32 s4, 0x1114
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v40
	s_movk_i32 s4, 0x111c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v24
	s_movk_i32 s4, 0x107c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v42
	s_movk_i32 s4, 0x1084
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v32
	s_movk_i32 s4, 0x108c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v44
	s_movk_i32 s4, 0x1094
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v22
	s_movk_i32 s4, 0x109c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v46
	s_movk_i32 s4, 0x10a4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x6f, v26
	s_movk_i32 s4, 0x10ac
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v0
	s_movk_i32 s4, 0x10b4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0xf0, v0
	scratch_store_dwordx2 off, v[4:5], off offset:4020
	v_or_b32_e32 v4, 0x170, v0
	scratch_store_dwordx2 off, v[4:5], off offset:4036
	v_or_b32_e32 v4, 0x1f0, v0
	s_movk_i32 s4, 0x103c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2070, v0
	s_movk_i32 s4, 0x104c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x20f0, v0
	s_movk_i32 s4, 0x1034
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x2170, v0
	s_movk_i32 s4, 0x105c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x21f0, v0
	s_movk_i32 s4, 0x1024
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v34
	s_movk_i32 s4, 0x1064
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v16
	s_movk_i32 s4, 0x1014
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v36
	s_movk_i32 s4, 0x101c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v18
	s_movk_i32 s4, 0x1004
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v40
	s_movk_i32 s4, 0x102c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v24
	scratch_store_dwordx2 off, v[4:5], off offset:4092
	v_or_b32_e32 v4, 0x70, v42
	s_movk_i32 s4, 0x1044
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v32
	scratch_store_dwordx2 off, v[4:5], off offset:4076
	v_or_b32_e32 v4, 0x70, v44
	s_movk_i32 s4, 0x1054
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x70, v22
	scratch_store_dwordx2 off, v[4:5], off offset:4060
	v_or_b32_e32 v4, 0x70, v46
	scratch_store_dwordx2 off, v[4:5], off offset:4068
	v_or_b32_e32 v4, 0x70, v26
	scratch_store_dwordx2 off, v[4:5], off offset:4052
	v_or_b32_e32 v4, 0x71, v0
	scratch_store_dwordx2 off, v[4:5], off offset:4084
	v_or_b32_e32 v4, 0xf1, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3964
	v_or_b32_e32 v4, 0x171, v0
	s_movk_i32 s4, 0x100c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x1f1, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3980
	v_or_b32_e32 v4, 0x2071, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3996
	v_or_b32_e32 v4, 0x20f1, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3972
	v_or_b32_e32 v4, 0x2171, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3988
	v_or_b32_e32 v4, 0x21f1, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3940
	v_or_b32_e32 v4, 0x71, v34
	scratch_store_dwordx2 off, v[4:5], off offset:4004
	v_or_b32_e32 v4, 0x71, v16
	scratch_store_dwordx2 off, v[4:5], off offset:3924
	v_or_b32_e32 v4, 0x71, v36
	scratch_store_dwordx2 off, v[4:5], off offset:4012
	v_or_b32_e32 v4, 0x71, v18
	scratch_store_dwordx2 off, v[4:5], off offset:4028
	v_or_b32_e32 v4, 0x71, v40
	scratch_store_dwordx2 off, v[4:5], off offset:4044
	v_or_b32_e32 v4, 0x71, v24
	scratch_store_dwordx2 off, v[4:5], off offset:3908
	v_or_b32_e32 v4, 0x71, v42
	scratch_store_dwordx2 off, v[4:5], off offset:3916
	v_or_b32_e32 v4, 0x71, v32
	scratch_store_dwordx2 off, v[4:5], off offset:3900
	v_or_b32_e32 v4, 0x71, v44
	scratch_store_dwordx2 off, v[4:5], off offset:3932
	v_or_b32_e32 v4, 0x71, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3892
	v_or_b32_e32 v4, 0x71, v46
	scratch_store_dwordx2 off, v[4:5], off offset:3948
	v_or_b32_e32 v4, 0x71, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3884
	v_or_b32_e32 v4, 0x72, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3956
	v_or_b32_e32 v4, 0xf2, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3820
	v_or_b32_e32 v4, 0x172, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3620
	v_or_b32_e32 v4, 0x1f2, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3844
	v_or_b32_e32 v4, 0x2072, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3868
	v_or_b32_e32 v4, 0x20f2, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3828
	v_or_b32_e32 v4, 0x2172, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3852
	v_or_b32_e32 v4, 0x21f2, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3796
	v_or_b32_e32 v4, 0x72, v34
	scratch_store_dwordx2 off, v[4:5], off offset:3876
	v_or_b32_e32 v4, 0x72, v16
	scratch_store_dwordx2 off, v[4:5], off offset:3780
	v_or_b32_e32 v4, 0x72, v36
	scratch_store_dwordx2 off, v[4:5], off offset:3788
	v_or_b32_e32 v4, 0x72, v18
	scratch_store_dwordx2 off, v[4:5], off offset:3748
	v_or_b32_e32 v4, 0x72, v40
	scratch_store_dwordx2 off, v[4:5], off offset:3812
	v_or_b32_e32 v4, 0x72, v24
	scratch_store_dwordx2 off, v[4:5], off offset:3724
	v_or_b32_e32 v4, 0x72, v42
	scratch_store_dwordx2 off, v[4:5], off offset:3836
	v_or_b32_e32 v4, 0x72, v32
	scratch_store_dwordx2 off, v[4:5], off offset:3700
	v_or_b32_e32 v4, 0x72, v44
	scratch_store_dwordx2 off, v[4:5], off offset:3860
	v_or_b32_e32 v4, 0x72, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3684
	v_or_b32_e32 v4, 0x72, v46
	scratch_store_dwordx2 off, v[4:5], off offset:3692
	v_or_b32_e32 v4, 0x72, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3676
	v_or_b32_e32 v4, 0x73, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3716
	v_or_b32_e32 v4, 0xf3, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3732
	v_or_b32_e32 v4, 0x173, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3740
	v_or_b32_e32 v4, 0x1f3, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3764
	v_or_b32_e32 v4, 0x2073, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3588
	v_or_b32_e32 v4, 0x20f3, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3564
	v_or_b32_e32 v4, 0x2173, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3572
	v_or_b32_e32 v4, 0x21f3, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3516
	v_or_b32_e32 v4, 0x73, v34
	scratch_store_dwordx2 off, v[4:5], off offset:3604
	v_or_b32_e32 v4, 0x73, v16
	s_movk_i32 s4, 0x1074
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x73, v36
	s_movk_i32 s4, 0x10c4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x73, v18
	s_movk_i32 s4, 0x106c
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x73, v40
	s_movk_i32 s4, 0x10e4
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v4, 0x73, v24
	scratch_store_dwordx2 off, v[4:5], off offset:1692
	v_or_b32_e32 v4, 0x73, v42
	scratch_store_dwordx2 off, v[4:5], off offset:3484
	v_or_b32_e32 v4, 0x73, v32
	scratch_store_dwordx2 off, v[4:5], off offset:3468
	v_or_b32_e32 v4, 0x73, v44
	scratch_store_dwordx2 off, v[4:5], off offset:3492
	v_or_b32_e32 v4, 0x73, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3460
	v_or_b32_e32 v4, 0x73, v46
	scratch_store_dwordx2 off, v[4:5], off offset:3508
	v_or_b32_e32 v4, 0x73, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3444
	v_or_b32_e32 v4, 0x74, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3524
	v_or_b32_e32 v4, 0xf4, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3324
	v_or_b32_e32 v4, 0x174, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3348
	v_or_b32_e32 v4, 0x1f4, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3300
	v_or_b32_e32 v4, 0x2074, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3356
	v_or_b32_e32 v4, 0x20f4, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3148
	v_or_b32_e32 v4, 0x2174, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3364
	v_or_b32_e32 v4, 0x21f4, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3100
	v_or_b32_e32 v4, 0x74, v34
	scratch_store_dwordx2 off, v[4:5], off offset:3380
	v_or_b32_e32 v4, 0x74, v16
	scratch_store_dwordx2 off, v[4:5], off offset:3084
	v_or_b32_e32 v4, 0x74, v36
	scratch_store_dwordx2 off, v[4:5], off offset:3092
	v_or_b32_e32 v4, 0x74, v18
	scratch_store_dwordx2 off, v[4:5], off offset:3108
	v_or_b32_e32 v4, 0x74, v40
	scratch_store_dwordx2 off, v[4:5], off offset:3132
	v_or_b32_e32 v4, 0x74, v24
	scratch_store_dwordx2 off, v[4:5], off offset:3060
	v_or_b32_e32 v4, 0x74, v42
	scratch_store_dwordx2 off, v[4:5], off offset:3172
	v_or_b32_e32 v4, 0x74, v32
	scratch_store_dwordx2 off, v[4:5], off offset:3044
	v_or_b32_e32 v4, 0x74, v44
	scratch_store_dwordx2 off, v[4:5], off offset:3188
	v_or_b32_e32 v4, 0x74, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3020
	v_or_b32_e32 v4, 0x74, v46
	scratch_store_dwordx2 off, v[4:5], off offset:3028
	v_or_b32_e32 v4, 0x74, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3004
	v_or_b32_e32 v4, 0x75, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3052
	v_or_b32_e32 v4, 0xf5, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2804
	v_or_b32_e32 v4, 0x175, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3068
	v_or_b32_e32 v4, 0x1f5, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2772
	v_or_b32_e32 v4, 0x2075, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3076
	v_or_b32_e32 v4, 0x20f5, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2716
	v_or_b32_e32 v4, 0x2175, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2724
	v_or_b32_e32 v4, 0x21f5, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2700
	v_or_b32_e32 v4, 0x75, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2732
	v_or_b32_e32 v4, 0x75, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2740
	v_or_b32_e32 v4, 0x75, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2748
	v_or_b32_e32 v4, 0x75, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2756
	v_or_b32_e32 v4, 0x75, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2764
	v_or_b32_e32 v4, 0x75, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2676
	v_or_b32_e32 v4, 0x75, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2684
	v_or_b32_e32 v4, 0x75, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2668
	v_or_b32_e32 v4, 0x75, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2692
	v_or_b32_e32 v4, 0x75, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3012
	v_or_b32_e32 v4, 0x75, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2708
	v_or_b32_e32 v4, 0x75, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3036
	v_or_b32_e32 v4, 0x76, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3124
	v_or_b32_e32 v4, 0xf6, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2812
	v_or_b32_e32 v4, 0x176, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2820
	v_or_b32_e32 v4, 0x1f6, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2828
	v_or_b32_e32 v4, 0x2076, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2836
	v_or_b32_e32 v4, 0x20f6, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2844
	v_or_b32_e32 v4, 0x2176, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2852
	v_or_b32_e32 v4, 0x21f6, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2860
	v_or_b32_e32 v4, 0x76, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2868
	v_or_b32_e32 v4, 0x76, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2612
	v_or_b32_e32 v4, 0x76, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2620
	v_or_b32_e32 v4, 0x76, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2628
	v_or_b32_e32 v4, 0x76, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2636
	v_or_b32_e32 v4, 0x76, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2644
	v_or_b32_e32 v4, 0x76, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2652
	v_or_b32_e32 v4, 0x76, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2604
	v_or_b32_e32 v4, 0x76, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2660
	v_or_b32_e32 v4, 0x76, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3180
	v_or_b32_e32 v4, 0x76, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2596
	v_or_b32_e32 v4, 0x76, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3196
	v_or_b32_e32 v4, 0x77, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3244
	v_or_b32_e32 v4, 0xf7, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2876
	v_or_b32_e32 v4, 0x177, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2884
	v_or_b32_e32 v4, 0x1f7, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2780
	v_or_b32_e32 v4, 0x2077, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2892
	v_or_b32_e32 v4, 0x20f7, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2548
	v_or_b32_e32 v4, 0x2177, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2556
	v_or_b32_e32 v4, 0x21f7, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2532
	v_or_b32_e32 v4, 0x77, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2564
	v_or_b32_e32 v4, 0x77, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2516
	v_or_b32_e32 v4, 0x77, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2572
	v_or_b32_e32 v4, 0x77, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2580
	v_or_b32_e32 v4, 0x77, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2588
	v_or_b32_e32 v4, 0x77, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2492
	v_or_b32_e32 v4, 0x77, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2500
	v_or_b32_e32 v4, 0x77, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2508
	v_or_b32_e32 v4, 0x77, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2524
	v_or_b32_e32 v4, 0x77, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3268
	v_or_b32_e32 v4, 0x77, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2540
	v_or_b32_e32 v4, 0x77, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3276
	v_or_b32_e32 v4, 0x78, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3340
	v_or_b32_e32 v4, 0xf8, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2908
	v_or_b32_e32 v4, 0x178, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2916
	v_or_b32_e32 v4, 0x1f8, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2788
	v_or_b32_e32 v4, 0x2078, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2924
	v_or_b32_e32 v4, 0x20f8, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2468
	v_or_b32_e32 v4, 0x2178, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2932
	v_or_b32_e32 v4, 0x21f8, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2452
	v_or_b32_e32 v4, 0x78, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2940
	v_or_b32_e32 v4, 0x78, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2436
	v_or_b32_e32 v4, 0x78, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2444
	v_or_b32_e32 v4, 0x78, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2428
	v_or_b32_e32 v4, 0x78, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2460
	v_or_b32_e32 v4, 0x78, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2420
	v_or_b32_e32 v4, 0x78, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2476
	v_or_b32_e32 v4, 0x78, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2412
	v_or_b32_e32 v4, 0x78, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2484
	v_or_b32_e32 v4, 0x78, v22
	scratch_store_dwordx2 off, v[4:5], off offset:2396
	v_or_b32_e32 v4, 0x78, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2404
	v_or_b32_e32 v4, 0x78, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3372
	v_or_b32_e32 v4, 0x79, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3412
	v_or_b32_e32 v4, 0xf9, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3388
	v_or_b32_e32 v4, 0x179, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3396
	v_or_b32_e32 v4, 0x1f9, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2796
	v_or_b32_e32 v4, 0x2079, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3404
	v_or_b32_e32 v4, 0x20f9, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2356
	v_or_b32_e32 v4, 0x2179, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2364
	v_or_b32_e32 v4, 0x21f9, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2340
	v_or_b32_e32 v4, 0x79, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2372
	v_or_b32_e32 v4, 0x79, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2332
	v_or_b32_e32 v4, 0x79, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2380
	v_or_b32_e32 v4, 0x79, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2316
	v_or_b32_e32 v4, 0x79, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2388
	v_or_b32_e32 v4, 0x79, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2300
	v_or_b32_e32 v4, 0x79, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2308
	v_or_b32_e32 v4, 0x79, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2292
	v_or_b32_e32 v4, 0x79, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2324
	v_or_b32_e32 v4, 0x79, v22
	scratch_store_dwordx2 off, v[4:5], off offset:2284
	v_or_b32_e32 v4, 0x79, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2348
	v_or_b32_e32 v4, 0x79, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3420
	v_or_b32_e32 v4, 0x7a, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3476
	v_or_b32_e32 v4, 0xfa, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2956
	v_or_b32_e32 v4, 0x17a, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2964
	v_or_b32_e32 v4, 0x1fa, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2972
	v_or_b32_e32 v4, 0x207a, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2980
	v_or_b32_e32 v4, 0x20fa, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2244
	v_or_b32_e32 v4, 0x217a, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2988
	v_or_b32_e32 v4, 0x21fa, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2228
	v_or_b32_e32 v4, 0x7a, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2996
	v_or_b32_e32 v4, 0x7a, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2212
	v_or_b32_e32 v4, 0x7a, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2220
	v_or_b32_e32 v4, 0x7a, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2204
	v_or_b32_e32 v4, 0x7a, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2236
	v_or_b32_e32 v4, 0x7a, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2252
	v_or_b32_e32 v4, 0x7a, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2260
	v_or_b32_e32 v4, 0x7a, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2268
	v_or_b32_e32 v4, 0x7a, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2276
	v_or_b32_e32 v4, 0x7a, v22
	scratch_store_dwordx2 off, v[4:5], off offset:2188
	v_or_b32_e32 v4, 0x7a, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2196
	v_or_b32_e32 v4, 0x7a, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3500
	v_or_b32_e32 v4, 0x7b, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3580
	v_or_b32_e32 v4, 0xfb, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3532
	v_or_b32_e32 v4, 0x17b, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3540
	v_or_b32_e32 v4, 0x1fb, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3548
	v_or_b32_e32 v4, 0x207b, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3556
	v_or_b32_e32 v4, 0x20fb, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2148
	v_or_b32_e32 v4, 0x217b, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2156
	v_or_b32_e32 v4, 0x21fb, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2132
	v_or_b32_e32 v4, 0x7b, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2164
	v_or_b32_e32 v4, 0x7b, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2124
	v_or_b32_e32 v4, 0x7b, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2172
	v_or_b32_e32 v4, 0x7b, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2092
	v_or_b32_e32 v4, 0x7b, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2180
	v_or_b32_e32 v4, 0x7b, v24
	scratch_store_dwordx2 off, v[4:5], off offset:2060
	v_or_b32_e32 v4, 0x7b, v42
	scratch_store_dwordx2 off, v[4:5], off offset:2084
	v_or_b32_e32 v4, 0x7b, v32
	scratch_store_dwordx2 off, v[4:5], off offset:2020
	v_or_b32_e32 v4, 0x7b, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2116
	v_or_b32_e32 v4, 0x7b, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3596
	v_or_b32_e32 v4, 0x7b, v46
	scratch_store_dwordx2 off, v[4:5], off offset:2140
	v_or_b32_e32 v4, 0x7b, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3612
	v_or_b32_e32 v4, 0x7c, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3628
	v_or_b32_e32 v4, 0xfc, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3204
	v_or_b32_e32 v4, 0x17c, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3212
	v_or_b32_e32 v4, 0x1fc, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3220
	v_or_b32_e32 v4, 0x207c, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3228
	v_or_b32_e32 v4, 0x20fc, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3236
	v_or_b32_e32 v4, 0x217c, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3252
	v_or_b32_e32 v4, 0x21fc, v0
	scratch_store_dwordx2 off, v[4:5], off offset:1972
	v_or_b32_e32 v4, 0x7c, v34
	scratch_store_dwordx2 off, v[4:5], off offset:3260
	v_or_b32_e32 v4, 0x7c, v16
	scratch_store_dwordx2 off, v[4:5], off offset:1956
	v_or_b32_e32 v4, 0x7c, v36
	scratch_store_dwordx2 off, v[4:5], off offset:1964
	v_or_b32_e32 v4, 0x7c, v18
	scratch_store_dwordx2 off, v[4:5], off offset:1948
	v_or_b32_e32 v4, 0x7c, v40
	scratch_store_dwordx2 off, v[4:5], off offset:1980
	v_or_b32_e32 v4, 0x7c, v24
	scratch_store_dwordx2 off, v[4:5], off offset:1940
	v_or_b32_e32 v4, 0x7c, v42
	scratch_store_dwordx2 off, v[4:5], off offset:1996
	v_or_b32_e32 v4, 0x7c, v32
	scratch_store_dwordx2 off, v[4:5], off offset:1932
	v_or_b32_e32 v4, 0x7c, v44
	scratch_store_dwordx2 off, v[4:5], off offset:2012
	v_or_b32_e32 v4, 0x7c, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3636
	v_or_b32_e32 v4, 0x7c, v46
	scratch_store_dwordx2 off, v[4:5], off offset:1924
	v_or_b32_e32 v4, 0x7c, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3644
	v_or_b32_e32 v4, 0x7d, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3652
	v_or_b32_e32 v4, 0xfd, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3308
	v_or_b32_e32 v4, 0x17d, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3316
	v_or_b32_e32 v4, 0x1fd, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2900
	v_or_b32_e32 v4, 0x207d, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3332
	v_or_b32_e32 v4, 0x20fd, v0
	scratch_store_dwordx2 off, v[4:5], off offset:1836
	v_or_b32_e32 v4, 0x217d, v0
	scratch_store_dwordx2 off, v[4:5], off offset:1868
	v_or_b32_e32 v4, 0x21fd, v0
	scratch_store_dwordx2 off, v[4:5], off offset:1860
	v_or_b32_e32 v4, 0x7d, v34
	scratch_store_dwordx2 off, v[4:5], off offset:1884
	v_or_b32_e32 v4, 0x7d, v16
	scratch_store_dwordx2 off, v[4:5], off offset:1900
	v_or_b32_e32 v4, 0x7d, v36
	scratch_store_dwordx2 off, v[4:5], off offset:1876
	v_or_b32_e32 v4, 0x7d, v18
	scratch_store_dwordx2 off, v[4:5], off offset:1908
	v_or_b32_e32 v4, 0x7d, v40
	scratch_store_dwordx2 off, v[4:5], off offset:1916
	v_or_b32_e32 v4, 0x7d, v24
	scratch_store_dwordx2 off, v[4:5], off offset:1820
	v_or_b32_e32 v4, 0x7d, v42
	scratch_store_dwordx2 off, v[4:5], off offset:1828
	v_or_b32_e32 v4, 0x7d, v32
	scratch_store_dwordx2 off, v[4:5], off offset:1844
	v_or_b32_e32 v4, 0x7d, v44
	scratch_store_dwordx2 off, v[4:5], off offset:1852
	v_or_b32_e32 v4, 0x7d, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3660
	v_or_b32_e32 v4, 0x7d, v46
	scratch_store_dwordx2 off, v[4:5], off offset:1892
	v_or_b32_e32 v4, 0x7d, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3668
	v_or_b32_e32 v4, 0x7e, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3708
	v_or_b32_e32 v4, 0xfe, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3428
	v_or_b32_e32 v4, 0x17e, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3436
	v_or_b32_e32 v4, 0x1fe, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2948
	v_or_b32_e32 v4, 0x207e, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3452
	v_or_b32_e32 v4, 0x20fe, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3284
	v_or_b32_e32 v4, 0x217e, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3292
	v_or_b32_e32 v4, 0x21fe, v0
	scratch_store_dwordx2 off, v[4:5], off offset:1988
	v_or_b32_e32 v4, 0x7e, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2004
	v_or_b32_e32 v4, 0x7e, v16
	scratch_store_dwordx2 off, v[4:5], off offset:1700
	v_or_b32_e32 v4, 0x7e, v36
	scratch_store_dwordx2 off, v[4:5], off offset:1708
	v_or_b32_e32 v4, 0x7e, v18
	scratch_store_dwordx2 off, v[4:5], off offset:1716
	v_or_b32_e32 v4, 0x7e, v40
	scratch_store_dwordx2 off, v[4:5], off offset:1724
	v_or_b32_e32 v4, 0x7e, v24
	scratch_store_dwordx2 off, v[4:5], off offset:1732
	v_or_b32_e32 v4, 0x7e, v42
	scratch_store_dwordx2 off, v[4:5], off offset:1748
	v_or_b32_e32 v4, 0x7e, v32
	scratch_store_dwordx2 off, v[4:5], off offset:1740
	v_or_b32_e32 v4, 0x7e, v44
	scratch_store_dwordx2 off, v[4:5], off offset:1756
	v_or_b32_e32 v4, 0x7e, v22
	scratch_store_dwordx2 off, v[4:5], off offset:3756
	v_or_b32_e32 v4, 0x7e, v46
	scratch_store_dwordx2 off, v[4:5], off offset:1764
	v_or_b32_e32 v4, 0x7e, v26
	scratch_store_dwordx2 off, v[4:5], off offset:3772
	v_or_b32_e32 v4, 0x7f, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3804
	v_or_b32_e32 v4, 0xff, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3116
	v_or_b32_e32 v4, 0x17f, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3140
	v_or_b32_e32 v4, 0x1ff, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3156
	v_or_b32_e32 v4, 0x207f, v0
	scratch_store_dwordx2 off, v[4:5], off offset:3164
	v_or_b32_e32 v4, 0x20ff, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2052
	v_or_b32_e32 v4, 0x217f, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2036
	v_or_b32_e32 v4, 0x21ff, v0
	scratch_store_dwordx2 off, v[4:5], off offset:2100
	v_or_b32_e32 v4, 0x7f, v34
	scratch_store_dwordx2 off, v[4:5], off offset:2028
	v_or_b32_e32 v4, 0x7f, v16
	scratch_store_dwordx2 off, v[4:5], off offset:2044
	v_or_b32_e32 v4, 0x7f, v36
	scratch_store_dwordx2 off, v[4:5], off offset:2068
	v_or_b32_e32 v4, 0x7f, v18
	scratch_store_dwordx2 off, v[4:5], off offset:2076
	v_or_b32_e32 v4, 0x7f, v40
	scratch_store_dwordx2 off, v[4:5], off offset:2108
	v_or_b32_e32 v4, 0x7f, v24
	scratch_store_dwordx2 off, v[4:5], off offset:1772
	v_or_b32_e32 v4, 0x7f, v42
	scratch_store_dwordx2 off, v[4:5], off offset:1780
	v_or_b32_e32 v4, 0x7f, v32
	v_lshl_add_u64 v[2:3], v[2:3], 0, s[2:3]
	scratch_store_dwordx2 off, v[4:5], off offset:1788
	v_or_b32_e32 v4, 0x7f, v44
	v_mov_b32_e32 v38, 0
	v_accvgpr_write_b32 a133, v3
	scratch_store_dwordx2 off, v[4:5], off offset:1796
	v_or_b32_e32 v4, 0x7f, v22
	v_accvgpr_write_b32 a132, v2
	v_mov_b32_e32 v3, v38
	scratch_store_dwordx2 off, v[4:5], off offset:1804
	v_or_b32_e32 v4, 0x7f, v46
	v_mov_b32_e32 v2, v38
	v_accvgpr_write_b32 a159, v3
	v_accvgpr_write_b32 a91, v3
	scratch_store_dwordx2 off, v[4:5], off offset:1812
	v_or_b32_e32 v4, 0x7f, v26
	s_movk_i32 s4, 0x130c
	v_accvgpr_write_b32 a158, v2
	v_accvgpr_write_b32 a90, v2
	v_lshlrev_b32_e32 v2, 2, v1
	scratch_store_dwordx2 off, v[4:5], s4
	v_or_b32_e32 v0, 0x18e, v0
	s_movk_i32 s4, 0x3ef4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 1, v2
	s_movk_i32 s4, 0x43f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v2
	s_movk_i32 s4, 0x43fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v2
	s_movk_i32 s4, 0x43ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x100, v2
	s_movk_i32 s4, 0x43ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x101, v2
	s_movk_i32 s4, 0x4394
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x102, v2
	s_movk_i32 s4, 0x43b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x103, v2
	s_movk_i32 s4, 0x439c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x200, v2
	s_movk_i32 s4, 0x4374
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x201, v2
	s_movk_i32 s4, 0x43a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x202, v2
	s_movk_i32 s4, 0x4384
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x203, v2
	s_movk_i32 s4, 0x438c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x300, v2
	s_movk_i32 s4, 0x4354
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x301, v2
	s_movk_i32 s4, 0x4364
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x302, v2
	s_movk_i32 s4, 0x436c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x303, v2
	s_movk_i32 s4, 0x437c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x400, v2
	s_movk_i32 s4, 0x433c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x401, v2
	s_movk_i32 s4, 0x435c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x402, v2
	s_movk_i32 s4, 0x4344
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x403, v2
	s_movk_i32 s4, 0x434c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x500, v2
	s_movk_i32 s4, 0x4314
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x501, v2
	s_movk_i32 s4, 0x4324
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x502, v2
	s_movk_i32 s4, 0x432c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x503, v2
	s_movk_i32 s4, 0x4334
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x600, v2
	s_movk_i32 s4, 0x42fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x601, v2
	s_movk_i32 s4, 0x431c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x602, v2
	s_movk_i32 s4, 0x4304
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x603, v2
	s_movk_i32 s4, 0x430c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x700, v2
	s_movk_i32 s4, 0x42dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x701, v2
	s_movk_i32 s4, 0x42e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x702, v2
	s_movk_i32 s4, 0x42ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x703, v2
	s_movk_i32 s4, 0x42f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x800, v2
	s_movk_i32 s4, 0x42b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x801, v2
	s_movk_i32 s4, 0x42d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x802, v2
	s_movk_i32 s4, 0x42c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x803, v2
	s_movk_i32 s4, 0x42cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x900, v2
	s_movk_i32 s4, 0x4294
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x901, v2
	s_movk_i32 s4, 0x42a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x902, v2
	s_movk_i32 s4, 0x42ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x903, v2
	s_movk_i32 s4, 0x42bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xa00, v2
	s_movk_i32 s4, 0x4274
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xa01, v2
	s_movk_i32 s4, 0x429c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xa02, v2
	s_movk_i32 s4, 0x4284
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xa03, v2
	s_movk_i32 s4, 0x428c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xb00, v2
	s_movk_i32 s4, 0x425c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xb01, v2
	s_movk_i32 s4, 0x4264
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xb02, v2
	s_movk_i32 s4, 0x426c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xb03, v2
	s_movk_i32 s4, 0x427c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xc00, v2
	s_movk_i32 s4, 0x4214
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xc01, v2
	s_movk_i32 s4, 0x4254
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xc02, v2
	s_movk_i32 s4, 0x421c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xc03, v2
	s_movk_i32 s4, 0x4224
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xd00, v2
	s_movk_i32 s4, 0x41f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xd01, v2
	s_movk_i32 s4, 0x41fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xd02, v2
	s_movk_i32 s4, 0x4204
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xd03, v2
	s_movk_i32 s4, 0x420c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xe00, v2
	s_movk_i32 s4, 0x41d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xe01, v2
	s_movk_i32 s4, 0x41ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xe02, v2
	s_movk_i32 s4, 0x41dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xe03, v2
	s_movk_i32 s4, 0x41e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xf00, v2
	s_movk_i32 s4, 0x41b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xf01, v2
	s_movk_i32 s4, 0x41bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xf02, v2
	s_movk_i32 s4, 0x41c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0xf03, v2
	s_movk_i32 s4, 0x41cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1000, v2
	s_movk_i32 s4, 0x4194
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1001, v2
	s_movk_i32 s4, 0x41ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1002, v2
	s_movk_i32 s4, 0x419c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1003, v2
	s_movk_i32 s4, 0x41a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1100, v2
	s_movk_i32 s4, 0x4174
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1101, v2
	s_movk_i32 s4, 0x417c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1102, v2
	s_movk_i32 s4, 0x4184
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1103, v2
	s_movk_i32 s4, 0x418c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1200, v2
	s_movk_i32 s4, 0x406c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1201, v2
	s_movk_i32 s4, 0x416c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1202, v2
	s_movk_i32 s4, 0x4074
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1203, v2
	s_movk_i32 s4, 0x407c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1300, v2
	s_movk_i32 s4, 0x4034
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1301, v2
	s_movk_i32 s4, 0x403c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1302, v2
	s_movk_i32 s4, 0x4044
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1303, v2
	s_movk_i32 s4, 0x4064
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1400, v2
	s_movk_i32 s4, 0x4014
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1401, v2
	s_movk_i32 s4, 0x402c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1402, v2
	s_movk_i32 s4, 0x401c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1403, v2
	s_movk_i32 s4, 0x4024
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1500, v2
	s_movk_i32 s4, 0x3fec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1501, v2
	s_movk_i32 s4, 0x3ffc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1502, v2
	s_movk_i32 s4, 0x4004
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1503, v2
	s_movk_i32 s4, 0x400c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1600, v2
	s_movk_i32 s4, 0x3fd4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1601, v2
	s_movk_i32 s4, 0x3ff4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1602, v2
	s_movk_i32 s4, 0x3fdc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1603, v2
	s_movk_i32 s4, 0x3fe4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1700, v2
	s_movk_i32 s4, 0x3fac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1701, v2
	s_movk_i32 s4, 0x3fbc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1702, v2
	s_movk_i32 s4, 0x3fc4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1703, v2
	s_movk_i32 s4, 0x3fcc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1800, v2
	s_movk_i32 s4, 0x3f94
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1801, v2
	s_movk_i32 s4, 0x3fb4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1802, v2
	s_movk_i32 s4, 0x3f9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1803, v2
	s_movk_i32 s4, 0x3fa4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1900, v2
	s_movk_i32 s4, 0x3f54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1901, v2
	s_movk_i32 s4, 0x3f5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1902, v2
	s_movk_i32 s4, 0x3f64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1903, v2
	s_movk_i32 s4, 0x3f6c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1a00, v2
	s_movk_i32 s4, 0x3f2c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1a01, v2
	s_movk_i32 s4, 0x3f4c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1a02, v2
	s_movk_i32 s4, 0x3f3c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1a03, v2
	s_movk_i32 s4, 0x3f44
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1b00, v2
	s_movk_i32 s4, 0x3edc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1b01, v2
	s_movk_i32 s4, 0x3ee4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1b02, v2
	s_movk_i32 s4, 0x3eec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1b03, v2
	s_movk_i32 s4, 0x3f34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1c00, v2
	s_movk_i32 s4, 0x3e7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1c01, v2
	s_movk_i32 s4, 0x3ed4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1c02, v2
	s_movk_i32 s4, 0x3e84
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1c03, v2
	s_movk_i32 s4, 0x3e8c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1d00, v2
	s_movk_i32 s4, 0x3ddc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1d01, v2
	s_movk_i32 s4, 0x3de4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1d02, v2
	s_movk_i32 s4, 0x3dec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1d03, v2
	s_movk_i32 s4, 0x3e74
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1e00, v2
	s_movk_i32 s4, 0x3d7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1e01, v2
	s_movk_i32 s4, 0x3dd4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1e02, v2
	s_movk_i32 s4, 0x3d94
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1e03, v2
	s_movk_i32 s4, 0x3d9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1f00, v2
	s_movk_i32 s4, 0x3d44
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1f01, v2
	s_movk_i32 s4, 0x3d54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1f02, v2
	s_movk_i32 s4, 0x3d5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x1f03, v2
	s_movk_i32 s4, 0x3d64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2000, v2
	s_movk_i32 s4, 0x3cd4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2001, v2
	s_movk_i32 s4, 0x3cfc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2002, v2
	s_movk_i32 s4, 0x3cdc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2003, v2
	s_movk_i32 s4, 0x3ce4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2100, v2
	s_movk_i32 s4, 0x3c74
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2101, v2
	s_movk_i32 s4, 0x3c7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2102, v2
	s_movk_i32 s4, 0x3c84
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2103, v2
	s_movk_i32 s4, 0x3cc4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2200, v2
	s_movk_i32 s4, 0x24e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2201, v2
	s_movk_i32 s4, 0x2504
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2202, v2
	s_movk_i32 s4, 0x24f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2203, v2
	s_movk_i32 s4, 0x24fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2300, v2
	s_movk_i32 s4, 0x24a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2301, v2
	s_movk_i32 s4, 0x24ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2302, v2
	s_movk_i32 s4, 0x24b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2303, v2
	s_movk_i32 s4, 0x24c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2400, v2
	s_movk_i32 s4, 0x246c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2401, v2
	s_movk_i32 s4, 0x2484
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2402, v2
	s_movk_i32 s4, 0x2474
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2403, v2
	s_movk_i32 s4, 0x247c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2500, v2
	s_movk_i32 s4, 0x244c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2501, v2
	s_movk_i32 s4, 0x2454
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2502, v2
	s_movk_i32 s4, 0x245c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2503, v2
	s_movk_i32 s4, 0x2464
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2600, v2
	s_movk_i32 s4, 0x242c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2601, v2
	s_movk_i32 s4, 0x2444
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2602, v2
	s_movk_i32 s4, 0x2434
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2603, v2
	s_movk_i32 s4, 0x243c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2700, v2
	s_movk_i32 s4, 0x250c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2701, v2
	s_movk_i32 s4, 0x2514
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2702, v2
	s_movk_i32 s4, 0x251c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2703, v2
	s_movk_i32 s4, 0x2424
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2800, v2
	s_movk_i32 s4, 0x572c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2801, v2
	s_movk_i32 s4, 0x573c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2802, v2
	s_movk_i32 s4, 0x5734
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2803, v2
	s_movk_i32 s4, 0x5744
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2900, v2
	s_movk_i32 s4, 0x570c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2901, v2
	s_movk_i32 s4, 0x5714
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2902, v2
	s_movk_i32 s4, 0x571c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2903, v2
	s_movk_i32 s4, 0x5724
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2a00, v2
	s_movk_i32 s4, 0x56ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2a01, v2
	s_movk_i32 s4, 0x56fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2a02, v2
	s_movk_i32 s4, 0x56f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2a03, v2
	s_movk_i32 s4, 0x5704
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2b00, v2
	s_movk_i32 s4, 0x56cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2b01, v2
	s_movk_i32 s4, 0x56d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2b02, v2
	s_movk_i32 s4, 0x56dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2b03, v2
	s_movk_i32 s4, 0x56e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2c00, v2
	s_movk_i32 s4, 0x56ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2c01, v2
	s_movk_i32 s4, 0x56bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2c02, v2
	s_movk_i32 s4, 0x56b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2c03, v2
	s_movk_i32 s4, 0x56c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2d00, v2
	s_movk_i32 s4, 0x568c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2d01, v2
	s_movk_i32 s4, 0x5694
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2d02, v2
	s_movk_i32 s4, 0x569c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2d03, v2
	s_movk_i32 s4, 0x56a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2e00, v2
	s_movk_i32 s4, 0x566c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2e01, v2
	s_movk_i32 s4, 0x567c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2e02, v2
	s_movk_i32 s4, 0x5674
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2e03, v2
	s_movk_i32 s4, 0x5684
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2f00, v2
	s_movk_i32 s4, 0x564c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2f01, v2
	s_movk_i32 s4, 0x5654
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2f02, v2
	s_movk_i32 s4, 0x565c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x2f03, v2
	s_movk_i32 s4, 0x5664
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3000, v2
	s_movk_i32 s4, 0x562c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3001, v2
	s_movk_i32 s4, 0x563c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3002, v2
	s_movk_i32 s4, 0x5634
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3003, v2
	s_movk_i32 s4, 0x5644
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3100, v2
	s_movk_i32 s4, 0x560c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3101, v2
	s_movk_i32 s4, 0x5614
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3102, v2
	s_movk_i32 s4, 0x561c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3103, v2
	s_movk_i32 s4, 0x5624
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3200, v2
	s_movk_i32 s4, 0x55fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3201, v2
	s_movk_i32 s4, 0x5604
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3202, v2
	s_movk_i32 s4, 0x55e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3203, v2
	s_movk_i32 s4, 0x55ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3300, v2
	s_movk_i32 s4, 0x3c3c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3301, v2
	s_movk_i32 s4, 0x3c44
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3302, v2
	s_movk_i32 s4, 0x3c4c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3303, v2
	s_movk_i32 s4, 0x3c54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3400, v2
	s_movk_i32 s4, 0x3c5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3401, v2
	s_movk_i32 s4, 0x3c64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3402, v2
	s_movk_i32 s4, 0x3bfc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3403, v2
	s_movk_i32 s4, 0x3c6c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3500, v2
	s_movk_i32 s4, 0x3bb4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3501, v2
	s_movk_i32 s4, 0x3bcc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3502, v2
	s_movk_i32 s4, 0x3bd4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3503, v2
	s_movk_i32 s4, 0x3be4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3600, v2
	s_movk_i32 s4, 0x3b84
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3601, v2
	s_movk_i32 s4, 0x3b94
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3602, v2
	s_movk_i32 s4, 0x3b8c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3603, v2
	s_movk_i32 s4, 0x3b9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3700, v2
	s_movk_i32 s4, 0x3b5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3701, v2
	s_movk_i32 s4, 0x3b6c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3702, v2
	s_movk_i32 s4, 0x3b74
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3703, v2
	s_movk_i32 s4, 0x3b7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3800, v2
	s_movk_i32 s4, 0x3b24
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3801, v2
	s_movk_i32 s4, 0x3b34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3802, v2
	s_movk_i32 s4, 0x3b2c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3803, v2
	s_movk_i32 s4, 0x3b3c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3900, v2
	s_movk_i32 s4, 0x3b04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3901, v2
	s_movk_i32 s4, 0x3b0c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3902, v2
	s_movk_i32 s4, 0x3b14
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3903, v2
	s_movk_i32 s4, 0x3b1c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3a00, v2
	s_movk_i32 s4, 0x3ae4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3a01, v2
	s_movk_i32 s4, 0x3af4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3a02, v2
	s_movk_i32 s4, 0x3aec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3a03, v2
	s_movk_i32 s4, 0x3afc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3b00, v2
	s_movk_i32 s4, 0x3ac4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3b01, v2
	s_movk_i32 s4, 0x3acc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3b02, v2
	s_movk_i32 s4, 0x3ad4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3b03, v2
	s_movk_i32 s4, 0x3adc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3c00, v2
	s_movk_i32 s4, 0x3a9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3c01, v2
	s_movk_i32 s4, 0x3aac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3c02, v2
	s_movk_i32 s4, 0x3aa4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3c03, v2
	s_movk_i32 s4, 0x3ab4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3d00, v2
	s_movk_i32 s4, 0x3d04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3d01, v2
	s_movk_i32 s4, 0x3c24
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3d02, v2
	s_movk_i32 s4, 0x3c34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3d03, v2
	s_movk_i32 s4, 0x3c2c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3e00, v2
	s_movk_i32 s4, 0x239c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3e01, v2
	s_movk_i32 s4, 0x23b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3e02, v2
	s_movk_i32 s4, 0x23a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3e03, v2
	s_movk_i32 s4, 0x23ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3f00, v2
	s_movk_i32 s4, 0x2384
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3f01, v2
	s_movk_i32 s4, 0x238c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3f02, v2
	s_movk_i32 s4, 0x2394
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x3f03, v2
	s_movk_i32 s4, 0x2414
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4000, v2
	s_movk_i32 s4, 0x240c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4001, v2
	s_movk_i32 s4, 0x25b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4002, v2
	s_movk_i32 s4, 0x25a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4003, v2
	s_movk_i32 s4, 0x25ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4100, v2
	s_movk_i32 s4, 0x2584
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4101, v2
	s_movk_i32 s4, 0x258c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4102, v2
	s_movk_i32 s4, 0x2594
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4103, v2
	s_movk_i32 s4, 0x259c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4200, v2
	s_movk_i32 s4, 0x2564
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4201, v2
	s_movk_i32 s4, 0x257c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4202, v2
	s_movk_i32 s4, 0x256c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4203, v2
	s_movk_i32 s4, 0x2574
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4300, v2
	s_movk_i32 s4, 0x2544
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4301, v2
	s_movk_i32 s4, 0x254c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4302, v2
	s_movk_i32 s4, 0x2554
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4303, v2
	s_movk_i32 s4, 0x255c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4400, v2
	s_movk_i32 s4, 0x2524
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4401, v2
	s_movk_i32 s4, 0x253c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4402, v2
	s_movk_i32 s4, 0x252c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4403, v2
	s_movk_i32 s4, 0x2534
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4500, v2
	s_movk_i32 s4, 0x24cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4501, v2
	s_movk_i32 s4, 0x24d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4502, v2
	s_movk_i32 s4, 0x24dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4503, v2
	s_movk_i32 s4, 0x24ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4600, v2
	s_movk_i32 s4, 0x248c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4601, v2
	s_movk_i32 s4, 0x24bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4602, v2
	s_movk_i32 s4, 0x2494
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4603, v2
	s_movk_i32 s4, 0x249c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4700, v2
	s_movk_i32 s4, 0x5944
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4701, v2
	s_movk_i32 s4, 0x594c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4702, v2
	s_movk_i32 s4, 0x5954
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4703, v2
	s_movk_i32 s4, 0x595c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4800, v2
	s_movk_i32 s4, 0x590c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4801, v2
	s_movk_i32 s4, 0x5924
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4802, v2
	s_movk_i32 s4, 0x5914
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4803, v2
	s_movk_i32 s4, 0x592c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4900, v2
	s_movk_i32 s4, 0x58b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4901, v2
	s_movk_i32 s4, 0x58bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4902, v2
	s_movk_i32 s4, 0x58cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4903, v2
	s_movk_i32 s4, 0x58d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4a00, v2
	s_movk_i32 s4, 0x588c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4a01, v2
	s_movk_i32 s4, 0x589c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4a02, v2
	s_movk_i32 s4, 0x5894
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4a03, v2
	s_movk_i32 s4, 0x58a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4b00, v2
	s_movk_i32 s4, 0x598c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4b01, v2
	s_movk_i32 s4, 0x5994
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4b02, v2
	s_movk_i32 s4, 0x5974
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4b03, v2
	s_movk_i32 s4, 0x597c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4c00, v2
	s_movk_i32 s4, 0x59ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4c01, v2
	s_movk_i32 s4, 0x59b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4c02, v2
	s_movk_i32 s4, 0x59c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4c03, v2
	s_movk_i32 s4, 0x59cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4d00, v2
	s_movk_i32 s4, 0x59ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4d01, v2
	s_movk_i32 s4, 0x59f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4d02, v2
	s_movk_i32 s4, 0x59fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4d03, v2
	s_movk_i32 s4, 0x5a04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4e00, v2
	s_movk_i32 s4, 0x5a2c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4e01, v2
	s_movk_i32 s4, 0x5a34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4e02, v2
	s_movk_i32 s4, 0x5a3c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4e03, v2
	s_movk_i32 s4, 0x5a44
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4f00, v2
	s_movk_i32 s4, 0x5a64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4f01, v2
	s_movk_i32 s4, 0x5a74
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4f02, v2
	s_movk_i32 s4, 0x5a7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x4f03, v2
	s_movk_i32 s4, 0x5a84
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5000, v2
	s_movk_i32 s4, 0x5aec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5001, v2
	s_movk_i32 s4, 0x5b04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5002, v2
	s_movk_i32 s4, 0x5b34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5003, v2
	s_movk_i32 s4, 0x5b54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5100, v2
	s_movk_i32 s4, 0x5c8c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5101, v2
	s_movk_i32 s4, 0x5c9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5102, v2
	s_movk_i32 s4, 0x5cac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5103, v2
	s_movk_i32 s4, 0x5cbc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5200, v2
	s_movk_i32 s4, 0x5dec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5201, v2
	s_movk_i32 s4, 0x5df4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5202, v2
	s_movk_i32 s4, 0x5e1c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5203, v2
	s_movk_i32 s4, 0x5e24
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5300, v2
	s_movk_i32 s4, 0x66c0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5301, v2
	s_movk_i32 s4, 0x66c8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5302, v2
	s_movk_i32 s4, 0x66d8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5303, v2
	s_movk_i32 s4, 0x66d0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5400, v2
	s_movk_i32 s4, 0x6600
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5401, v2
	s_movk_i32 s4, 0x6620
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5402, v2
	s_movk_i32 s4, 0x6618
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5403, v2
	s_movk_i32 s4, 0x66b0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5500, v2
	s_movk_i32 s4, 0x65f0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5501, v2
	s_movk_i32 s4, 0x65f8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5502, v2
	s_movk_i32 s4, 0x6688
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5503, v2
	s_movk_i32 s4, 0x6610
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5600, v2
	s_movk_i32 s4, 0x6668
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5601, v2
	s_movk_i32 s4, 0x66a8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5602, v2
	s_movk_i32 s4, 0x6608
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5603, v2
	s_movk_i32 s4, 0x66b8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5700, v2
	s_movk_i32 s4, 0x6300
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5701, v2
	s_movk_i32 s4, 0x6308
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5702, v2
	s_movk_i32 s4, 0x6648
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5703, v2
	s_movk_i32 s4, 0x66a0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5800, v2
	s_movk_i32 s4, 0x65e0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5801, v2
	s_movk_i32 s4, 0x62f0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5802, v2
	s_movk_i32 s4, 0x65e8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5803, v2
	s_movk_i32 s4, 0x62f8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5900, v2
	s_movk_i32 s4, 0x62d0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5901, v2
	s_movk_i32 s4, 0x62d8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5902, v2
	s_movk_i32 s4, 0x62e0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5903, v2
	s_movk_i32 s4, 0x62e8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5a00, v2
	s_movk_i32 s4, 0x413c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5a01, v2
	s_movk_i32 s4, 0x414c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5a02, v2
	s_movk_i32 s4, 0x4154
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5a03, v2
	s_movk_i32 s4, 0x4164
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5b00, v2
	s_movk_i32 s4, 0x4124
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5b01, v2
	s_movk_i32 s4, 0x4134
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5b02, v2
	s_movk_i32 s4, 0x4144
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5b03, v2
	s_movk_i32 s4, 0x415c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5c00, v2
	s_movk_i32 s4, 0x4104
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5c01, v2
	s_movk_i32 s4, 0x4114
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5c02, v2
	s_movk_i32 s4, 0x411c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5c03, v2
	s_movk_i32 s4, 0x412c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5d00, v2
	s_movk_i32 s4, 0x40ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5d01, v2
	s_movk_i32 s4, 0x40f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5d02, v2
	s_movk_i32 s4, 0x40fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5d03, v2
	s_movk_i32 s4, 0x410c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5e00, v2
	s_movk_i32 s4, 0x40cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5e01, v2
	s_movk_i32 s4, 0x40dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5e02, v2
	s_movk_i32 s4, 0x40d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5e03, v2
	s_movk_i32 s4, 0x40e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5f00, v2
	s_movk_i32 s4, 0x409c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5f01, v2
	s_movk_i32 s4, 0x40ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5f02, v2
	s_movk_i32 s4, 0x40b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x5f03, v2
	s_movk_i32 s4, 0x40bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6000, v2
	s_movk_i32 s4, 0x4084
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6001, v2
	s_movk_i32 s4, 0x408c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6002, v2
	s_movk_i32 s4, 0x4094
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6003, v2
	s_movk_i32 s4, 0x40a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6100, v2
	s_movk_i32 s4, 0x404c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6101, v2
	s_movk_i32 s4, 0x4054
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6102, v2
	s_movk_i32 s4, 0x405c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 1, v44
	s_movk_i32 s4, 0x68a8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 1, v22
	s_movk_i32 s4, 0x30ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v26
	s_movk_i32 s4, 0x3dac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v46
	s_movk_i32 s4, 0x6498
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v22
	s_movk_i32 s4, 0x3da4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v44
	s_movk_i32 s4, 0x6670
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v32
	s_movk_i32 s4, 0x3dcc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v42
	s_movk_i32 s4, 0x64a0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v24
	s_movk_i32 s4, 0x3dc4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v40
	s_movk_i32 s4, 0x64a8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v18
	s_movk_i32 s4, 0x3dbc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v36
	s_movk_i32 s4, 0x64b0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v16
	s_movk_i32 s4, 0x3db4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 12, v34
	s_movk_i32 s4, 0x64b8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 1, v46
	s_movk_i32 s4, 0x68b0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 1, v26
	s_movk_i32 s4, 0x30d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v34
	s_movk_i32 s4, 0x68b8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v16
	s_movk_i32 s4, 0x3004
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v36
	s_movk_i32 s4, 0x68c0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v18
	s_movk_i32 s4, 0x300c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v40
	s_movk_i32 s4, 0x68c8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v24
	s_movk_i32 s4, 0x301c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v26
	s_movk_i32 s4, 0x3e1c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v46
	s_movk_i32 s4, 0x6678
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v22
	s_movk_i32 s4, 0x3e14
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v44
	s_movk_i32 s4, 0x64c0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v32
	s_movk_i32 s4, 0x3e0c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v42
	s_movk_i32 s4, 0x6578
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v24
	s_movk_i32 s4, 0x3e04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v40
	s_movk_i32 s4, 0x6580
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v18
	s_movk_i32 s4, 0x3dfc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v36
	s_movk_i32 s4, 0x6628
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v16
	s_movk_i32 s4, 0x3df4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 11, v34
	s_movk_i32 s4, 0x64c8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v42
	s_movk_i32 s4, 0x68d0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v32
	s_movk_i32 s4, 0x304c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v44
	s_movk_i32 s4, 0x68d8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v22
	s_movk_i32 s4, 0x305c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v46
	s_movk_i32 s4, 0x68e0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 2, v26
	s_movk_i32 s4, 0x306c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v34
	s_movk_i32 s4, 0x68e8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v16
	s_movk_i32 s4, 0x2f74
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v26
	s_movk_i32 s4, 0x3e4c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v46
	s_movk_i32 s4, 0x64d0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v22
	s_movk_i32 s4, 0x3e44
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v44
	s_movk_i32 s4, 0x64d8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v32
	s_movk_i32 s4, 0x3e3c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v42
	s_movk_i32 s4, 0x64e0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v24
	s_movk_i32 s4, 0x3e34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v40
	s_movk_i32 s4, 0x64f0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v18
	s_movk_i32 s4, 0x3e2c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v36
	s_movk_i32 s4, 0x64e8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v16
	s_movk_i32 s4, 0x3e24
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 10, v34
	s_movk_i32 s4, 0x6630
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v36
	s_movk_i32 s4, 0x68f0
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v18
	s_movk_i32 s4, 0x2f7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v40
	s_movk_i32 s4, 0x68f8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v24
	s_movk_i32 s4, 0x2f84
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v42
	s_movk_i32 s4, 0x6900
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v32
	s_movk_i32 s4, 0x2f8c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v44
	s_movk_i32 s4, 0x6908
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v22
	s_movk_i32 s4, 0x2f94
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v26
	s_movk_i32 s4, 0x3e6c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v46
	s_movk_i32 s4, 0x6638
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v22
	s_movk_i32 s4, 0x3e64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v44
	s_movk_i32 s4, 0x64f8
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v32
	s_movk_i32 s4, 0x3e5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v42
	s_movk_i32 s4, 0x6500
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v24
	s_movk_i32 s4, 0x3e54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v40
	s_movk_i32 s4, 0x6650
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v18
	s_movk_i32 s4, 0x3e94
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v36
	s_movk_i32 s4, 0x6640
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v16
	s_movk_i32 s4, 0x3e9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 9, v34
	s_movk_i32 s4, 0x6658
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v46
	s_movk_i32 s4, 0x6910
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 3, v26
	s_movk_i32 s4, 0x2fa4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v34
	s_movk_i32 s4, 0x6918
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v16
	s_movk_i32 s4, 0x2f44
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v36
	s_movk_i32 s4, 0x6920
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v18
	s_movk_i32 s4, 0x2f54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v40
	s_movk_i32 s4, 0x6928
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v24
	s_movk_i32 s4, 0x2f5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v26
	s_movk_i32 s4, 0x3eac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v46
	s_movk_i32 s4, 0x6508
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v22
	s_movk_i32 s4, 0x3ea4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v44
	s_movk_i32 s4, 0x6660
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v32
	s_movk_i32 s4, 0x3ecc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v42
	s_movk_i32 s4, 0x6510
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v24
	s_movk_i32 s4, 0x3ec4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v40
	s_movk_i32 s4, 0x6518
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v18
	s_movk_i32 s4, 0x3ebc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v36
	s_movk_i32 s4, 0x6520
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v16
	s_movk_i32 s4, 0x3eb4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 8, v34
	s_movk_i32 s4, 0x6530
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v42
	s_movk_i32 s4, 0x6930
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v32
	s_movk_i32 s4, 0x2f64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v44
	s_movk_i32 s4, 0x6938
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v22
	s_movk_i32 s4, 0x2f3c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v46
	s_movk_i32 s4, 0x6940
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 4, v26
	s_movk_i32 s4, 0x2f4c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v34
	s_movk_i32 s4, 0x6948
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v16
	s_movk_i32 s4, 0x2f2c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v26
	s_movk_i32 s4, 0x3f24
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v46
	s_movk_i32 s4, 0x6528
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v22
	s_movk_i32 s4, 0x3f1c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v44
	s_movk_i32 s4, 0x6538
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v32
	s_movk_i32 s4, 0x3f14
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v42
	s_movk_i32 s4, 0x6540
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v24
	s_movk_i32 s4, 0x3f0c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v40
	s_movk_i32 s4, 0x6548
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v18
	s_movk_i32 s4, 0x3f04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v36
	s_movk_i32 s4, 0x6550
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v16
	s_movk_i32 s4, 0x3efc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 7, v34
	s_movk_i32 s4, 0x6558
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v36
	s_movk_i32 s4, 0x6950
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v18
	s_movk_i32 s4, 0x2f34
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v40
	s_movk_i32 s4, 0x6958
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v24
	s_movk_i32 s4, 0x2ed4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v42
	s_movk_i32 s4, 0x6960
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v32
	s_movk_i32 s4, 0x2eec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v44
	s_movk_i32 s4, 0x6968
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v26
	s_movk_i32 s4, 0x3f8c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v46
	s_movk_i32 s4, 0x6570
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v22
	s_movk_i32 s4, 0x3f84
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v44
	s_movk_i32 s4, 0x6828
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v44
	s_movk_i32 s4, 0x6690
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v32
	s_movk_i32 s4, 0x43dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v32
	s_movk_i32 s4, 0x3f7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v42
	s_movk_i32 s4, 0x6830
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v42
	s_movk_i32 s4, 0x6698
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v24
	s_movk_i32 s4, 0x43e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v24
	s_movk_i32 s4, 0x3f74
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v40
	s_movk_i32 s4, 0x6838
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v40
	s_movk_i32 s4, 0x6680
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v18
	s_movk_i32 s4, 0x43d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v18
	s_movk_i32 s4, 0x2e74
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v36
	s_movk_i32 s4, 0x6840
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v36
	s_movk_i32 s4, 0x575c
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v16
	s_movk_i32 s4, 0x43cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v16
	s_movk_i32 s4, 0x2e6c
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v34
	s_movk_i32 s4, 0x6848
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 6, v34
	s_movk_i32 s4, 0x5754
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v22
	s_movk_i32 s4, 0x43bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v22
	s_movk_i32 s4, 0x2ef4
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v46
	s_movk_i32 s4, 0x6850
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v46
	s_movk_i32 s4, 0x574c
	scratch_store_dwordx2 off, v[0:1], s4
	v_mov_b32_e32 v0, v26
	s_movk_i32 s4, 0x43c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 5, v26
	s_movk_i32 s4, 0x2efc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6103, v2
	s_movk_i32 s4, 0x424c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6200, v2
	s_movk_i32 s4, 0x422c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6201, v2
	s_movk_i32 s4, 0x423c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6202, v2
	s_movk_i32 s4, 0x4234
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6203, v2
	s_movk_i32 s4, 0x4244
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6300, v2
	s_movk_i32 s4, 0x5e4c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6301, v2
	s_movk_i32 s4, 0x5e54
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6302, v2
	s_movk_i32 s4, 0x5e5c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6303, v2
	s_movk_i32 s4, 0x5e64
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6400, v2
	s_movk_i32 s4, 0x5e6c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6401, v2
	s_movk_i32 s4, 0x5e74
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6402, v2
	s_movk_i32 s4, 0x5e7c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6403, v2
	s_movk_i32 s4, 0x5e84
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6500, v2
	s_movk_i32 s4, 0x5e8c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6501, v2
	s_movk_i32 s4, 0x5e94
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6502, v2
	s_movk_i32 s4, 0x5e9c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6503, v2
	s_movk_i32 s4, 0x5ea4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6600, v2
	s_movk_i32 s4, 0x5eb4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6601, v2
	s_movk_i32 s4, 0x5eac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6602, v2
	s_movk_i32 s4, 0x5ebc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6603, v2
	s_movk_i32 s4, 0x5ec4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6700, v2
	s_movk_i32 s4, 0x5ecc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6701, v2
	s_movk_i32 s4, 0x5ed4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6702, v2
	s_movk_i32 s4, 0x5edc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6703, v2
	s_movk_i32 s4, 0x5ee4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6800, v2
	s_movk_i32 s4, 0x5eec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6801, v2
	s_movk_i32 s4, 0x5ef4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6802, v2
	s_movk_i32 s4, 0x5efc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6803, v2
	s_movk_i32 s4, 0x5f04
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6900, v2
	s_movk_i32 s4, 0x23bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6901, v2
	s_movk_i32 s4, 0x23c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6902, v2
	s_movk_i32 s4, 0x23cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6903, v2
	s_movk_i32 s4, 0x23d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6a00, v2
	s_movk_i32 s4, 0x234c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6a01, v2
	s_movk_i32 s4, 0x2354
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6a02, v2
	s_movk_i32 s4, 0x235c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6a03, v2
	s_movk_i32 s4, 0x2364
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6b00, v2
	s_movk_i32 s4, 0x236c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6b01, v2
	s_movk_i32 s4, 0x2344
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6b02, v2
	s_movk_i32 s4, 0x2374
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6b03, v2
	s_movk_i32 s4, 0x237c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6c00, v2
	s_movk_i32 s4, 0x2324
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6c01, v2
	s_movk_i32 s4, 0x232c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6c02, v2
	s_movk_i32 s4, 0x2334
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6c03, v2
	s_movk_i32 s4, 0x233c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6d00, v2
	s_movk_i32 s4, 0x230c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6d01, v2
	s_movk_i32 s4, 0x2314
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6d02, v2
	s_movk_i32 s4, 0x231c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6d03, v2
	s_movk_i32 s4, 0x18b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6e00, v2
	s_movk_i32 s4, 0x22e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6e01, v2
	s_movk_i32 s4, 0x1884
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6e02, v2
	s_movk_i32 s4, 0x188c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6e03, v2
	s_movk_i32 s4, 0x1894
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6f00, v2
	s_movk_i32 s4, 0x189c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6f01, v2
	s_movk_i32 s4, 0x1874
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6f02, v2
	s_movk_i32 s4, 0x18a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x6f03, v2
	s_movk_i32 s4, 0x187c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7000, v2
	s_movk_i32 s4, 0x18ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7001, v2
	s_movk_i32 s4, 0x183c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7002, v2
	s_movk_i32 s4, 0x1844
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7003, v2
	s_movk_i32 s4, 0x184c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7100, v2
	s_movk_i32 s4, 0x1854
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7101, v2
	s_movk_i32 s4, 0x1834
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7102, v2
	s_movk_i32 s4, 0x185c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7103, v2
	s_movk_i32 s4, 0x1864
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7200, v2
	s_movk_i32 s4, 0x186c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7201, v2
	s_movk_i32 s4, 0x17e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7202, v2
	s_movk_i32 s4, 0x17ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7203, v2
	s_movk_i32 s4, 0x17f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7300, v2
	s_movk_i32 s4, 0x17fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7301, v2
	s_movk_i32 s4, 0x1804
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7302, v2
	s_movk_i32 s4, 0x180c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7303, v2
	s_movk_i32 s4, 0x17cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7400, v2
	s_movk_i32 s4, 0x181c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7401, v2
	s_movk_i32 s4, 0x1784
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7402, v2
	s_movk_i32 s4, 0x178c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7403, v2
	s_movk_i32 s4, 0x179c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7500, v2
	s_movk_i32 s4, 0x17a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7501, v2
	s_movk_i32 s4, 0x172c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7502, v2
	s_movk_i32 s4, 0x17ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7503, v2
	s_movk_i32 s4, 0x1744
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7600, v2
	s_movk_i32 s4, 0x17b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7601, v2
	s_movk_i32 s4, 0x171c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7602, v2
	s_movk_i32 s4, 0x1724
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7603, v2
	s_movk_i32 s4, 0x1734
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7700, v2
	s_movk_i32 s4, 0x173c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7701, v2
	s_movk_i32 s4, 0x16f4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7702, v2
	s_movk_i32 s4, 0x1754
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7703, v2
	s_movk_i32 s4, 0x175c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7800, v2
	s_movk_i32 s4, 0x1764
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7801, v2
	s_movk_i32 s4, 0x16d4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7802, v2
	s_movk_i32 s4, 0x16dc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7803, v2
	s_movk_i32 s4, 0x16e4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7900, v2
	s_movk_i32 s4, 0x16ec
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7901, v2
	s_movk_i32 s4, 0x16fc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7902, v2
	s_movk_i32 s4, 0x1704
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7903, v2
	s_movk_i32 s4, 0x16cc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7a00, v2
	s_movk_i32 s4, 0x170c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7a01, v2
	s_movk_i32 s4, 0x169c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7a02, v2
	s_movk_i32 s4, 0x16a4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7a03, v2
	s_movk_i32 s4, 0x16ac
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7b00, v2
	s_movk_i32 s4, 0x16b4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7b01, v2
	s_movk_i32 s4, 0x1684
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7b02, v2
	s_movk_i32 s4, 0x16bc
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7b03, v2
	s_movk_i32 s4, 0x1694
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7c00, v2
	s_movk_i32 s4, 0x16c4
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7c01, v2
	s_movk_i32 s4, 0x165c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7c02, v2
	s_movk_i32 s4, 0x1664
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7c03, v2
	s_movk_i32 s4, 0x1674
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7d00, v2
	s_movk_i32 s4, 0x166c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7d01, v2
	s_movk_i32 s4, 0x1644
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7d02, v2
	s_movk_i32 s4, 0x167c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7d03, v2
	s_movk_i32 s4, 0x1654
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7e00, v2
	s_movk_i32 s4, 0x168c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7e01, v2
	s_movk_i32 s4, 0x1614
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7e02, v2
	s_movk_i32 s4, 0x161c
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7e03, v2
	s_movk_i32 s4, 0x1624
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7f00, v2
	s_movk_i32 s4, 0x162c
	v_lshl_add_u64 v[8:9], v[8:9], 0, s[2:3]
	v_lshl_add_u64 v[6:7], v[6:7], 0, s[2:3]
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7f01, v2
	s_movk_i32 s4, 0x1634
	v_accvgpr_write_b32 a127, v9
	v_accvgpr_write_b32 a129, v7
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7f02, v2
	s_movk_i32 s4, 0x163c
	s_mov_b32 s17, 0
	v_accvgpr_write_b32 a126, v8
	v_accvgpr_write_b32 a128, v6
	v_mov_b32_e32 v39, v38
	v_mov_b32_e32 v144, v38
	v_mov_b32_e32 v145, v38
	v_mov_b32_e32 v50, v38
	v_mov_b32_e32 v51, v38
	v_mov_b32_e32 v68, v38
	v_mov_b32_e32 v69, v38
	v_mov_b32_e32 v52, v38
	v_mov_b32_e32 v53, v38
	v_mov_b32_e32 v192, v38
	v_mov_b32_e32 v193, v38
	v_mov_b32_e32 v54, v38
	v_mov_b32_e32 v55, v38
	v_mov_b32_e32 v142, v38
	v_mov_b32_e32 v143, v38
	v_mov_b32_e32 v62, v38
	v_mov_b32_e32 v63, v38
	v_mov_b32_e32 v84, v38
	v_mov_b32_e32 v85, v38
	v_mov_b32_e32 v30, v38
	v_mov_b32_e32 v31, v38
	v_mov_b32_e32 v70, v38
	v_mov_b32_e32 v71, v38
	v_mov_b32_e32 v182, v38
	v_mov_b32_e32 v183, v38
	v_mov_b32_e32 v72, v38
	v_mov_b32_e32 v73, v38
	v_mov_b32_e32 v206, v38
	v_mov_b32_e32 v207, v38
	v_mov_b32_e32 v92, v38
	v_mov_b32_e32 v93, v38
	v_mov_b32_e32 v172, v38
	v_mov_b32_e32 v173, v38
	v_mov_b32_e32 v224, v38
	v_mov_b32_e32 v225, v38
	v_mov_b32_e32 v170, v38
	v_mov_b32_e32 v171, v38
	v_mov_b32_e32 v48, v38
	v_mov_b32_e32 v49, v38
	v_mov_b32_e32 v168, v38
	v_mov_b32_e32 v169, v38
	v_mov_b32_e32 v138, v38
	v_mov_b32_e32 v139, v38
	v_mov_b32_e32 v200, v38
	v_mov_b32_e32 v201, v38
	v_mov_b32_e32 v8, v38
	v_mov_b32_e32 v9, v38
	v_mov_b32_e32 v66, v38
	v_mov_b32_e32 v67, v38
	v_mov_b32_e32 v202, v38
	v_mov_b32_e32 v203, v38
	v_mov_b32_e32 v28, v38
	v_mov_b32_e32 v29, v38
	v_mov_b32_e32 v110, v38
	v_mov_b32_e32 v111, v38
	v_mov_b32_e32 v180, v38
	v_mov_b32_e32 v181, v38
	v_mov_b32_e32 v150, v38
	v_mov_b32_e32 v151, v38
	v_mov_b32_e32 v124, v38
	v_mov_b32_e32 v125, v38
	v_mov_b32_e32 v160, v38
	v_mov_b32_e32 v161, v38
	v_mov_b32_e32 v80, v38
	v_mov_b32_e32 v81, v38
	v_mov_b32_e32 v198, v38
	v_mov_b32_e32 v199, v38
	v_mov_b32_e32 v104, v38
	v_mov_b32_e32 v105, v38
	v_mov_b32_e32 v140, v38
	v_mov_b32_e32 v141, v38
	v_mov_b32_e32 v86, v38
	v_mov_b32_e32 v87, v38
	v_mov_b32_e32 v102, v38
	v_mov_b32_e32 v103, v38
	v_mov_b32_e32 v136, v38
	v_mov_b32_e32 v137, v38
	v_mov_b32_e32 v10, v38
	v_mov_b32_e32 v11, v38
	v_mov_b32_e32 v134, v38
	v_mov_b32_e32 v135, v38
	v_mov_b32_e32 v12, v38
	v_mov_b32_e32 v13, v38
	v_mov_b32_e32 v132, v38
	v_mov_b32_e32 v133, v38
	v_mov_b32_e32 v88, v38
	v_mov_b32_e32 v89, v38
	v_mov_b32_e32 v228, v38
	v_mov_b32_e32 v229, v38
	v_mov_b32_e32 v14, v38
	v_mov_b32_e32 v15, v38
	v_mov_b32_e32 v226, v38
	v_mov_b32_e32 v227, v38
	v_mov_b32_e32 v58, v38
	v_mov_b32_e32 v59, v38
	v_mov_b32_e32 v184, v38
	v_mov_b32_e32 v185, v38
	v_mov_b32_e32 v56, v38
	v_mov_b32_e32 v57, v38
	v_mov_b32_e32 v178, v38
	v_mov_b32_e32 v179, v38
	v_mov_b32_e32 v250, v38
	v_mov_b32_e32 v251, v38
	v_mov_b32_e32 v120, v38
	v_mov_b32_e32 v121, v38
	v_mov_b32_e32 v174, v38
	v_mov_b32_e32 v175, v38
	v_mov_b32_e32 v128, v38
	v_mov_b32_e32 v129, v38
	v_mov_b32_e32 v190, v38
	v_mov_b32_e32 v191, v38
	v_mov_b32_e32 v118, v38
	v_mov_b32_e32 v119, v38
	v_mov_b32_e32 v6, v38
	v_mov_b32_e32 v7, v38
	v_mov_b32_e32 v130, v38
	v_mov_b32_e32 v131, v38
	v_mov_b32_e32 v20, v38
	v_mov_b32_e32 v21, v38
	v_mov_b32_e32 v126, v38
	v_mov_b32_e32 v127, v38
	v_mov_b32_e32 v112, v38
	v_mov_b32_e32 v113, v38
	scratch_store_dwordx2 off, v[0:1], s4
	v_or_b32_e32 v0, 0x7f03, v2
	s_movk_i32 s4, 0x164c
	scratch_store_dwordx2 off, v[0:1], s4
	scratch_store_dword off, v17, off offset:1640
	scratch_store_dwordx2 off, v[2:3], off offset:1612
	scratch_store_dwordx2 off, v[100:101], off offset:1644
	scratch_store_dwordx2 off, v[98:99], off offset:1652
	scratch_store_dwordx2 off, a[162:163], off offset:1660
	scratch_store_dwordx2 off, a[160:161], off offset:1668
	scratch_store_dwordx2 off, a[164:165], off offset:1676
	scratch_store_dwordx2 off, a[170:171], off offset:1684
.LBB0_5:
	.loc	1 0 51 is_stmt 0
	v_accvgpr_read_b32 v18, a132
	v_accvgpr_read_b32 v19, a133
	.loc	1 5145 20 is_stmt 1
	global_load_dwordx4 v[22:25], v[18:19], off
	v_accvgpr_read_b32 v16, a164
	scratch_store_dwordx2 off, v[18:19], off offset:284
	v_accvgpr_read_b32 v18, a130
	v_accvgpr_read_b32 v19, a131
	v_accvgpr_read_b32 v17, a165
	v_accvgpr_write_b32 a185, v9
	v_accvgpr_write_b32 a184, v8
	.loc	1 5149 18
	v_lshl_add_u64 v[8:9], s[0:1], 0, v[16:17]
	v_accvgpr_read_b32 v16, a160
	v_accvgpr_read_b32 v17, a161
	v_accvgpr_write_b32 a103, v13
	.loc	1 5145 20
	scratch_store_dwordx2 off, v[18:19], off offset:260
	v_accvgpr_write_b32 a102, v12
	.loc	1 5149 18
	v_lshl_add_u64 v[12:13], s[0:1], 0, v[16:17]
	.loc	1 5148 18
	scratch_load_dwordx2 v[16:17], off, off offset:1632
	v_accvgpr_write_b32 a89, v15
	v_accvgpr_write_b32 a88, v14
	.loc	1 5149 18
	scratch_load_dwordx2 v[14:15], off, off offset:1624
	v_accvgpr_write_b32 a101, v11
	v_accvgpr_write_b32 a100, v10
	v_accvgpr_read_b32 v10, a162
	v_accvgpr_read_b32 v11, a163
	v_lshl_add_u64 v[10:11], s[0:1], 0, v[10:11]
	v_accvgpr_write_b32 a15, v7
	v_accvgpr_write_b32 a14, v6
	s_waitcnt vmcnt(5)
	v_lshl_add_u64 v[6:7], s[0:1], 0, v[98:99]
	v_lshl_add_u64 v[4:5], s[0:1], 0, v[100:101]
	v_accvgpr_read_b32 v0, a170
	v_accvgpr_read_b32 v1, a171
	v_lshl_add_u64 v[0:1], s[0:1], 0, v[0:1]
	.loc	1 5147 32
	v_add_u32_e32 v3, 0, v2
	v_accvgpr_write_b32 a56, v3
	v_mov_b64_e32 v[82:83], v[58:59]
	v_mov_b64_e32 v[64:65], v[56:57]
	v_mov_b64_e32 v[74:75], v[48:49]
	v_mov_b64_e32 v[158:159], v[20:21]
	v_mov_b64_e32 v[188:189], v[150:151]
	v_accvgpr_write_b32 a124, v160
	v_accvgpr_write_b32 a125, v161
	.loc	1 5144 51
	s_add_i32 s17, s17, 1
	s_waitcnt vmcnt(4)
	scratch_store_dwordx4 off, v[22:25], off offset:68
	.loc	1 5145 20
	global_load_dwordx4 v[22:25], v[18:19], off
	v_accvgpr_read_b32 v18, a128
	v_accvgpr_read_b32 v19, a129
	scratch_store_dwordx2 off, v[18:19], off offset:276
	.loc	1 5148 18
	s_waitcnt vmcnt(4)
	v_lshl_add_u64 v[16:17], s[0:1], 0, v[16:17]
	.loc	1 5149 18
	s_waitcnt vmcnt(3)
	v_lshl_add_u64 v[14:15], s[0:1], 0, v[14:15]
	.loc	1 5144 51
	s_add_u32 s0, s0, s10
	s_addc_u32 s1, s1, s11
	s_cmp_lt_i32 s17, s16
	s_waitcnt vmcnt(1)
	scratch_store_dwordx4 off, v[22:25], off offset:84
	.loc	1 5145 20
	global_load_dwordx4 v[22:25], v[18:19], off
	v_accvgpr_read_b32 v18, a126
	v_accvgpr_read_b32 v19, a127
	scratch_store_dwordx2 off, v[18:19], off offset:268
	s_waitcnt vmcnt(1)
	scratch_store_dwordx4 off, v[22:25], off offset:100
	global_load_dwordx4 v[22:25], v[18:19], off
	.loc	1 5146 20
	s_nop 0
	global_load_dwordx4 v[16:19], v[16:17], off
	s_waitcnt vmcnt(1)
	scratch_store_dwordx4 off, v[22:25], off offset:116
	s_waitcnt vmcnt(1)
	scratch_store_dwordx4 off, v[16:19], off offset:132
	global_load_dwordx4 v[14:17], v[14:15], off
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:148
	global_load_dwordx4 v[12:15], v[12:13], off
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[12:15], off offset:164
	global_load_dwordx4 v[10:13], v[10:11], off
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[10:13], off offset:180
	global_load_dwordx4 v[8:11], v[8:9], off
	s_nop 0
	v_mov_b64_e32 v[12:13], v[182:183]
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[8:11], off offset:196
	global_load_dwordx4 v[6:9], v[6:7], off
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[6:9], off offset:212
	global_load_dwordx4 v[4:7], v[4:5], off
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[4:7], off offset:228
	global_load_dwordx4 v[4:7], v[0:1], off
	.loc	1 5147 32
	s_waitcnt vmcnt(0)
	scratch_store_dwordx4 off, v[4:7], off offset:244
	s_waitcnt lgkmcnt(0)
	s_barrier
	scratch_load_dword v6, off, off offset:4
	s_waitcnt vmcnt(0)
	ds_read_b128 v[114:117], v6
	ds_read_b128 v[8:11], v6 offset:16
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v114
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[8:11], off offset:292
	ds_read_b128 v[146:149], v6 offset:128
	ds_read_b128 v[8:11], v6 offset:144
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v146
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[8:11], off offset:308
	ds_read2st64_b32 v[78:79], v3 offset0:64 offset1:65
	ds_read2st64_b32 v[254:255], v3 offset0:66 offset1:67
	ds_read2st64_b32 v[182:183], v3 offset0:68 offset1:69
	ds_read2st64_b32 a[248:249], v3 offset0:70 offset1:71
	;;#ASMSTART
	v_cvt_f32_f16 v58, v1
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v2, 8, v78
	v_and_b32_e32 v3, 0xff00, v78
	;;#ASMSTART
	v_cvt_f32_f16 v24, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v25, v3
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[60:61], v[24:25], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a217, v1
	v_accvgpr_write_b32 a216, v0
	v_pk_fma_f32 v[0:1], v[58:59], v[24:25], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v1
	v_accvgpr_write_b32 a218, v0
	ds_read_b128 v[8:11], v6 offset:256
	ds_read_b128 v[0:3], v6 offset:272
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a163, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:324
	v_accvgpr_write_b32 a162, v10
	v_accvgpr_write_b32 a161, v9
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[122:123], v[24:25], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a221, v1
	v_accvgpr_write_b32 a160, v8
	v_accvgpr_write_b32 a220, v0
	ds_read_b128 v[8:11], v6 offset:384
	ds_read_b128 v[0:3], v6 offset:400
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a171, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:356
	v_accvgpr_write_b32 a170, v10
	v_accvgpr_write_b32 a169, v9
	v_lshlrev_b32_e32 v0, 8, v8
	v_accvgpr_write_b32 a168, v8
	ds_read_b128 v[8:11], v6 offset:2048
	ds_read_b128 a[110:113], v6 offset:2064
	;;#ASMSTART
	v_cvt_f32_f16 v56, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[56:57], v[24:25], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a223, v1
	v_accvgpr_write_b32 a222, v0
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v54, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[54:55], v[24:25], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a175, v11
	v_accvgpr_write_b32 a225, v1
	v_accvgpr_write_b32 a174, v10
	v_accvgpr_write_b32 a173, v9
	v_accvgpr_write_b32 a172, v8
	v_accvgpr_write_b32 a224, v0
	ds_read_b128 v[8:11], v6 offset:2176
	ds_read_b128 v[0:3], v6 offset:2192
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a179, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:340
	v_accvgpr_write_b32 a178, v10
	v_accvgpr_write_b32 a177, v9
	v_lshlrev_b32_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v52, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[52:53], v[24:25], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a227, v1
	v_accvgpr_write_b32 a176, v8
	v_accvgpr_write_b32 a226, v0
	ds_read_b128 v[8:11], v6 offset:2304
	ds_read_b128 v[0:3], v6 offset:2320
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a183, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:372
	v_accvgpr_write_b32 a182, v10
	v_accvgpr_write_b32 a181, v9
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v50, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[50:51], v[24:25], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v1
	v_accvgpr_write_b32 a180, v8
	v_accvgpr_write_b32 a228, v0
	ds_read_b128 v[8:11], v6 offset:2432
	ds_read_b128 v[0:3], v6 offset:2448
	s_waitcnt lgkmcnt(1)
	v_mov_b64_e32 v[248:249], v[10:11]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:388
	v_mov_b64_e32 v[246:247], v[8:9]
	s_nop 0
	v_lshlrev_b32_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v48, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[48:49], v[24:25], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a231, v1
	v_accvgpr_write_b32 a230, v0
	ds_read_b128 v[8:11], v6 offset:4096
	ds_read_b128 v[0:3], v6 offset:4112
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a191, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:404
	v_accvgpr_write_b32 a190, v10
	v_accvgpr_write_b32 a189, v9
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v46, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[46:47], v[24:25], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v1
	v_accvgpr_write_b32 a234, v0
	ds_read_b128 v[154:157], v6 offset:4224
	ds_read_b128 v[0:3], v6 offset:4240
	v_accvgpr_write_b32 a188, v8
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:420
	s_nop 1
	v_lshlrev_b32_e32 v0, 8, v154
	v_mov_b64_e32 v[2:3], v[170:171]
	;;#ASMSTART
	v_cvt_f32_f16 v44, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[44:45], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	ds_read_b128 v[8:11], v6 offset:4352
	ds_read_b128 v[0:3], v6 offset:4368
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a195, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:436
	v_accvgpr_write_b32 a194, v10
	v_accvgpr_write_b32 a193, v9
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v42, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[42:43], v[24:25], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	ds_read_b128 v[238:241], v6 offset:4480
	ds_read_b128 v[0:3], v6 offset:4496
	v_accvgpr_write_b32 a192, v8
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:452
	ds_read_b128 v[2:5], v6 offset:6144
	ds_read_b128 v[8:11], v6 offset:6160
	v_lshlrev_b32_e32 v0, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v62, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[62:63], v[24:25], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[8:11], off offset:468
	ds_read_b128 v[242:245], v6 offset:6272
	ds_read_b128 v[8:11], v6 offset:6288
	v_accvgpr_write_b32 a199, v5
	v_accvgpr_write_b32 a8, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a198, v4
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[8:11], off offset:484
	v_accvgpr_write_b32 a197, v3
	v_accvgpr_write_b32 a196, v2
	ds_read_b128 v[2:5], v6 offset:6400
	ds_read_b128 v[8:11], v6 offset:6416
	;;#ASMSTART
	v_cvt_f32_f16 v40, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[40:41], v[24:25], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_write_b32 a10, v0
	v_lshlrev_b32_e32 v0, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v38, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[38:39], v[24:25], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[8:11], off offset:500
	v_mov_b64_e32 v[196:197], v[4:5]
	v_accvgpr_write_b32 a12, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_mov_b64_e32 v[194:195], v[2:3]
	ds_read_b128 v[94:97], v6 offset:6528
	ds_read_b128 a[150:153], v6 offset:6544
	ds_read_b128 v[2:5], v6 offset:8192
	ds_read_b128 a[154:157], v6 offset:8208
	;;#ASMSTART
	v_cvt_f32_f16 v36, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[36:37], v[24:25], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a16, v0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v94
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a203, v5
	ds_read_b128 v[98:101], v6 offset:8320
	ds_read_b128 a[146:149], v6 offset:8336
	;;#ASMSTART
	v_cvt_f32_f16 v76, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a202, v4
	v_accvgpr_write_b32 a201, v3
	v_accvgpr_write_b32 a200, v2
	ds_read_b128 v[2:5], v6 offset:8448
	ds_read_b128 a[142:145], v6 offset:8464
	ds_read_b128 v[170:173], v6 offset:8576
	ds_read_b128 a[138:141], v6 offset:8592
	;;#ASMSTART
	v_cvt_f32_f16 v34, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v98
	;;#ASMSTART
	v_cvt_f32_f16 v32, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v30, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v170
	;;#ASMSTART
	v_cvt_f32_f16 v28, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:64
	v_accvgpr_write_b32 a167, v5
	v_accvgpr_write_b32 a166, v4
	v_accvgpr_write_b32 a165, v3
	v_accvgpr_write_b32 a164, v2
	s_waitcnt vmcnt(0)
	ds_read_b128 v[2:5], v0
	ds_read_b128 a[134:137], v0 offset:16
	v_pk_fma_f32 v[152:153], v[76:77], v[24:25], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[32:33], v[24:25], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[30:31], v[24:25], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v26, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:8
	s_waitcnt vmcnt(0)
	ds_read_b128 v[106:109], v0
	ds_read_b128 a[128:131], v0 offset:16
	v_accvgpr_write_b32 a207, v5
	v_accvgpr_write_b32 a206, v4
	v_accvgpr_write_b32 a205, v3
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v106
	;;#ASMSTART
	v_cvt_f32_f16 v22, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:24
	s_waitcnt vmcnt(0)
	ds_read_b128 v[204:207], v0
	ds_read_b128 a[118:121], v0 offset:16
	v_accvgpr_write_b32 a204, v2
	v_pk_fma_f32 v[252:253], v[26:27], v[24:25], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[28:29], v[24:25], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v20, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:28
	s_waitcnt vmcnt(0)
	ds_read_b128 v[208:211], v0
	ds_read_b128 a[114:117], v0 offset:16
	v_pk_fma_f32 v[140:141], v[22:23], v[24:25], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[20:21], v[24:25], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[34:35], v[24:25], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v18, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:32
	s_waitcnt vmcnt(0)
	ds_read_b128 v[212:215], v0
	ds_read_b128 a[104:107], v0 offset:16
	v_pk_fma_f32 v[166:167], v[18:19], v[24:25], v[228:229] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v16, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:36
	s_waitcnt vmcnt(0)
	ds_read_b128 v[216:219], v0
	ds_read_b128 a[96:99], v0 offset:16
	v_pk_fma_f32 v[124:125], v[16:17], v[24:25], v[226:227] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v216
	;;#ASMSTART
	v_cvt_f32_f16 v14, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:40
	s_waitcnt vmcnt(0)
	ds_read_b128 v[2:5], v0
	ds_read_b128 a[92:95], v0 offset:16
	v_pk_fma_f32 v[180:181], v[14:15], v[24:25], v[184:185] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v12, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:44
	s_waitcnt vmcnt(0)
	ds_read_b128 v[220:223], v0
	ds_read_b128 a[84:87], v0 offset:16
	v_mov_b64_e32 v[200:201], v[4:5]
	v_mov_b64_e32 v[198:199], v[2:3]
	v_pk_fma_f32 v[80:81], v[12:13], v[24:25], v[178:179] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v220
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:48
	s_waitcnt vmcnt(0)
	ds_read_b128 v[162:165], v0
	ds_read_b128 a[80:83], v0 offset:16
	v_pk_fma_f32 v[120:121], v[10:11], v[24:25], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a215, v201
	v_accvgpr_write_b32 a214, v200
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v8, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:52
	s_waitcnt vmcnt(0)
	ds_read_b128 v[226:229], v0
	ds_read_b128 a[76:79], v0 offset:16
	v_pk_fma_f32 v[128:129], v[8:9], v[24:25], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v199
	v_accvgpr_write_b32 a212, v198
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:60
	s_waitcnt vmcnt(0)
	ds_read_b128 v[230:233], v0
	ds_read_b128 a[72:75], v0 offset:16
	v_pk_fma_f32 v[132:133], v[6:7], v[24:25], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a211, v165
	v_accvgpr_write_b32 a210, v164
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:56
	s_waitcnt vmcnt(0)
	ds_read_b128 v[234:237], v0
	ds_read_b128 a[68:71], v0 offset:16
	v_pk_fma_f32 v[136:137], v[4:5], v[24:25], v[130:131] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v5, 8
	v_lshlrev_b32_sdwa v1, v5, v78 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v78
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[58:59], v[0:1], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[56:57], v[0:1], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[42:43], v[0:1], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[36:37], v[0:1], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[28:29], v[0:1], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v28, a100
	v_accvgpr_write_b32 a34, v58
	v_accvgpr_write_b32 a46, v56
	v_accvgpr_write_b32 a55, v43
	v_accvgpr_write_b32 a61, v37
	v_accvgpr_read_b32 v29, a101
	v_pk_fma_f32 v[60:61], v[60:61], v[0:1], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v59
	v_pk_fma_f32 v[58:59], v[122:123], v[0:1], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v57
	v_accvgpr_read_b32 v56, a158
	v_accvgpr_write_b32 a54, v42
	v_accvgpr_read_b32 v42, a184
	v_accvgpr_write_b32 a60, v36
	v_accvgpr_read_b32 v36, a124
	v_pk_fma_f32 v[144:145], v[32:33], v[0:1], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v32, a90
	v_pk_fma_f32 v[130:131], v[26:27], v[0:1], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a102
	v_pk_fma_f32 v[122:123], v[20:21], v[0:1], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a88
	v_pk_fma_f32 v[190:191], v[8:9], v[0:1], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a14
	v_accvgpr_read_b32 v57, a159
	v_accvgpr_read_b32 v43, a185
	v_accvgpr_read_b32 v37, a125
	v_accvgpr_read_b32 v33, a91
	v_accvgpr_read_b32 v27, a103
	v_accvgpr_read_b32 v21, a89
	v_accvgpr_read_b32 v9, a15
	v_pk_fma_f32 v[24:25], v[2:3], v[24:25], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[54:55], v[0:1], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[52:53], v[0:1], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[50:51], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[48:49], v[0:1], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[46:47], v[0:1], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[44:45], v[0:1], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[62:63], v[0:1], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[40:41], v[0:1], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[38:39], v[0:1], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[76:77], v[0:1], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[34:35], v[0:1], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[30:31], v[0:1], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[22:23], v[0:1], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[18:19], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[16:17], v[0:1], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[14:15], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[12:13], v[0:1], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[10:11], v[0:1], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[6:7], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[4:5], v[0:1], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[2:3], v[0:1], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v79
	v_and_b32_e32 v1, 0xff00, v79
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v3, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v78, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[2:3], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_lshrrev_b32_sdwa v0, v5, v230 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v68, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[68:69], v[2:3], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v1
	v_accvgpr_write_b32 a184, v0
	v_and_b32_e32 v0, 0xff00, v226
	;;#ASMSTART
	v_cvt_f32_f16 v66, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[66:67], v[2:3], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v1
	v_accvgpr_write_b32 a232, v0
	v_lshrrev_b32_sdwa v0, v5, v162 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v62, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[62:63], v[2:3], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_accvgpr_write_b32 a127, v59
	v_accvgpr_write_b32 a6, v0
	v_and_b32_e32 v0, 0xff00, v220
	v_accvgpr_write_b32 a126, v58
	;;#ASMSTART
	v_cvt_f32_f16 v58, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[58:59], v[2:3], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	v_lshrrev_b32_sdwa v0, v5, v198 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v70, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[70:71], v[2:3], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v1
	v_accvgpr_write_b32 a24, v60
	v_accvgpr_write_b32 a236, v0
	v_and_b32_e32 v0, 0xff00, v216
	v_accvgpr_write_b32 a25, v61
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[60:61], v[2:3], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a239, v1
	v_accvgpr_write_b32 a238, v0
	v_lshrrev_b32_sdwa v0, v5, v212 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[180:181], v[2:3], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v1
	v_accvgpr_write_b32 a240, v0
	v_and_b32_e32 v0, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v128, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[128:129], v[2:3], v[166:167] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v1
	v_accvgpr_write_b32 a242, v0
	v_lshrrev_b32_sdwa v0, v5, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[2:3], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v1
	v_accvgpr_write_b32 a244, v0
	v_and_b32_e32 v0, 0xff00, v106
	v_accvgpr_write_b32 a159, v55
	v_accvgpr_write_b32 a40, v52
	;;#ASMSTART
	v_cvt_f32_f16 v198, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[198:199], v[2:3], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a158, v54
	v_accvgpr_write_b32 a41, v53
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_read_b32 v52, a204
	v_accvgpr_write_b32 a20, v0
	v_lshrrev_b32_sdwa v0, v5, v52 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[200:201], v[2:3], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v1
	v_accvgpr_write_b32 a18, v0
	v_and_b32_e32 v0, 0xff00, v170
	;;#ASMSTART
	v_cvt_f32_f16 v112, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[112:113], v[2:3], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v253, a167
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_read_b32 v250, a164
	v_accvgpr_write_b32 a122, v0
	v_lshrrev_b32_sdwa v0, v5, v250 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v56, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[56:57], v[2:3], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v1
	v_accvgpr_write_b32 a42, v50
	v_accvgpr_write_b32 a30, v0
	v_and_b32_e32 v0, 0xff00, v98
	v_accvgpr_write_b32 a43, v51
	;;#ASMSTART
	v_cvt_f32_f16 v50, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[50:51], v[2:3], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a209, v163
	v_accvgpr_write_b32 a208, v162
	v_accvgpr_write_b32 a33, v1
	v_accvgpr_read_b32 v162, a200
	v_accvgpr_write_b32 a32, v0
	v_lshrrev_b32_sdwa v0, v5, v162 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v42, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[42:43], v[2:3], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v1
	v_accvgpr_write_b32 a36, v0
	v_and_b32_e32 v0, 0xff00, v94
	;;#ASMSTART
	v_cvt_f32_f16 v40, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[40:41], v[2:3], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v163, a201
	v_accvgpr_read_b32 v164, a202
	v_accvgpr_read_b32 v165, a203
	v_accvgpr_write_b32 a201, v1
	v_accvgpr_write_b32 a48, v48
	v_accvgpr_write_b32 a200, v0
	v_lshrrev_b32_sdwa v0, v5, v194 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a49, v49
	;;#ASMSTART
	v_cvt_f32_f16 v48, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[0:1], v[48:49], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v1
	v_accvgpr_write_b32 a202, v0
	v_and_b32_e32 v0, 0xff00, v242
	;;#ASMSTART
	v_cvt_f32_f16 v64, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v1, a13
	v_pk_fma_f32 v[0:1], v[64:65], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v1
	v_accvgpr_read_b32 v24, a196
	v_accvgpr_write_b32 a58, v0
	v_lshrrev_b32_sdwa v0, v5, v24 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v22, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_pk_fma_f32 v[0:1], v[22:23], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a16, v0
	v_and_b32_e32 v0, 0xff00, v238
	;;#ASMSTART
	v_cvt_f32_f16 v20, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v1, a9
	v_accvgpr_read_b32 v16, a192
	v_pk_fma_f32 v[188:189], v[20:21], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v5, v16 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[136:137], v[152:153], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v154
	;;#ASMSTART
	v_cvt_f32_f16 v150, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a2
	v_accvgpr_read_b32 v1, a3
	v_accvgpr_read_b32 v12, a188
	v_pk_fma_f32 v[132:133], v[150:151], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v5, v12 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v160, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a234
	v_accvgpr_read_b32 v1, a235
	v_pk_fma_f32 v[124:125], v[160:161], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v246
	v_accvgpr_write_b32 a51, v47
	v_accvgpr_write_b32 a53, v45
	;;#ASMSTART
	v_cvt_f32_f16 v158, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a230
	v_accvgpr_write_b32 a50, v46
	v_accvgpr_write_b32 a52, v44
	v_accvgpr_read_b32 v1, a231
	v_accvgpr_read_b32 v44, a180
	v_pk_fma_f32 v[120:121], v[158:159], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v5, v44 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a228
	v_accvgpr_read_b32 v1, a229
	v_accvgpr_read_b32 v140, a176
	v_pk_fma_f32 v[86:87], v[10:11], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v140
	;;#ASMSTART
	v_cvt_f32_f16 v8, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a226
	v_accvgpr_read_b32 v1, a227
	v_accvgpr_read_b32 v36, a172
	v_pk_fma_f32 v[76:77], v[8:9], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v5, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a224
	v_accvgpr_read_b32 v1, a225
	v_accvgpr_read_b32 v28, a168
	v_pk_fma_f32 v[80:81], v[168:169], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v28
	;;#ASMSTART
	v_cvt_f32_f16 v166, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a222
	v_accvgpr_read_b32 v1, a223
	v_accvgpr_read_b32 v32, a160
	v_pk_fma_f32 v[74:75], v[166:167], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v5, v32 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a220
	v_accvgpr_read_b32 v1, a221
	v_mov_b64_e32 v[90:91], v[146:147]
	v_pk_fma_f32 v[176:177], v[6:7], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v90
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a218
	v_mov_b64_e32 v[92:93], v[148:149]
	v_accvgpr_read_b32 v1, a219
	v_accvgpr_read_b32 v148, a216
	v_pk_fma_f32 v[146:147], v[4:5], v[2:3], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v5, v114 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v149, a217
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[2:3], v[148:149] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v1, 16, v79
	v_lshlrev_b32_sdwa v5, v5, v79 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v185, v5
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v184, v1
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[58:59], v[184:185], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v37, a173
	v_accvgpr_read_b32 v38, a174
	v_accvgpr_read_b32 v39, a175
	v_accvgpr_write_b32 a175, v59
	v_accvgpr_write_b32 a174, v58
	v_pk_fma_f32 v[58:59], v[70:71], v[184:185], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a26, v58
	v_accvgpr_write_b32 a27, v59
	v_pk_fma_f32 v[58:59], v[60:61], v[184:185], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v141, a177
	v_accvgpr_read_b32 v142, a178
	v_accvgpr_read_b32 v143, a179
	v_accvgpr_write_b32 a177, v59
	v_accvgpr_write_b32 a176, v58
	v_pk_fma_f32 v[58:59], v[180:181], v[184:185], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a28, v58
	v_accvgpr_write_b32 a29, v59
	v_pk_fma_f32 v[58:59], v[128:129], v[184:185], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a217, v59
	v_accvgpr_write_b32 a216, v58
	v_pk_fma_f32 v[58:59], v[174:175], v[184:185], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a38, v58
	v_accvgpr_write_b32 a39, v59
	v_pk_fma_f32 v[58:59], v[198:199], v[184:185], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[20:21], v[184:185], v[224:225] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a54
	v_accvgpr_read_b32 v21, a55
	v_pk_fma_f32 v[202:203], v[152:153], v[184:185], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a52
	v_accvgpr_read_b32 v21, a53
	v_pk_fma_f32 v[62:63], v[62:63], v[184:185], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[150:151], v[184:185], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a50
	v_accvgpr_read_b32 v21, a51
	v_pk_fma_f32 v[50:51], v[50:51], v[184:185], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[160:161], v[184:185], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a48
	v_accvgpr_read_b32 v21, a49
	v_pk_fma_f32 v[224:225], v[158:159], v[184:185], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a42
	v_accvgpr_write_b32 a219, v59
	v_accvgpr_read_b32 v21, a43
	v_accvgpr_write_b32 a218, v58
	v_pk_fma_f32 v[58:59], v[200:201], v[184:185], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[10:11], v[184:185], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a40
	v_accvgpr_read_b32 v11, a41
	v_pk_fma_f32 v[128:129], v[22:23], v[184:185], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[8:9], v[184:185], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a158
	v_accvgpr_read_b32 v9, a159
	v_pk_fma_f32 v[180:181], v[64:65], v[184:185], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[168:169], v[184:185], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a46
	v_accvgpr_read_b32 v9, a47
	v_pk_fma_f32 v[174:175], v[166:167], v[184:185], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a126
	v_accvgpr_read_b32 v9, a127
	v_pk_fma_f32 v[166:167], v[6:7], v[184:185], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a34
	v_accvgpr_write_b32 a221, v59
	v_accvgpr_read_b32 v7, a35
	v_accvgpr_read_b32 v53, a205
	v_accvgpr_write_b32 a220, v58
	v_pk_fma_f32 v[58:59], v[112:113], v[184:185], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v51
	v_pk_fma_f32 v[186:187], v[4:5], v[184:185], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a24
	v_accvgpr_write_b32 a223, v59
	v_accvgpr_write_b32 a66, v50
	v_accvgpr_read_b32 v5, a25
	v_lshrrev_b32_e32 v6, 16, v12
	v_lshrrev_b32_e32 v12, 16, v52
	v_accvgpr_read_b32 v50, a208
	v_pk_fma_f32 v[66:67], v[66:67], v[184:185], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a222, v58
	v_pk_fma_f32 v[58:59], v[0:1], v[184:185], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v254
	v_lshrrev_b32_e32 v84, 16, v50
	v_pk_fma_f32 v[78:79], v[78:79], v[184:185], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v114
	v_lshlrev_b16_e32 v85, 8, v84
	v_lshrrev_b32_e32 v84, 16, v230
	v_pk_fma_f32 v[68:69], v[68:69], v[184:185], v[88:89] op_sel_hi:[0,1,1]
	v_and_b32_e32 v1, 0xff00, v254
	;;#ASMSTART
	v_cvt_f32_f16 v83, v1
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b16_e32 v89, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[82:83], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v3
	v_accvgpr_read_b32 v25, a197
	v_accvgpr_read_b32 v26, a198
	v_accvgpr_read_b32 v27, a199
	v_lshrrev_b32_e32 v1, 16, v32
	v_accvgpr_write_b32 a14, v2
	v_mov_b32_e32 v3, 8
	v_lshlrev_b16_e32 v1, 8, v1
	v_lshrrev_b32_e32 v8, 16, v24
	v_lshlrev_b32_sdwa v0, v3, v90 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[24:25], v[90:91]
	v_accvgpr_read_b32 v252, a166
	v_accvgpr_read_b32 v251, a165
	v_accvgpr_read_b32 v33, a161
	v_accvgpr_read_b32 v34, a162
	v_accvgpr_read_b32 v35, a163
	v_accvgpr_mov_b32 a162, a180
	v_mov_b64_e32 v[26:27], v[92:93]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v92, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[92:93], v[82:83], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v45, a181
	v_accvgpr_read_b32 v46, a182
	v_accvgpr_read_b32 v47, a183
	v_accvgpr_mov_b32 a163, a181
	v_accvgpr_mov_b32 a164, a182
	v_accvgpr_mov_b32 a165, a183
	v_accvgpr_write_b32 a181, v1
	v_accvgpr_write_b32 a180, v0
	v_lshlrev_b32_sdwa v0, v3, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v102, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[82:83], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v36
	v_accvgpr_write_b32 a183, v1
	v_accvgpr_read_b32 v29, a169
	v_accvgpr_read_b32 v30, a170
	v_accvgpr_read_b32 v31, a171
	v_lshlrev_b16_e32 v4, 8, v4
	v_accvgpr_mov_b32 a166, a188
	v_accvgpr_write_b32 a182, v0
	;;#ASMSTART
	v_cvt_f32_f16 v104, v4
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[104:105], v[82:83], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v13, a189
	v_accvgpr_read_b32 v14, a190
	v_accvgpr_read_b32 v15, a191
	v_accvgpr_mov_b32 a167, a189
	v_accvgpr_mov_b32 a168, a190
	v_accvgpr_mov_b32 a169, a191
	v_accvgpr_write_b32 a189, v1
	v_accvgpr_write_b32 a188, v0
	v_lshlrev_b32_sdwa v0, v3, v140 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v110, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[82:83], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v5, 16, v44
	v_accvgpr_write_b32 a3, v1
	v_lshlrev_b16_e32 v5, 8, v5
	v_accvgpr_write_b32 a2, v0
	;;#ASMSTART
	v_cvt_f32_f16 v112, v5
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[112:113], v[82:83], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v1
	v_accvgpr_write_b32 a190, v0
	v_lshlrev_b32_sdwa v0, v3, v246 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v118, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[82:83], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[88:89], v[82:83], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_read_b32 v17, a193
	v_lshlrev_b16_e32 v6, 8, v6
	v_accvgpr_write_b32 a179, v15
	v_accvgpr_write_b32 a4, v0
	;;#ASMSTART
	v_cvt_f32_f16 v122, v6
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[122:123], v[82:83], v[124:125] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v7, 16, v16
	v_accvgpr_write_b32 a178, v14
	v_accvgpr_write_b32 a187, v1
	v_mov_b64_e32 v[14:15], v[154:155]
	v_accvgpr_write_b32 a186, v0
	v_lshlrev_b32_sdwa v0, v3, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_mov_b32 a170, a192
	;;#ASMSTART
	v_cvt_f32_f16 v126, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[126:127], v[82:83], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a194
	v_accvgpr_read_b32 v19, a195
	v_accvgpr_mov_b32 a171, a193
	v_accvgpr_mov_b32 a172, a194
	v_accvgpr_mov_b32 a173, a195
	v_accvgpr_write_b32 a193, v1
	v_lshlrev_b16_e32 v7, 8, v7
	v_accvgpr_write_b32 a192, v0
	;;#ASMSTART
	v_cvt_f32_f16 v130, v7
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[130:131], v[82:83], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	v_accvgpr_write_b32 a8, v0
	v_lshlrev_b32_sdwa v0, v3, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[82:83], v[188:189] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	v_accvgpr_read_b32 v0, a16
	v_pk_fma_f32 v[40:41], v[40:41], v[184:185], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[56:57], v[56:57], v[184:185], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v41
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v138, v8
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v78
	v_accvgpr_write_b32 a62, v40
	v_accvgpr_read_b32 v40, a60
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a11, v79
	v_accvgpr_read_b32 v41, a61
	v_mov_b64_e32 v[78:79], v[140:141]
	v_accvgpr_write_b32 a16, v0
	v_lshlrev_b32_sdwa v0, v3, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[42:43], v[42:43], v[184:185], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[48:49], v[184:185], v[40:41] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[80:81], v[142:143]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a58
	v_accvgpr_write_b32 a65, v43
	v_accvgpr_write_b32 a61, v41
	v_accvgpr_read_b32 v1, a59
	v_accvgpr_write_b32 a64, v42
	v_accvgpr_write_b32 a60, v40
	v_accvgpr_read_b32 v40, a196
	v_pk_fma_f32 v[0:1], v[142:143], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v41, a197
	v_accvgpr_read_b32 v42, a198
	v_accvgpr_read_b32 v43, a199
	v_accvgpr_write_b32 a197, v1
	v_accvgpr_write_b32 a196, v0
	v_accvgpr_read_b32 v0, a202
	v_lshrrev_b32_e32 v9, 16, v194
	v_accvgpr_read_b32 v1, a203
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v146, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v1
	v_accvgpr_write_b32 a24, v0
	v_lshlrev_b32_sdwa v0, v3, v94 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a88, v114
	;;#ASMSTART
	v_cvt_f32_f16 v148, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_write_b32 a89, v115
	v_accvgpr_write_b32 a90, v116
	v_accvgpr_write_b32 a91, v117
	v_mov_b64_e32 v[114:115], v[194:195]
	v_accvgpr_read_b32 v1, a201
	v_mov_b64_e32 v[116:117], v[196:197]
	v_pk_fma_f32 v[194:195], v[148:149], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a36
	v_lshrrev_b32_e32 v10, 16, v162
	v_accvgpr_read_b32 v1, a37
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v150, v10
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[150:151], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v98 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v152, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a32
	v_accvgpr_read_b32 v1, a33
	v_accvgpr_write_b32 a109, v69
	v_accvgpr_write_b32 a133, v67
	v_pk_fma_f32 v[90:91], v[152:153], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_write_b32 a108, v68
	v_accvgpr_write_b32 a132, v66
	v_lshrrev_b32_e32 v11, 16, v250
	v_accvgpr_read_b32 v1, a31
	v_mov_b64_e32 v[66:67], v[170:171]
	v_lshlrev_b16_e32 v11, 8, v11
	v_mov_b64_e32 v[16:17], v[156:157]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v11
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[154:155], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v66 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a122
	v_accvgpr_read_b32 v1, a123
	v_pk_fma_f32 v[120:121], v[156:157], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a18
	v_accvgpr_read_b32 v1, a19
	v_mov_b64_e32 v[70:71], v[106:107]
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v158, v12
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[158:159], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v70 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a20
	v_accvgpr_read_b32 v1, a21
	v_pk_fma_f32 v[132:133], v[160:161], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a244
	v_mov_b64_e32 v[44:45], v[162:163]
	v_lshrrev_b32_e32 v13, 16, v204
	v_accvgpr_read_b32 v1, a245
	v_mov_b64_e32 v[46:47], v[164:165]
	v_lshlrev_b16_e32 v13, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v162, v13
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[162:163], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a242
	v_accvgpr_read_b32 v1, a243
	v_pk_fma_f32 v[124:125], v[164:165], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a240
	v_lshrrev_b32_e32 v18, 16, v212
	v_accvgpr_read_b32 v1, a241
	v_lshlrev_b16_e32 v48, 8, v18
	v_mov_b64_e32 v[68:69], v[172:173]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v48
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[168:169], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v216 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v20, a212
	;;#ASMSTART
	v_cvt_f32_f16 v172, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a238
	v_lshrrev_b32_e32 v19, 16, v20
	v_accvgpr_read_b32 v1, a239
	v_lshlrev_b16_e32 v49, 8, v19
	v_pk_fma_f32 v[18:19], v[172:173], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a236
	v_accvgpr_read_b32 v1, a237
	;;#ASMSTART
	v_cvt_f32_f16 v176, v49
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[176:177], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_write_b32 a44, v56
	v_accvgpr_read_b32 v1, a1
	v_accvgpr_write_b32 a45, v57
	v_pk_fma_f32 v[56:57], v[184:185], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v54, a206
	v_accvgpr_read_b32 v55, a207
	v_accvgpr_read_b32 v1, a7
	;;#ASMSTART
	v_cvt_f32_f16 v6, v85
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[6:7], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v226 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a232
	v_accvgpr_read_b32 v1, a233
	v_pk_fma_f32 v[48:49], v[4:5], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a184
	v_accvgpr_read_b32 v1, a185
	;;#ASMSTART
	v_cvt_f32_f16 v2, v89
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[2:3], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v3, v234 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a124
	v_accvgpr_read_b32 v1, a125
	v_pk_fma_f32 v[82:83], v[188:189], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v254
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b32_sdwa v1, v3, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[0:1], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v10
	v_accvgpr_write_b32 a1, v11
	v_pk_fma_f32 v[10:11], v[88:89], v[0:1], v[186:187] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v10
	v_accvgpr_write_b32 a7, v11
	v_pk_fma_f32 v[10:11], v[92:93], v[0:1], v[166:167] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v11
	v_accvgpr_write_b32 a124, v10
	v_pk_fma_f32 v[10:11], v[102:103], v[0:1], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v11
	v_accvgpr_write_b32 a184, v10
	v_pk_fma_f32 v[10:11], v[104:105], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v11
	v_accvgpr_write_b32 a20, v10
	v_pk_fma_f32 v[10:11], v[110:111], v[0:1], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v11
	v_accvgpr_write_b32 a126, v10
	v_pk_fma_f32 v[10:11], v[112:113], v[0:1], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v11
	v_accvgpr_write_b32 a194, v10
	v_pk_fma_f32 v[10:11], v[118:119], v[0:1], v[224:225] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v11
	v_accvgpr_write_b32 a198, v10
	v_pk_fma_f32 v[10:11], v[122:123], v[0:1], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v11
	v_accvgpr_write_b32 a18, v10
	v_pk_fma_f32 v[10:11], v[126:127], v[0:1], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v11
	v_accvgpr_write_b32 a122, v10
	v_pk_fma_f32 v[10:11], v[130:131], v[0:1], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a201, v11
	v_accvgpr_write_b32 a200, v10
	v_pk_fma_f32 v[10:11], v[134:135], v[0:1], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v11
	v_accvgpr_write_b32 a32, v10
	v_pk_fma_f32 v[10:11], v[138:139], v[0:1], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v11
	v_accvgpr_write_b32 a202, v10
	v_pk_fma_f32 v[10:11], v[142:143], v[0:1], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v11
	v_accvgpr_write_b32 a30, v10
	v_accvgpr_read_b32 v10, a60
	v_accvgpr_write_b32 a22, v62
	v_accvgpr_read_b32 v11, a61
	v_accvgpr_write_b32 a23, v63
	v_accvgpr_read_b32 v60, a204
	v_pk_fma_f32 v[10:11], v[146:147], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v61, a205
	v_accvgpr_read_b32 v62, a206
	v_accvgpr_read_b32 v63, a207
	v_accvgpr_write_b32 a205, v11
	v_accvgpr_write_b32 a204, v10
	v_accvgpr_read_b32 v10, a62
	v_accvgpr_read_b32 v11, a63
	v_pk_fma_f32 v[10:11], v[148:149], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v11
	v_accvgpr_write_b32 a206, v10
	v_accvgpr_read_b32 v10, a64
	v_accvgpr_read_b32 v11, a65
	v_pk_fma_f32 v[10:11], v[150:151], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v21, a213
	v_accvgpr_read_b32 v22, a214
	v_accvgpr_read_b32 v23, a215
	v_accvgpr_write_b32 a213, v11
	v_accvgpr_write_b32 a212, v10
	v_accvgpr_read_b32 v10, a66
	v_accvgpr_read_b32 v11, a67
	v_pk_fma_f32 v[10:11], v[152:153], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v11
	v_accvgpr_write_b32 a34, v10
	v_accvgpr_read_b32 v10, a44
	v_accvgpr_read_b32 v11, a45
	v_pk_fma_f32 v[10:11], v[154:155], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a215, v11
	v_accvgpr_write_b32 a214, v10
	v_accvgpr_read_b32 v10, a222
	v_accvgpr_read_b32 v11, a223
	v_pk_fma_f32 v[10:11], v[156:157], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v11
	v_accvgpr_write_b32 a161, v39
	v_accvgpr_write_b32 a36, v10
	v_accvgpr_read_b32 v10, a220
	v_accvgpr_write_b32 a160, v38
	v_accvgpr_write_b32 a159, v37
	v_accvgpr_write_b32 a158, v36
	v_mov_b64_e32 v[36:37], v[246:247]
	v_accvgpr_read_b32 v11, a221
	v_mov_b64_e32 v[38:39], v[248:249]
	v_pk_fma_f32 v[248:249], v[158:159], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a218
	v_accvgpr_read_b32 v11, a219
	v_pk_fma_f32 v[200:201], v[160:161], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a38
	v_accvgpr_read_b32 v11, a39
	v_pk_fma_f32 v[196:197], v[162:163], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a216
	v_accvgpr_read_b32 v11, a217
	v_pk_fma_f32 v[10:11], v[164:165], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v11
	v_accvgpr_write_b32 a38, v10
	v_accvgpr_read_b32 v10, a28
	v_accvgpr_read_b32 v11, a29
	v_pk_fma_f32 v[150:151], v[168:169], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a176
	v_accvgpr_read_b32 v11, a177
	v_pk_fma_f32 v[130:131], v[172:173], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a26
	v_accvgpr_read_b32 v11, a27
	v_pk_fma_f32 v[88:89], v[176:177], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a174
	v_accvgpr_read_b32 v11, a175
	v_pk_fma_f32 v[92:93], v[184:185], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a22
	v_accvgpr_read_b32 v11, a23
	v_pk_fma_f32 v[138:139], v[6:7], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a132
	v_mov_b64_e32 v[72:73], v[108:109]
	v_accvgpr_read_b32 v7, a133
	v_accvgpr_read_b32 v109, a91
	v_pk_fma_f32 v[74:75], v[4:5], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a108
	v_accvgpr_read_b32 v106, a88
	v_accvgpr_read_b32 v5, a109
	v_lshrrev_b32_e32 v104, 24, v106
	v_mov_b64_e32 v[10:11], v[32:33]
	v_pk_fma_f32 v[64:65], v[2:3], v[0:1], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a10
	v_lshlrev_b16_e32 v105, 8, v104
	v_lshrrev_b32_e32 v104, 24, v10
	v_accvgpr_read_b32 v3, a11
	v_lshlrev_b16_e32 v111, 8, v104
	v_and_b32_e32 v104, 0xff000000, v24
	v_pk_fma_f32 v[84:85], v[188:189], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v113, 16, v104
	v_and_b32_e32 v104, 0xff000000, v28
	v_accvgpr_read_b32 v0, a158
	v_lshrrev_b32_e32 v119, 16, v104
	v_lshrrev_b32_e32 v104, 24, v0
	v_accvgpr_read_b32 v4, a162
	v_lshlrev_b16_e32 v123, 8, v104
	v_lshrrev_b32_e32 v104, 24, v4
	v_mov_b32_e32 v147, v27
	v_lshlrev_b16_e32 v127, 8, v104
	v_and_b32_e32 v104, 0xff000000, v78
	v_mov_b64_e32 v[12:13], v[34:35]
	v_mov_b32_e32 v146, v26
	v_mov_b32_e32 v145, v25
	v_mov_b32_e32 v35, v31
	v_lshrrev_b32_e32 v135, 16, v104
	v_and_b32_e32 v104, 0xff000000, v36
	v_accvgpr_read_b32 v24, a166
	v_mov_b32_e32 v34, v30
	v_mov_b32_e32 v33, v29
	v_lshrrev_b32_e32 v143, 16, v104
	v_lshrrev_b32_e32 v104, 24, v24
	v_accvgpr_read_b32 v28, a170
	v_lshlrev_b16_e32 v149, 8, v104
	v_lshrrev_b32_e32 v104, 24, v28
	v_lshlrev_b16_e32 v153, 8, v104
	v_and_b32_e32 v104, 0xff000000, v14
	v_lshrrev_b32_e32 v155, 16, v104
	v_and_b32_e32 v104, 0xff000000, v238
	v_lshrrev_b32_e32 v157, 16, v104
	v_lshrrev_b32_e32 v104, 24, v40
	v_lshlrev_b16_e32 v159, 8, v104
	v_lshrrev_b32_e32 v104, 24, v114
	v_lshlrev_b16_e32 v161, 8, v104
	v_and_b32_e32 v104, 0xff000000, v242
	v_lshrrev_b32_e32 v163, 16, v104
	v_and_b32_e32 v104, 0xff000000, v94
	v_lshrrev_b32_e32 v165, 16, v104
	v_lshrrev_b32_e32 v104, 24, v44
	v_lshlrev_b16_e32 v164, 8, v104
	v_lshrrev_b32_e32 v104, 24, v250
	v_lshlrev_b16_e32 v160, 8, v104
	v_and_b32_e32 v104, 0xff000000, v98
	v_lshrrev_b32_e32 v162, 16, v104
	v_and_b32_e32 v104, 0xff000000, v66
	v_lshrrev_b32_e32 v158, 16, v104
	v_lshrrev_b32_e32 v104, 24, v60
	v_lshlrev_b16_e32 v156, 8, v104
	v_lshrrev_b32_e32 v104, 24, v204
	v_lshlrev_b16_e32 v152, 8, v104
	v_and_b32_e32 v104, 0xff000000, v70
	v_lshrrev_b32_e32 v154, 16, v104
	v_and_b32_e32 v104, 0xff000000, v208
	v_lshrrev_b32_e32 v148, 16, v104
	v_lshrrev_b32_e32 v104, 24, v212
	v_lshlrev_b16_e32 v142, 8, v104
	v_lshrrev_b32_e32 v104, 24, v20
	v_lshlrev_b16_e32 v126, 8, v104
	v_and_b32_e32 v104, 0xff000000, v216
	v_lshrrev_b32_e32 v134, 16, v104
	v_and_b32_e32 v104, 0xff000000, v220
	v_lshrrev_b32_e32 v122, 16, v104
	v_lshrrev_b32_e32 v104, 24, v50
	v_lshlrev_b16_e32 v118, 8, v104
	v_lshrrev_b32_e32 v104, 24, v230
	v_lshlrev_b16_e32 v102, 8, v255
	v_and_b32_e32 v103, 0xff00, v255
	v_lshlrev_b16_e32 v110, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v103, v103
	;;#ASMEND
	v_and_b32_e32 v104, 0xff000000, v226
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[110:111], v[102:103], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v51, a209
	v_accvgpr_read_b32 v52, a210
	v_accvgpr_read_b32 v53, a211
	v_lshrrev_b32_e32 v112, 16, v104
	v_accvgpr_write_b32 a209, v9
	v_accvgpr_write_b32 a208, v8
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[112:113], v[102:103], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a159
	v_accvgpr_read_b32 v2, a160
	v_accvgpr_read_b32 v3, a161
	v_accvgpr_write_b32 a161, v23
	v_accvgpr_write_b32 a133, v9
	v_accvgpr_read_b32 v29, a171
	v_accvgpr_read_b32 v30, a172
	v_accvgpr_read_b32 v31, a173
	v_accvgpr_write_b32 a175, v239
	v_accvgpr_write_b32 a171, v243
	v_accvgpr_write_b32 a160, v22
	v_accvgpr_write_b32 a159, v21
	v_accvgpr_write_b32 a132, v8
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[118:119], v[102:103], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a9
	v_accvgpr_write_b32 a176, v240
	v_accvgpr_write_b32 a177, v241
	v_accvgpr_write_b32 a172, v244
	v_accvgpr_write_b32 a173, v245
	v_mov_b32_e32 v243, v97
	v_accvgpr_write_b32 a109, v9
	v_accvgpr_read_b32 v22, a8
	v_mov_b32_e32 v242, v96
	v_mov_b32_e32 v241, v95
	v_accvgpr_write_b32 a108, v8
	;;#ASMSTART
	v_cvt_f32_f16 v122, v122
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[122:123], v[102:103], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v153
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[176:177], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a192
	v_accvgpr_write_b32 a211, v9
	v_accvgpr_read_b32 v23, a193
	v_accvgpr_write_b32 a210, v8
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[126:127], v[102:103], v[178:179] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[160:161], v[102:103], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v155
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[178:179], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a186
	v_accvgpr_read_b32 v23, a187
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[156:157], v[102:103], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v149
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[180:181], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a5
	v_accvgpr_read_b32 v5, a163
	v_accvgpr_read_b32 v6, a164
	v_accvgpr_read_b32 v7, a165
	v_accvgpr_write_b32 a165, v69
	v_accvgpr_read_b32 v22, a4
	v_accvgpr_write_b32 a164, v68
	v_accvgpr_write_b32 a163, v67
	;;#ASMSTART
	v_cvt_f32_f16 v184, v143
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[184:185], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a190
	v_accvgpr_read_b32 v23, a191
	;;#ASMSTART
	v_cvt_f32_f16 v186, v127
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[186:187], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a3
	v_accvgpr_read_b32 v22, a2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[188:189], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a188
	v_accvgpr_write_b32 a103, v53
	v_accvgpr_write_b32 a27, v9
	v_accvgpr_read_b32 v23, a189
	v_accvgpr_write_b32 a102, v52
	v_accvgpr_write_b32 a101, v51
	v_and_b32_e32 v104, 0xff000000, v234
	v_accvgpr_write_b32 a26, v8
	v_accvgpr_read_b32 v8, a24
	;;#ASMSTART
	v_cvt_f32_f16 v190, v123
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[190:191], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a182
	v_lshrrev_b32_e32 v104, 16, v104
	v_accvgpr_read_b32 v9, a25
	v_accvgpr_read_b32 v23, a183
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[104:105], v[102:103], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v161
	;;#ASMEND
	v_pk_fma_f32 v[224:225], v[168:169], v[102:103], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a196
	;;#ASMSTART
	v_cvt_f32_f16 v192, v119
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[192:193], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a180
	v_accvgpr_read_b32 v108, a90
	v_accvgpr_read_b32 v107, a89
	v_accvgpr_read_b32 v25, a167
	v_accvgpr_read_b32 v26, a168
	v_accvgpr_read_b32 v27, a169
	v_accvgpr_write_b32 a169, v101
	v_accvgpr_write_b32 a91, v73
	v_accvgpr_write_b32 a10, v20
	v_accvgpr_read_b32 v9, a197
	v_accvgpr_read_b32 v23, a181
	v_accvgpr_write_b32 a168, v100
	v_accvgpr_write_b32 a167, v99
	v_accvgpr_write_b32 a90, v72
	v_accvgpr_write_b32 a89, v71
	v_accvgpr_write_b32 a11, v21
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[142:143], v[102:103], v[170:171] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v165
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[166:167], v[102:103], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v163
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[170:171], v[102:103], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a16
	;;#ASMSTART
	v_cvt_f32_f16 v194, v111
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[194:195], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a178
	v_accvgpr_read_b32 v9, a17
	v_accvgpr_read_b32 v23, a179
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[134:135], v[102:103], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[162:163], v[102:103], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[164:165], v[102:103], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v159
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[172:173], v[102:103], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a12
	;;#ASMSTART
	v_cvt_f32_f16 v198, v113
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[198:199], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v105
	;;#ASMEND
	v_accvgpr_read_b32 v23, a15
	v_lshrrev_b32_e32 v105, 16, v255
	v_mov_b32_e32 v246, 8
	v_accvgpr_read_b32 v9, a13
	v_accvgpr_read_b32 v22, a14
	v_lshlrev_b16_e32 v105, 8, v105
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[148:149], v[102:103], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[152:153], v[102:103], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[154:155], v[102:103], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[158:159], v[102:103], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v157
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[174:175], v[102:103], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[202:203], v[102:103], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v111, v246, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v255, v111
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v254, v105
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[104:105], v[254:255], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v22
	v_accvgpr_write_b32 a5, v23
	v_pk_fma_f32 v[22:23], v[110:111], v[254:255], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v22
	v_accvgpr_write_b32 a9, v23
	v_pk_fma_f32 v[22:23], v[112:113], v[254:255], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v22
	v_accvgpr_write_b32 a15, v23
	v_pk_fma_f32 v[22:23], v[118:119], v[254:255], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a16, v22
	v_accvgpr_write_b32 a17, v23
	v_pk_fma_f32 v[22:23], v[122:123], v[254:255], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v23
	v_accvgpr_write_b32 a28, v22
	v_pk_fma_f32 v[22:23], v[126:127], v[254:255], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v23
	v_accvgpr_write_b32 a44, v22
	v_pk_fma_f32 v[22:23], v[134:135], v[254:255], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v23
	v_accvgpr_write_b32 a66, v22
	v_pk_fma_f32 v[22:23], v[142:143], v[254:255], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v23
	v_accvgpr_write_b32 a64, v22
	v_accvgpr_read_b32 v22, a38
	v_accvgpr_read_b32 v23, a39
	v_pk_fma_f32 v[22:23], v[148:149], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v23
	v_accvgpr_write_b32 a62, v22
	v_pk_fma_f32 v[22:23], v[152:153], v[254:255], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v23
	v_accvgpr_write_b32 a60, v22
	v_pk_fma_f32 v[22:23], v[154:155], v[254:255], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v23
	v_accvgpr_write_b32 a58, v22
	v_pk_fma_f32 v[22:23], v[156:157], v[254:255], v[248:249] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a179, v23
	v_accvgpr_write_b32 a178, v22
	v_accvgpr_read_b32 v22, a36
	v_accvgpr_read_b32 v23, a37
	v_pk_fma_f32 v[22:23], v[158:159], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a181, v23
	v_accvgpr_write_b32 a180, v22
	v_accvgpr_read_b32 v22, a214
	v_accvgpr_read_b32 v23, a215
	v_pk_fma_f32 v[22:23], v[160:161], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a183, v23
	v_accvgpr_write_b32 a182, v22
	v_accvgpr_read_b32 v22, a34
	v_accvgpr_read_b32 v23, a35
	v_pk_fma_f32 v[22:23], v[162:163], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a187, v23
	v_accvgpr_write_b32 a186, v22
	v_accvgpr_read_b32 v22, a212
	v_accvgpr_read_b32 v23, a213
	v_pk_fma_f32 v[22:23], v[164:165], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v23
	v_accvgpr_write_b32 a212, v22
	v_accvgpr_read_b32 v22, a206
	v_accvgpr_read_b32 v23, a207
	v_pk_fma_f32 v[248:249], v[166:167], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a204
	v_accvgpr_read_b32 v23, a205
	v_pk_fma_f32 v[92:93], v[168:169], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a30
	v_accvgpr_read_b32 v23, a31
	v_accvgpr_read_b32 v105, a7
	v_pk_fma_f32 v[22:23], v[170:171], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v104, a6
	v_accvgpr_write_b32 a31, v23
	v_pk_fma_f32 v[200:201], v[198:199], v[254:255], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v105, a1
	v_accvgpr_write_b32 a30, v22
	v_accvgpr_read_b32 v22, a202
	v_accvgpr_read_b32 v104, a0
	v_accvgpr_read_b32 v23, a203
	v_pk_fma_f32 v[196:197], v[202:203], v[254:255], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v104, 8, v182
	v_and_b32_e32 v105, 0xff00, v182
	v_lshlrev_b16_e32 v110, 8, v107
	v_pk_fma_f32 v[88:89], v[172:173], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a32
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v105, v105
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[110:111], v[104:105], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v111, 8, v145
	v_accvgpr_read_b32 v23, a33
	;;#ASMSTART
	v_cvt_f32_f16 v112, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v11
	v_pk_fma_f32 v[84:85], v[174:175], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a200
	;;#ASMSTART
	v_cvt_f32_f16 v118, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v33
	v_accvgpr_read_b32 v23, a201
	;;#ASMSTART
	v_cvt_f32_f16 v122, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v1
	v_pk_fma_f32 v[56:57], v[176:177], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a122
	;;#ASMSTART
	v_cvt_f32_f16 v126, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v79
	v_accvgpr_read_b32 v23, a123
	;;#ASMSTART
	v_cvt_f32_f16 v134, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v5
	v_pk_fma_f32 v[22:23], v[178:179], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v37
	v_accvgpr_write_b32 a33, v23
	v_accvgpr_write_b32 a231, v147
	;;#ASMSTART
	v_cvt_f32_f16 v148, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v25
	v_accvgpr_write_b32 a32, v22
	v_accvgpr_read_b32 v23, a19
	v_accvgpr_write_b32 a230, v146
	v_accvgpr_write_b32 a229, v145
	;;#ASMSTART
	v_cvt_f32_f16 v152, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v15
	v_mov_b32_e32 v147, v17
	v_accvgpr_read_b32 v22, a18
	v_mov_b32_e32 v146, v16
	v_mov_b32_e32 v145, v15
	;;#ASMSTART
	v_cvt_f32_f16 v154, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v29
	v_accvgpr_read_b32 v15, a175
	v_pk_fma_f32 v[244:245], v[180:181], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a198
	v_accvgpr_write_b32 a223, v31
	;;#ASMSTART
	v_cvt_f32_f16 v156, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v15
	v_accvgpr_read_b32 v23, a199
	v_accvgpr_write_b32 a199, v3
	v_accvgpr_write_b32 a222, v30
	v_accvgpr_write_b32 a221, v29
	;;#ASMSTART
	v_cvt_f32_f16 v158, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v41
	v_accvgpr_read_b32 v29, a171
	v_accvgpr_write_b32 a198, v2
	v_accvgpr_write_b32 a197, v1
	v_pk_fma_f32 v[0:1], v[126:127], v[104:105], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v29
	v_accvgpr_write_b32 a251, v1
	;;#ASMSTART
	v_cvt_f32_f16 v162, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v115
	v_accvgpr_write_b32 a235, v35
	v_accvgpr_write_b32 a250, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[104:105], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v241
	v_pk_fma_f32 v[48:49], v[184:185], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a194
	v_accvgpr_write_b32 a234, v34
	v_accvgpr_write_b32 a233, v33
	v_accvgpr_write_b32 a3, v1
	;;#ASMSTART
	v_cvt_f32_f16 v166, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v45
	v_accvgpr_read_b32 v33, a167
	v_accvgpr_read_b32 v23, a195
	v_accvgpr_write_b32 a195, v13
	v_accvgpr_write_b32 a2, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[104:105], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v27
	;;#ASMSTART
	v_cvt_f32_f16 v168, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v33
	v_accvgpr_write_b32 a194, v12
	v_accvgpr_write_b32 a193, v11
	v_pk_fma_f32 v[10:11], v[118:119], v[104:105], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a206, v26
	v_accvgpr_write_b32 a205, v25
	v_pk_fma_f32 v[58:59], v[166:167], v[104:105], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[168:169], v[104:105], v[70:71] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v251
	v_accvgpr_read_b32 v25, a163
	v_mov_b32_e32 v73, v63
	v_pk_fma_f32 v[68:69], v[186:187], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a126
	v_accvgpr_write_b32 a241, v11
	v_accvgpr_write_b32 a1, v1
	v_pk_fma_f32 v[0:1], v[148:149], v[104:105], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v25
	v_mov_b32_e32 v71, v61
	v_accvgpr_read_b32 v23, a127
	v_accvgpr_write_b32 a240, v10
	v_pk_fma_f32 v[10:11], v[122:123], v[104:105], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v1
	v_pk_fma_f32 v[50:51], v[172:173], v[104:105], v[238:239] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v71
	;;#ASMSTART
	v_cvt_f32_f16 v176, v111
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[176:177], v[104:105], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v131, a91
	v_accvgpr_write_b32 a126, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[104:105], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v129, a89
	v_accvgpr_write_b32 a25, v1
	v_lshlrev_b32_e32 v111, 8, v129
	v_accvgpr_write_b32 a24, v0
	v_pk_fma_f32 v[0:1], v[154:155], v[104:105], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v205
	v_accvgpr_write_b32 a23, v1
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v209
	v_pk_fma_f32 v[124:125], v[188:189], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a21
	v_accvgpr_write_b32 a191, v109
	v_accvgpr_write_b32 a22, v0
	;;#ASMSTART
	v_cvt_f32_f16 v184, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v213
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_read_b32 v22, a20
	v_accvgpr_write_b32 a190, v108
	v_accvgpr_write_b32 a189, v107
	;;#ASMSTART
	v_cvt_f32_f16 v186, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v217
	v_accvgpr_read_b32 v107, a159
	v_accvgpr_read_b32 v1, a27
	v_pk_fma_f32 v[74:75], v[190:191], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a184
	v_accvgpr_read_b32 v64, a124
	v_pk_fma_f32 v[66:67], v[164:165], v[104:105], v[224:225] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v107
	;;#ASMSTART
	v_cvt_f32_f16 v190, v111
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[190:191], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v225, v223
	v_accvgpr_read_b32 v0, a210
	v_accvgpr_read_b32 v23, a185
	v_accvgpr_read_b32 v65, a125
	v_mov_b32_e32 v224, v222
	v_mov_b32_e32 v223, v221
	v_accvgpr_read_b32 v1, a211
	v_pk_fma_f32 v[22:23], v[192:193], v[254:255], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[194:195], v[254:255], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[162:163], v[104:105], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[186:187], v[104:105], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[188:189], v[104:105], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v111, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v192, v111
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[192:193], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v99, a101
	v_accvgpr_read_b32 v0, a108
	v_pk_fma_f32 v[52:53], v[170:171], v[104:105], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v18, 8, v99
	v_accvgpr_read_b32 v1, a109
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[18:19], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a132
	v_accvgpr_write_b32 a243, v11
	v_accvgpr_read_b32 v1, a133
	v_accvgpr_write_b32 a242, v10
	v_lshlrev_b32_e32 v19, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v194, v19
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[194:195], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a208
	v_lshlrev_b16_e32 v19, 8, v231
	v_accvgpr_read_b32 v1, a209
	v_pk_fma_f32 v[90:91], v[112:113], v[104:105], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[158:159], v[104:105], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v19
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[198:199], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v19, 8, v235
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_write_b32 a237, v103
	v_accvgpr_write_b32 a12, v90
	;;#ASMSTART
	v_cvt_f32_f16 v202, v19
	;;#ASMEND
	v_accvgpr_read_b32 v1, a11
	v_lshrrev_b32_e32 v19, 16, v182
	v_accvgpr_write_b32 a236, v102
	v_accvgpr_write_b32 a13, v91
	v_pk_fma_f32 v[102:103], v[156:157], v[104:105], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[160:161], v[104:105], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[174:175], v[104:105], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[178:179], v[104:105], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[180:181], v[104:105], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[184:185], v[104:105], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[202:203], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v19, 8, v19
	v_lshlrev_b32_sdwa v70, v246, v182 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v105, v70
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v104, v19
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[104:105], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v1
	v_accvgpr_write_b32 a34, v0
	v_pk_fma_f32 v[0:1], v[112:113], v[104:105], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_accvgpr_write_b32 a38, v0
	v_pk_fma_f32 v[0:1], v[118:119], v[104:105], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v1
	v_accvgpr_write_b32 a36, v0
	v_pk_fma_f32 v[0:1], v[122:123], v[104:105], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v1
	v_accvgpr_write_b32 a46, v0
	v_pk_fma_f32 v[0:1], v[126:127], v[104:105], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a41, v1
	v_accvgpr_write_b32 a40, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[104:105], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v1
	v_accvgpr_write_b32 a42, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[104:105], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[104:105], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v1
	v_accvgpr_write_b32 a50, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[104:105], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a53, v1
	v_accvgpr_write_b32 a52, v0
	v_accvgpr_read_b32 v0, a32
	v_accvgpr_read_b32 v1, a33
	v_pk_fma_f32 v[0:1], v[154:155], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v1
	v_accvgpr_write_b32 a54, v0
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_read_b32 v1, a31
	v_pk_fma_f32 v[86:87], v[162:163], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a212
	v_accvgpr_read_b32 v1, a213
	v_mov_b32_e32 v72, v62
	v_pk_fma_f32 v[62:63], v[168:169], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a186
	v_accvgpr_read_b32 v1, a187
	v_pk_fma_f32 v[74:75], v[170:171], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a182
	v_accvgpr_read_b32 v1, a183
	v_pk_fma_f32 v[140:141], v[172:173], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a180
	v_accvgpr_read_b32 v1, a181
	v_pk_fma_f32 v[68:69], v[174:175], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a178
	v_accvgpr_read_b32 v1, a179
	v_pk_fma_f32 v[110:111], v[176:177], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a58
	v_accvgpr_read_b32 v1, a59
	v_pk_fma_f32 v[244:245], v[178:179], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a60
	v_accvgpr_read_b32 v1, a61
	v_pk_fma_f32 v[64:65], v[180:181], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a62
	v_accvgpr_read_b32 v1, a63
	v_pk_fma_f32 v[48:49], v[184:185], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_accvgpr_read_b32 v1, a65
	v_pk_fma_f32 v[200:201], v[156:157], v[104:105], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[186:187], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_accvgpr_read_b32 v1, a67
	v_pk_fma_f32 v[196:197], v[158:159], v[104:105], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[188:189], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a44
	v_accvgpr_read_b32 v1, a45
	v_pk_fma_f32 v[94:95], v[160:161], v[104:105], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[190:191], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_read_b32 v1, a29
	v_pk_fma_f32 v[60:61], v[164:165], v[104:105], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[192:193], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[18:19], v[18:19], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[112:113], v[194:195], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_write_b32 a203, v7
	v_accvgpr_read_b32 v1, a9
	v_accvgpr_write_b32 a202, v6
	v_accvgpr_write_b32 a201, v5
	v_pk_fma_f32 v[6:7], v[198:199], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[220:221], v[166:167], v[104:105], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[202:203], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v183
	v_and_b32_e32 v1, 0xff00, v183
	;;#ASMSTART
	v_cvt_f32_f16 v118, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v235
	;;#ASMSTART
	v_cvt_f32_f16 v119, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v70, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[70:71], v[118:119], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a16, v0
	v_lshrrev_b32_sdwa v4, v246, v231 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v82, v4
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[82:83], v[118:119], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_and_b32_e32 v4, 0xff00, v227
	;;#ASMSTART
	v_cvt_f32_f16 v8, v4
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[8:9], v[118:119], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a239, v1
	v_accvgpr_write_b32 a238, v0
	v_lshrrev_b32_sdwa v9, v246, v99 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v10, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[10:11], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v1
	v_accvgpr_write_b32 a244, v0
	v_and_b32_e32 v9, 0xff00, v223
	;;#ASMSTART
	v_cvt_f32_f16 v12, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[12:13], v[118:119], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a247, v1
	v_accvgpr_write_b32 a246, v0
	v_lshrrev_b32_sdwa v9, v246, v107 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v126, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[126:127], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a253, v1
	v_and_b32_e32 v9, 0xff00, v217
	v_accvgpr_write_b32 a252, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[118:119], v[138:139] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v9, v246, v213 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a255, v1
	;;#ASMSTART
	v_cvt_f32_f16 v142, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v209
	v_accvgpr_write_b32 a254, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[118:119], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v205 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a15, v1
	;;#ASMSTART
	v_cvt_f32_f16 v152, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v129
	v_accvgpr_read_b32 v108, a160
	v_accvgpr_read_b32 v109, a161
	v_accvgpr_read_b32 v100, a102
	v_accvgpr_read_b32 v101, a103
	v_accvgpr_write_b32 a101, v231
	v_accvgpr_write_b32 a159, v227
	v_accvgpr_write_b32 a14, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[118:119], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v71 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a102, v232
	v_accvgpr_write_b32 a103, v233
	v_accvgpr_write_b32 a160, v228
	v_accvgpr_write_b32 a161, v229
	v_accvgpr_write_b32 a11, v1
	;;#ASMSTART
	v_cvt_f32_f16 v156, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v25
	v_mov_b32_e32 v229, v251
	v_accvgpr_write_b32 a10, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[118:119], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v125, v47
	v_accvgpr_read_b32 v27, a165
	v_accvgpr_write_b32 a9, v1
	;;#ASMSTART
	v_cvt_f32_f16 v160, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v33
	v_mov_b32_e32 v123, v45
	v_accvgpr_read_b32 v26, a164
	v_accvgpr_write_b32 a8, v0
	v_pk_fma_f32 v[0:1], v[154:155], v[118:119], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a211, v27
	;;#ASMSTART
	v_cvt_f32_f16 v162, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v123 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v130, a90
	v_accvgpr_write_b32 a89, v235
	v_accvgpr_write_b32 a187, v1
	v_accvgpr_write_b32 a210, v26
	v_accvgpr_write_b32 a209, v25
	;;#ASMSTART
	v_cvt_f32_f16 v164, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v241
	v_mov_b32_e32 v25, v115
	v_accvgpr_write_b32 a90, v236
	v_accvgpr_write_b32 a91, v237
	v_accvgpr_write_b32 a186, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[118:119], v[238:239] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v25 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v239, v43
	;;#ASMSTART
	v_cvt_f32_f16 v168, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v29
	v_mov_b32_e32 v237, v41
	;;#ASMSTART
	v_cvt_f32_f16 v170, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v237 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v235, a223
	;;#ASMSTART
	v_cvt_f32_f16 v172, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v15
	v_accvgpr_read_b32 v233, a221
	v_accvgpr_read_b32 v2, a22
	v_accvgpr_read_b32 v34, a168
	v_accvgpr_read_b32 v35, a169
	v_accvgpr_write_b32 a167, v223
	;;#ASMSTART
	v_cvt_f32_f16 v174, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v246, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v3, a23
	v_accvgpr_write_b32 a168, v224
	v_accvgpr_write_b32 a169, v225
	;;#ASMSTART
	v_cvt_f32_f16 v176, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v145
	;;#ASMSTART
	v_cvt_f32_f16 v178, v9
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[178:179], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v227, a207
	v_accvgpr_read_b32 v2, a24
	v_accvgpr_write_b32 a185, v131
	v_accvgpr_read_b32 v225, a205
	v_accvgpr_read_b32 v3, a25
	v_accvgpr_write_b32 a165, v101
	v_accvgpr_write_b32 a184, v130
	v_accvgpr_write_b32 a183, v129
	v_pk_fma_f32 v[128:129], v[170:171], v[118:119], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v9, v246, v225 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v9
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[180:181], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a126
	v_accvgpr_write_b32 a164, v100
	v_accvgpr_write_b32 a163, v99
	v_mov_b32_e32 v99, v205
	v_accvgpr_read_b32 v3, a127
	v_mov_b32_e32 v100, v206
	v_mov_b32_e32 v101, v207
	v_pk_fma_f32 v[130:131], v[168:169], v[118:119], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v9, 0xff00, v37
	;;#ASMSTART
	v_cvt_f32_f16 v184, v9
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[184:185], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v207, a203
	v_accvgpr_read_b32 v3, a1
	v_accvgpr_write_b32 a179, v209
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_read_b32 v205, a201
	v_accvgpr_read_b32 v2, a0
	v_accvgpr_write_b32 a180, v210
	v_accvgpr_write_b32 a181, v211
	v_accvgpr_write_b32 a4, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[118:119], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[166:167], v[118:119], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v9, v246, v205 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v186, v9
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[186:187], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v211, v81
	v_accvgpr_read_b32 v2, a2
	v_accvgpr_write_b32 a7, v1
	v_mov_b32_e32 v209, v79
	v_accvgpr_read_b32 v3, a3
	v_accvgpr_write_b32 a6, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[118:119], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[164:165], v[118:119], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v9, 0xff00, v209
	;;#ASMSTART
	v_cvt_f32_f16 v188, v9
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[188:189], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v249, a199
	v_accvgpr_read_b32 v2, a250
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_read_b32 v247, a197
	v_accvgpr_read_b32 v3, a251
	v_accvgpr_read_b32 v16, a176
	v_accvgpr_read_b32 v17, a177
	v_accvgpr_read_b32 v30, a172
	v_accvgpr_read_b32 v31, a173
	v_accvgpr_write_b32 a173, v109
	v_accvgpr_write_b32 a175, v217
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[118:119], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v9, v246, v247 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v190, v9
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[190:191], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a242
	v_accvgpr_write_b32 a172, v108
	v_accvgpr_write_b32 a171, v107
	v_accvgpr_write_b32 a176, v218
	v_accvgpr_write_b32 a177, v219
	v_mov_b32_e32 v107, v213
	v_accvgpr_read_b32 v217, a233
	v_accvgpr_read_b32 v3, a243
	v_mov_b32_e32 v108, v214
	v_mov_b32_e32 v109, v215
	v_and_b32_e32 v9, 0xff00, v217
	;;#ASMSTART
	v_cvt_f32_f16 v192, v9
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[192:193], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v215, a195
	v_accvgpr_read_b32 v2, a240
	v_mov_b32_e32 v230, v252
	v_mov_b32_e32 v231, v253
	v_accvgpr_read_b32 v213, a193
	v_accvgpr_read_b32 v3, a241
	v_accvgpr_read_b32 v253, a231
	v_pk_fma_f32 v[4:5], v[174:175], v[118:119], v[96:97] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v9, v246, v213 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v194, v9
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[194:195], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v251, a229
	v_accvgpr_read_b32 v2, a12
	v_mov_b32_e32 v26, v116
	v_mov_b32_e32 v27, v117
	v_and_b32_e32 v9, 0xff00, v251
	v_accvgpr_read_b32 v3, a13
	v_accvgpr_read_b32 v115, a189
	v_pk_fma_f32 v[120:121], v[172:173], v[118:119], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v9
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[198:199], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v9, v246, v115 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v2, a236
	v_accvgpr_write_b32 a19, v1
	;;#ASMSTART
	v_cvt_f32_f16 v202, v9
	;;#ASMEND
	v_accvgpr_read_b32 v3, a237
	v_lshrrev_b32_e32 v9, 16, v183
	v_accvgpr_write_b32 a18, v0
	v_pk_fma_f32 v[0:1], v[176:177], v[118:119], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[202:203], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v11, v246, v183 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v119, v11
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v118, v9
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[82:83], v[118:119], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v116, a190
	v_accvgpr_read_b32 v117, a191
	v_accvgpr_write_b32 a189, v3
	v_accvgpr_write_b32 a188, v2
	v_pk_fma_f32 v[2:3], v[8:9], v[118:119], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v3
	v_accvgpr_write_b32 a227, v17
	v_accvgpr_write_b32 a190, v2
	v_pk_fma_f32 v[2:3], v[10:11], v[118:119], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a226, v16
	v_accvgpr_write_b32 a225, v15
	v_mov_b32_e32 v13, v37
	v_accvgpr_read_b32 v214, a194
	v_accvgpr_write_b32 a193, v3
	v_accvgpr_write_b32 a192, v2
	v_pk_fma_f32 v[2:3], v[12:13], v[118:119], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v3
	v_accvgpr_write_b32 a194, v2
	v_pk_fma_f32 v[2:3], v[126:127], v[118:119], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v248, a198
	v_accvgpr_write_b32 a197, v3
	v_accvgpr_write_b32 a196, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[118:119], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v3
	v_accvgpr_write_b32 a198, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[118:119], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v206, a202
	v_accvgpr_write_b32 a201, v3
	v_accvgpr_write_b32 a200, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[118:119], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v3
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[2:3], v[152:153], v[118:119], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v3
	v_accvgpr_write_b32 a202, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[118:119], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v226, a206
	v_accvgpr_write_b32 a205, v3
	v_accvgpr_write_b32 a204, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[118:119], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_write_b32 a3, v3
	v_pk_fma_f32 v[2:3], v[158:159], v[118:119], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v3
	v_accvgpr_write_b32 a126, v2
	v_pk_fma_f32 v[2:3], v[160:161], v[118:119], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v3
	v_accvgpr_write_b32 a132, v2
	v_pk_fma_f32 v[2:3], v[162:163], v[118:119], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v3
	v_accvgpr_write_b32 a206, v2
	v_pk_fma_f32 v[2:3], v[164:165], v[118:119], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v3
	v_accvgpr_write_b32 a24, v2
	v_pk_fma_f32 v[2:3], v[166:167], v[118:119], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v3
	v_accvgpr_write_b32 a108, v2
	v_pk_fma_f32 v[2:3], v[168:169], v[118:119], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v3
	v_accvgpr_write_b32 a122, v2
	v_pk_fma_f32 v[2:3], v[170:171], v[118:119], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v3
	v_accvgpr_write_b32 a22, v2
	v_pk_fma_f32 v[2:3], v[172:173], v[118:119], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v3
	v_accvgpr_write_b32 a32, v2
	v_pk_fma_f32 v[2:3], v[174:175], v[118:119], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v3
	v_accvgpr_write_b32 a26, v2
	v_pk_fma_f32 v[2:3], v[176:177], v[118:119], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v3
	v_accvgpr_write_b32 a30, v2
	v_accvgpr_read_b32 v2, a54
	v_accvgpr_read_b32 v3, a55
	v_pk_fma_f32 v[2:3], v[178:179], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v3
	v_accvgpr_write_b32 a28, v2
	v_accvgpr_read_b32 v2, a52
	v_accvgpr_read_b32 v3, a53
	v_pk_fma_f32 v[244:245], v[180:181], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a50
	v_accvgpr_read_b32 v3, a51
	v_mov_b32_e32 v238, v42
	v_pk_fma_f32 v[40:41], v[184:185], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a48
	v_accvgpr_read_b32 v3, a49
	v_pk_fma_f32 v[136:137], v[186:187], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a42
	v_accvgpr_read_b32 v3, a43
	v_pk_fma_f32 v[112:113], v[188:189], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a40
	v_lshrrev_b32_e32 v8, 16, v225
	v_accvgpr_read_b32 v3, a41
	v_lshlrev_b16_e32 v149, 8, v8
	v_lshrrev_b32_e32 v8, 16, v233
	v_pk_fma_f32 v[126:127], v[190:191], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a46
	v_lshlrev_b16_e32 v152, 8, v8
	v_lshrrev_b32_e32 v8, 16, v237
	v_accvgpr_read_b32 v3, a47
	v_lshlrev_b16_e32 v153, 8, v8
	v_lshrrev_b32_e32 v8, 16, v25
	v_pk_fma_f32 v[110:111], v[192:193], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a36
	v_lshlrev_b16_e32 v155, 8, v8
	v_lshrrev_b32_e32 v8, 16, v123
	v_mov_b32_e32 v21, v71
	v_accvgpr_read_b32 v3, a37
	v_lshlrev_b16_e32 v157, 8, v8
	v_lshrrev_b32_e32 v8, 16, v229
	v_pk_fma_f32 v[142:143], v[194:195], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a38
	v_lshlrev_b16_e32 v159, 8, v8
	v_lshrrev_b32_e32 v8, 16, v21
	v_accvgpr_read_b32 v3, a39
	v_lshlrev_b16_e32 v161, 8, v8
	v_lshrrev_b32_e32 v8, 16, v99
	v_mov_b32_e32 v93, v107
	v_mov_b32_e32 v22, v72
	v_mov_b32_e32 v23, v73
	v_pk_fma_f32 v[16:17], v[70:71], v[118:119], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[198:199], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a34
	v_mov_b32_e32 v69, v225
	v_lshlrev_b16_e32 v163, 8, v8
	v_lshrrev_b32_e32 v8, 16, v107
	v_mov_b32_e32 v94, v108
	v_mov_b32_e32 v95, v109
	v_accvgpr_read_b32 v107, a171
	v_mov_b32_e32 v14, v38
	v_mov_b32_e32 v15, v39
	v_accvgpr_read_b32 v3, a35
	v_accvgpr_read_b32 v18, a248
	v_mov_b32_e32 v70, v226
	v_mov_b32_e32 v71, v227
	v_lshlrev_b16_e32 v165, 8, v8
	v_lshrrev_b32_e32 v8, 16, v107
	v_accvgpr_read_b32 v37, a163
	v_accvgpr_read_b32 v225, a103
	v_pk_fma_f32 v[104:105], v[202:203], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v18
	v_lshlrev_b16_e32 v12, 8, v8
	v_lshrrev_b32_e32 v8, 16, v37
	v_accvgpr_read_b32 v223, a101
	v_and_b32_e32 v3, 0xff00, v18
	;;#ASMSTART
	v_cvt_f32_f16 v118, v2
	;;#ASMEND
	v_lshrrev_b32_e32 v2, 16, v115
	v_lshlrev_b16_e32 v169, 8, v8
	v_lshrrev_b32_e32 v8, 16, v223
	;;#ASMSTART
	v_cvt_f32_f16 v119, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v2, 8, v2
	v_lshrrev_b32_e32 v3, 16, v213
	v_accvgpr_read_b32 v61, a221
	v_lshlrev_b16_e32 v171, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v148, v2
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[148:149], v[118:119], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a215, v35
	v_accvgpr_read_b32 v234, a222
	v_lshlrev_b16_e32 v3, 8, v3
	v_accvgpr_read_b32 v62, a222
	v_accvgpr_read_b32 v63, a223
	v_accvgpr_write_b32 a221, v9
	v_lshlrev_b32_sdwa v2, v246, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a214, v34
	v_accvgpr_write_b32 a213, v33
	v_accvgpr_write_b32 a220, v8
	v_accvgpr_read_b32 v33, a229
	;;#ASMSTART
	v_cvt_f32_f16 v102, v2
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[102:103], v[118:119], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v3
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[90:91], v[118:119], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v252, a230
	v_accvgpr_read_b32 v34, a230
	v_accvgpr_read_b32 v35, a231
	v_accvgpr_write_b32 a229, v3
	v_accvgpr_write_b32 a228, v2
	v_lshlrev_b32_sdwa v2, v246, v217 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v96, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[96:97], v[118:119], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v31
	v_lshrrev_b32_e32 v6, 16, v247
	v_accvgpr_write_b32 a231, v3
	v_accvgpr_write_b32 a218, v30
	v_accvgpr_write_b32 a217, v29
	v_lshlrev_b16_e32 v6, 8, v6
	v_accvgpr_read_b32 v29, a233
	v_accvgpr_write_b32 a230, v2
	;;#ASMSTART
	v_cvt_f32_f16 v50, v6
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[50:51], v[118:119], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v218, a234
	v_accvgpr_read_b32 v219, a235
	v_accvgpr_read_b32 v30, a234
	v_accvgpr_read_b32 v31, a235
	v_accvgpr_write_b32 a233, v3
	v_accvgpr_write_b32 a232, v2
	v_lshlrev_b32_sdwa v2, v246, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v52, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[52:53], v[118:119], v[54:55] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v124, v46
	v_lshrrev_b32_e32 v7, 16, v205
	v_mov_b32_e32 v43, v205
	v_accvgpr_write_b32 a235, v3
	v_mov_b32_e32 v44, v206
	v_mov_b32_e32 v45, v207
	v_lshlrev_b16_e32 v7, 8, v7
	v_accvgpr_write_b32 a234, v2
	;;#ASMSTART
	v_cvt_f32_f16 v54, v7
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[54:55], v[118:119], v[58:59] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v207, v15
	v_accvgpr_write_b32 a237, v3
	v_mov_b32_e32 v205, v13
	v_mov_b32_e32 v201, v147
	v_accvgpr_write_b32 a223, v9
	v_accvgpr_write_b32 a236, v2
	v_lshlrev_b32_sdwa v6, v246, v205 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v58, v6
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[58:59], v[118:119], v[66:67] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v199, v145
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a222, v8
	v_accvgpr_write_b32 a241, v3
	v_lshlrev_b32_sdwa v51, v246, v199 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a251, v1
	v_accvgpr_read_b32 v9, a225
	v_accvgpr_write_b32 a240, v2
	;;#ASMSTART
	v_cvt_f32_f16 v66, v149
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[66:67], v[118:119], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v76, v51
	;;#ASMEND
	v_accvgpr_write_b32 a250, v0
	v_lshlrev_b32_sdwa v51, v246, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v51
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[118:119], v[4:5] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v83, v229
	v_accvgpr_read_b32 v10, a226
	v_accvgpr_read_b32 v11, a227
	v_accvgpr_write_b32 a225, v1
	v_mov_b32_e32 v84, v230
	v_mov_b32_e32 v85, v231
	v_accvgpr_write_b32 a224, v0
	;;#ASMSTART
	v_cvt_f32_f16 v156, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[118:119], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v231, a219
	v_accvgpr_write_b32 a227, v1
	v_accvgpr_read_b32 v229, a217
	v_accvgpr_write_b32 a226, v0
	v_lshlrev_b32_sdwa v51, v246, v229 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v51
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[118:119], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v230, a218
	v_accvgpr_write_b32 a217, v1
	v_accvgpr_write_b32 a216, v0
	v_mov_b32_e32 v5, v241
	v_accvgpr_read_b32 v221, a215
	v_accvgpr_read_b32 v0, a18
	v_mov_b32_e32 v133, v213
	v_lshlrev_b32_sdwa v51, v246, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v219, a213
	v_accvgpr_read_b32 v1, a19
	v_mov_b32_e32 v134, v214
	v_mov_b32_e32 v135, v215
	v_mov_b32_e32 v75, v27
	;;#ASMSTART
	v_cvt_f32_f16 v162, v51
	;;#ASMEND
	v_lshlrev_b32_sdwa v51, v246, v219 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v51
	;;#ASMEND
	v_pk_fma_f32 v[214:215], v[166:167], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a20
	v_mov_b32_e32 v210, v80
	v_mov_b32_e32 v74, v26
	v_mov_b32_e32 v73, v25
	v_mov_b32_e32 v25, v209
	v_accvgpr_read_b32 v1, a21
	v_mov_b32_e32 v26, v210
	v_mov_b32_e32 v27, v211
	;;#ASMSTART
	v_cvt_f32_f16 v168, v159
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[168:169], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_write_b32 a243, v3
	v_accvgpr_read_b32 v181, a209
	v_accvgpr_read_b32 v1, a7
	v_accvgpr_write_b32 a242, v2
	v_pk_fma_f32 v[2:3], v[76:77], v[118:119], v[254:255] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v51, v246, v181 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v51
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[170:171], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v19, a249
	v_mov_b32_e32 v206, v14
	v_accvgpr_write_b32 a249, v3
	v_accvgpr_read_b32 v1, a5
	v_accvgpr_read_b32 v14, a186
	v_mov_b32_e32 v47, v247
	v_mov_b32_e32 v200, v146
	v_accvgpr_write_b32 a248, v2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v161
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[172:173], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a183
	v_accvgpr_read_b32 v15, a187
	v_mov_b32_e32 v48, v248
	v_mov_b32_e32 v49, v249
	v_lshlrev_b32_sdwa v51, v246, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v51
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[174:175], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v15, a9
	v_accvgpr_read_b32 v251, a181
	;;#ASMSTART
	v_cvt_f32_f16 v186, v12
	;;#ASMEND
	v_accvgpr_read_b32 v12, a252
	v_mov_b32_e32 v79, v237
	v_accvgpr_read_b32 v14, a8
	v_accvgpr_read_b32 v249, a179
	v_accvgpr_read_b32 v213, a177
	v_accvgpr_read_b32 v13, a253
	v_mov_b32_e32 v80, v238
	v_mov_b32_e32 v81, v239
	;;#ASMSTART
	v_cvt_f32_f16 v160, v155
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[160:161], v[118:119], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v163
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[176:177], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v51, v246, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v15, a11
	v_accvgpr_read_b32 v211, a175
	v_pk_fma_f32 v[130:131], v[186:187], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a169
	v_accvgpr_read_b32 v12, a246
	;;#ASMSTART
	v_cvt_f32_f16 v178, v51
	;;#ASMEND
	v_accvgpr_read_b32 v14, a10
	v_lshlrev_b32_sdwa v51, v246, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v235, a167
	v_accvgpr_read_b32 v13, a247
	;;#ASMSTART
	v_cvt_f32_f16 v164, v157
	;;#ASMEND
	v_pk_fma_f32 v[216:217], v[164:165], v[118:119], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[178:179], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a14
	;;#ASMSTART
	v_cvt_f32_f16 v184, v51
	;;#ASMEND
	v_lshlrev_b32_sdwa v51, v246, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v51
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[188:189], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a244
	v_mov_b32_e32 v6, v242
	v_mov_b32_e32 v7, v243
	v_accvgpr_read_b32 v15, a15
	v_accvgpr_read_b32 v13, a245
	v_accvgpr_read_b32 v243, a161
	v_mov_b32_e32 v89, v23
	;;#ASMSTART
	v_cvt_f32_f16 v180, v165
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[180:181], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a254
	;;#ASMSTART
	v_cvt_f32_f16 v190, v169
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[190:191], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v241, a159
	v_accvgpr_read_b32 v12, a238
	v_mov_b32_e32 v88, v22
	v_mov_b32_e32 v87, v21
	v_accvgpr_read_b32 v15, a255
	v_lshlrev_b32_sdwa v51, v246, v241 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v13, a239
	v_accvgpr_read_b32 v21, a89
	v_pk_fma_f32 v[232:233], v[162:163], v[118:119], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[184:185], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v51
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[192:193], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a124
	v_lshlrev_b32_sdwa v51, v246, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v14, a16
	v_accvgpr_read_b32 v13, a125
	;;#ASMSTART
	v_cvt_f32_f16 v198, v51
	;;#ASMEND
	v_accvgpr_read_b32 v15, a17
	v_lshrrev_b32_e32 v51, 16, v18
	;;#ASMSTART
	v_cvt_f32_f16 v194, v171
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[194:195], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[198:199], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v51, 8, v51
	v_lshlrev_b32_sdwa v53, v246, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v119, v53
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v118, v51
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[148:149], v[118:119], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v14
	v_accvgpr_write_b32 a7, v15
	v_pk_fma_f32 v[14:15], v[102:103], v[118:119], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v15
	v_accvgpr_write_b32 a244, v14
	v_pk_fma_f32 v[14:15], v[90:91], v[118:119], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a247, v15
	v_accvgpr_write_b32 a246, v14
	v_pk_fma_f32 v[14:15], v[96:97], v[118:119], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v14
	v_accvgpr_write_b32 a1, v15
	v_pk_fma_f32 v[14:15], v[50:51], v[118:119], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a253, v15
	v_accvgpr_write_b32 a252, v14
	v_pk_fma_f32 v[14:15], v[54:55], v[118:119], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a255, v15
	v_accvgpr_write_b32 a254, v14
	v_accvgpr_read_b32 v14, a28
	v_accvgpr_read_b32 v15, a29
	v_pk_fma_f32 v[102:103], v[76:77], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a30
	v_accvgpr_read_b32 v15, a31
	v_pk_fma_f32 v[90:91], v[152:153], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a26
	v_accvgpr_read_b32 v15, a27
	v_pk_fma_f32 v[148:149], v[66:67], v[118:119], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[154:155], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a32
	v_accvgpr_read_b32 v15, a33
	v_pk_fma_f32 v[196:197], v[58:59], v[118:119], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[156:157], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a22
	v_accvgpr_read_b32 v15, a23
	v_pk_fma_f32 v[54:55], v[158:159], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a122
	v_accvgpr_read_b32 v15, a123
	v_pk_fma_f32 v[76:77], v[160:161], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a108
	v_accvgpr_read_b32 v15, a109
	v_pk_fma_f32 v[252:253], v[52:53], v[118:119], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[162:163], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a24
	v_accvgpr_read_b32 v15, a25
	v_pk_fma_f32 v[164:165], v[164:165], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a206
	v_accvgpr_read_b32 v15, a207
	v_pk_fma_f32 v[166:167], v[166:167], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a132
	v_accvgpr_read_b32 v15, a133
	v_pk_fma_f32 v[168:169], v[168:169], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a126
	v_accvgpr_read_b32 v15, a127
	v_pk_fma_f32 v[50:51], v[170:171], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v15, a3
	v_accvgpr_read_b32 v14, a2
	v_pk_fma_f32 v[170:171], v[172:173], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a204
	v_accvgpr_read_b32 v15, a205
	v_pk_fma_f32 v[172:173], v[174:175], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a202
	v_accvgpr_read_b32 v15, a203
	v_pk_fma_f32 v[176:177], v[176:177], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v15, a13
	v_accvgpr_read_b32 v14, a12
	v_pk_fma_f32 v[254:255], v[178:179], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a200
	v_accvgpr_read_b32 v15, a201
	v_pk_fma_f32 v[174:175], v[180:181], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a198
	v_accvgpr_read_b32 v108, a172
	v_accvgpr_read_b32 v109, a173
	v_accvgpr_read_b32 v15, a199
	v_accvgpr_write_b32 a173, v81
	v_pk_fma_f32 v[184:185], v[184:185], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a196
	v_accvgpr_write_b32 a172, v80
	v_and_b32_e32 v80, 0xff000000, v5
	v_accvgpr_read_b32 v15, a197
	v_lshrrev_b32_e32 v152, 16, v80
	v_lshrrev_b32_e32 v80, 24, v123
	v_pk_fma_f32 v[178:179], v[186:187], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a194
	v_lshlrev_b16_e32 v153, 8, v80
	v_lshrrev_b32_e32 v80, 24, v83
	v_accvgpr_read_b32 v15, a195
	v_lshlrev_b16_e32 v154, 8, v80
	v_and_b32_e32 v80, 0xff000000, v219
	v_pk_fma_f32 v[188:189], v[188:189], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a192
	v_lshrrev_b32_e32 v155, 16, v80
	v_and_b32_e32 v80, 0xff000000, v181
	v_accvgpr_read_b32 v15, a193
	v_lshrrev_b32_e32 v156, 16, v80
	v_lshrrev_b32_e32 v80, 24, v87
	v_pk_fma_f32 v[96:97], v[190:191], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a190
	v_lshlrev_b16_e32 v157, 8, v80
	v_lshrrev_b32_e32 v80, 24, v99
	v_accvgpr_read_b32 v15, a191
	v_lshlrev_b16_e32 v142, 8, v80
	v_and_b32_e32 v80, 0xff000000, v1
	v_pk_fma_f32 v[104:105], v[192:193], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a188
	v_lshrrev_b32_e32 v158, 16, v80
	v_and_b32_e32 v80, 0xff000000, v249
	v_accvgpr_read_b32 v15, a189
	v_accvgpr_write_b32 a189, v135
	v_lshrrev_b32_e32 v159, 16, v80
	v_lshrrev_b32_e32 v80, 24, v93
	v_accvgpr_write_b32 a188, v134
	v_lshlrev_b16_e32 v134, 8, v80
	v_lshrrev_b32_e32 v80, 24, v107
	v_lshlrev_b16_e32 v160, 8, v80
	v_and_b32_e32 v80, 0xff000000, v211
	v_lshrrev_b32_e32 v161, 16, v80
	v_and_b32_e32 v80, 0xff000000, v235
	v_lshrrev_b32_e32 v126, 16, v80
	v_lshrrev_b32_e32 v80, 24, v37
	v_pk_fma_f32 v[192:193], v[194:195], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[198:199], v[118:119], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v118, 8, v80
	v_lshrrev_b32_e32 v80, 24, v223
	v_lshlrev_b16_e32 v112, 8, v80
	v_and_b32_e32 v80, 0xff000000, v241
	v_lshrrev_b32_e32 v162, 16, v80
	v_and_b32_e32 v80, 0xff000000, v21
	v_lshrrev_b32_e32 v80, 16, v80
	v_accvgpr_read_b32 v3, a185
	v_lshlrev_b16_e32 v14, 8, v19
	v_and_b32_e32 v15, 0xff00, v19
	;;#ASMSTART
	v_cvt_f32_f16 v110, v14
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v111, v15
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[80:81], v[110:111], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a184
	v_accvgpr_read_b32 v22, a90
	v_accvgpr_read_b32 v23, a91
	v_accvgpr_write_b32 a89, v3
	v_accvgpr_write_b32 a191, v1
	v_lshrrev_b32_e32 v14, 24, v115
	v_accvgpr_write_b32 a88, v2
	v_accvgpr_write_b32 a190, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v112
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[110:111], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v113, 8, v14
	v_accvgpr_write_b32 a193, v3
	v_lshrrev_b32_e32 v14, 24, v133
	v_accvgpr_write_b32 a192, v2
	;;#ASMSTART
	v_cvt_f32_f16 v112, v162
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[112:113], v[110:111], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v119, 8, v14
	v_accvgpr_write_b32 a195, v3
	v_and_b32_e32 v14, 0xff000000, v33
	v_accvgpr_write_b32 a194, v2
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[118:119], v[110:111], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v127, 16, v14
	v_accvgpr_write_b32 a197, v3
	v_accvgpr_write_b32 a196, v2
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[126:127], v[110:111], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v3
	v_accvgpr_write_b32 a198, v2
	;;#ASMSTART
	v_cvt_f32_f16 v122, v160
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[122:123], v[110:111], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a201, v3
	v_and_b32_e32 v14, 0xff000000, v29
	v_accvgpr_write_b32 a200, v2
	;;#ASMSTART
	v_cvt_f32_f16 v130, v161
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[130:131], v[110:111], v[138:139] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v135, 16, v14
	v_accvgpr_write_b32 a203, v3
	v_accvgpr_write_b32 a202, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[110:111], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v3
	v_accvgpr_write_b32 a204, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v158
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[136:137], v[110:111], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v3
	v_accvgpr_write_b32 a206, v2
	;;#ASMSTART
	v_cvt_f32_f16 v132, v157
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[110:111], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v220, a214
	v_accvgpr_write_b32 a215, v3
	v_accvgpr_write_b32 a214, v2
	v_accvgpr_read_b32 v2, a216
	v_and_b32_e32 v33, 0xff000000, v229
	v_accvgpr_read_b32 v3, a217
	v_accvgpr_read_b32 v236, a168
	v_accvgpr_write_b32 a167, v31
	v_lshrrev_b32_e32 v33, 16, v33
	;;#ASMSTART
	v_cvt_f32_f16 v138, v159
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v144, v33
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[144:145], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a226
	v_accvgpr_write_b32 a166, v30
	v_lshrrev_b32_e32 v31, 24, v79
	v_accvgpr_write_b32 a125, v101
	v_accvgpr_read_b32 v3, a227
	v_lshlrev_b16_e32 v31, 8, v31
	v_lshrrev_b32_e32 v32, 24, v73
	v_accvgpr_write_b32 a124, v100
	;;#ASMSTART
	v_cvt_f32_f16 v100, v31
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[100:101], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a224
	v_and_b32_e32 v30, 0xff000000, v9
	v_lshlrev_b16_e32 v32, 8, v32
	v_accvgpr_read_b32 v3, a225
	v_lshrrev_b32_e32 v28, 24, v69
	v_lshrrev_b32_e32 v30, 16, v30
	;;#ASMSTART
	v_cvt_f32_f16 v106, v32
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v140, v30
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[140:141], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a250
	v_lshlrev_b16_e32 v143, 8, v28
	v_lshrrev_b32_e32 v28, 24, v61
	v_accvgpr_read_b32 v3, a251
	v_lshlrev_b16_e32 v28, 8, v28
	v_and_b32_e32 v29, 0xff000000, v199
	;;#ASMSTART
	v_cvt_f32_f16 v98, v28
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[98:99], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a248
	v_accvgpr_read_b32 v224, a102
	v_lshrrev_b32_e32 v29, 16, v29
	v_accvgpr_write_b32 a103, v95
	v_accvgpr_read_b32 v3, a249
	v_accvgpr_write_b32 a102, v94
	;;#ASMSTART
	v_cvt_f32_f16 v94, v29
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[94:95], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a242
	v_accvgpr_read_b32 v250, a180
	v_accvgpr_write_b32 a179, v27
	v_accvgpr_read_b32 v3, a243
	v_accvgpr_write_b32 a178, v26
	;;#ASMSTART
	v_cvt_f32_f16 v86, v143
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[86:87], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a240
	v_accvgpr_read_b32 v212, a176
	v_and_b32_e32 v17, 0xff000000, v205
	v_accvgpr_write_b32 a177, v23
	v_accvgpr_read_b32 v3, a241
	v_and_b32_e32 v16, 0xff000000, v25
	v_lshrrev_b32_e32 v17, 16, v17
	v_accvgpr_write_b32 a176, v22
	;;#ASMSTART
	v_cvt_f32_f16 v146, v17
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[146:147], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a236
	v_accvgpr_read_b32 v4, a234
	v_lshrrev_b32_e32 v15, 24, v43
	v_lshrrev_b32_e32 v16, 16, v16
	v_accvgpr_read_b32 v3, a237
	v_accvgpr_read_b32 v5, a235
	v_lshlrev_b16_e32 v15, 8, v15
	v_pk_fma_f32 v[240:241], v[138:139], v[110:111], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v15
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[150:151], v[110:111], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[2:3], v[110:111], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a232
	v_accvgpr_read_b32 v242, a160
	v_lshrrev_b32_e32 v14, 24, v47
	v_accvgpr_write_b32 a161, v7
	v_accvgpr_read_b32 v5, a233
	v_lshlrev_b16_e32 v14, 8, v14
	v_accvgpr_write_b32 a160, v6
	v_mov_b64_e32 v[244:245], v[108:109]
	;;#ASMSTART
	v_cvt_f32_f16 v108, v152
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v152, v14
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[152:153], v[110:111], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a230
	v_accvgpr_read_b32 v6, a222
	v_accvgpr_write_b32 a185, v45
	v_accvgpr_write_b32 a100, v200
	v_accvgpr_read_b32 v5, a231
	v_accvgpr_read_b32 v7, a223
	v_accvgpr_write_b32 a184, v44
	v_accvgpr_write_b32 a101, v201
	v_mov_b64_e32 v[200:201], v[224:225]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[224:225], v[142:143], v[110:111], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v128, v156
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v120, v154
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v154, v135
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[154:155], v[110:111], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a228
	;;#ASMSTART
	v_cvt_f32_f16 v156, v127
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[156:157], v[110:111], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a220
	v_lshrrev_b32_e32 v1, 16, v19
	v_accvgpr_read_b32 v38, a164
	v_accvgpr_read_b32 v39, a165
	v_accvgpr_read_b32 v182, a210
	v_accvgpr_read_b32 v183, a211
	v_accvgpr_write_b32 a187, v117
	v_accvgpr_write_b32 a165, v125
	v_accvgpr_write_b32 a163, v85
	v_accvgpr_write_b32 a159, v89
	v_accvgpr_read_b32 v5, a229
	v_accvgpr_read_b32 v7, a221
	v_lshlrev_b16_e32 v1, 8, v1
	v_accvgpr_write_b32 a186, v116
	v_accvgpr_write_b32 a164, v124
	v_accvgpr_write_b32 a162, v84
	v_mov_b64_e32 v[228:229], v[182:183]
	v_accvgpr_write_b32 a158, v88
	v_pk_fma_f32 v[92:93], v[128:129], v[110:111], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[120:121], v[110:111], v[208:209] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v155
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[116:117], v[110:111], v[214:215] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v153
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[114:115], v[110:111], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[108:109], v[110:111], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[106:107], v[110:111], v[238:239] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v119
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[20:21], v[110:111], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v12, v113
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[12:13], v[110:111], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v3, v246, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v111, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v110, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[110:111], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a211, v1
	v_accvgpr_write_b32 a210, v0
	v_pk_fma_f32 v[0:1], v[112:113], v[110:111], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v1
	v_accvgpr_write_b32 a212, v0
	v_pk_fma_f32 v[0:1], v[118:119], v[110:111], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a217, v1
	v_accvgpr_write_b32 a216, v0
	v_pk_fma_f32 v[0:1], v[126:127], v[110:111], v[188:189] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v1
	v_accvgpr_write_b32 a218, v0
	v_pk_fma_f32 v[0:1], v[122:123], v[110:111], v[178:179] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a221, v1
	v_accvgpr_write_b32 a220, v0
	v_pk_fma_f32 v[0:1], v[130:131], v[110:111], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a223, v1
	v_accvgpr_write_b32 a222, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[110:111], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a225, v1
	v_accvgpr_write_b32 a224, v0
	v_pk_fma_f32 v[0:1], v[138:139], v[110:111], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a227, v1
	v_accvgpr_write_b32 a226, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[110:111], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v1
	v_accvgpr_write_b32 a228, v0
	v_pk_fma_f32 v[0:1], v[136:137], v[110:111], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a231, v1
	v_accvgpr_write_b32 a230, v0
	v_pk_fma_f32 v[0:1], v[132:133], v[110:111], v[170:171] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v1
	v_accvgpr_write_b32 a232, v0
	v_pk_fma_f32 v[0:1], v[128:129], v[110:111], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v1
	v_accvgpr_write_b32 a234, v0
	v_pk_fma_f32 v[0:1], v[120:121], v[110:111], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v1
	v_accvgpr_write_b32 a236, v0
	v_pk_fma_f32 v[0:1], v[116:117], v[110:111], v[166:167] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a239, v1
	v_accvgpr_write_b32 a238, v0
	v_pk_fma_f32 v[0:1], v[114:115], v[110:111], v[164:165] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v1
	v_accvgpr_write_b32 a240, v0
	v_accvgpr_read_b32 v0, a254
	v_accvgpr_read_b32 v1, a255
	v_pk_fma_f32 v[184:185], v[150:151], v[110:111], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a252
	v_accvgpr_read_b32 v1, a253
	v_pk_fma_f32 v[164:165], v[146:147], v[110:111], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[152:153], v[110:111], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_read_b32 v1, a1
	v_pk_fma_f32 v[150:151], v[154:155], v[110:111], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a246
	v_accvgpr_read_b32 v1, a247
	v_accvgpr_write_b32 a175, v63
	v_pk_fma_f32 v[8:9], v[80:81], v[110:111], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[144:145], v[110:111], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[86:87], v[110:111], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[20:21], v[110:111], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a244
	v_accvgpr_read_b32 v177, a56
	v_accvgpr_write_b32 a174, v62
	v_accvgpr_write_b32 a209, v9
	v_pk_fma_f32 v[198:199], v[2:3], v[110:111], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a245
	ds_read2st64_b32 v[2:3], v177 offset0:72 offset1:73
	ds_read2st64_b32 v[62:63], v177 offset0:74 offset1:75
	ds_read2st64_b32 v[24:25], v177 offset0:76 offset1:77
	ds_read2st64_b32 v[202:203], v177 offset0:78 offset1:79
	v_mov_b64_e32 v[190:191], v[34:35]
	v_accvgpr_write_b32 a208, v8
	v_pk_fma_f32 v[20:21], v[156:157], v[110:111], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v8, a186
	v_accvgpr_read_b32 v1, a7
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v34, 8, v2
	v_and_b32_e32 v35, 0xff00, v2
	v_lshlrev_b16_e32 v36, 8, v8
	v_mov_b64_e32 v[14:15], v[190:191]
	v_accvgpr_read_b32 v209, a189
	v_accvgpr_write_b32 a14, v38
	v_pk_fma_f32 v[12:13], v[12:13], v[110:111], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v35, v35
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v36, v36
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[36:37], v[34:35], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v37, 8, v14
	v_accvgpr_read_b32 v208, a188
	v_accvgpr_write_b32 a183, v11
	v_accvgpr_write_b32 a15, v39
	;;#ASMSTART
	v_cvt_f32_f16 v38, v37
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[38:39], v[34:35], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v37, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v40, v37
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[40:41], v[34:35], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a166
	v_accvgpr_write_b32 a90, v206
	v_accvgpr_write_b32 a182, v10
	v_lshlrev_b32_e32 v37, 8, v4
	v_mov_b64_e32 v[10:11], v[48:49]
	v_accvgpr_write_b32 a91, v207
	v_accvgpr_write_b32 a7, v1
	;;#ASMSTART
	v_cvt_f32_f16 v42, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v10
	v_accvgpr_read_b32 v6, a178
	v_accvgpr_read_b32 v193, a185
	v_accvgpr_write_b32 a6, v0
	v_pk_fma_f32 v[0:1], v[42:43], v[34:35], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v44, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v6
	v_accvgpr_read_b32 v192, a184
	v_accvgpr_read_b32 v191, a91
	v_pk_fma_f32 v[206:207], v[44:45], v[34:35], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v192
	v_accvgpr_read_b32 v190, a90
	;;#ASMSTART
	v_cvt_f32_f16 v48, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v190
	v_mov_b64_e32 v[226:227], v[70:71]
	v_accvgpr_read_b32 v189, a101
	;;#ASMSTART
	v_cvt_f32_f16 v50, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v226
	v_accvgpr_read_b32 v188, a100
	v_accvgpr_read_b32 v235, a175
	v_pk_fma_f32 v[254:255], v[108:109], v[110:111], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v52, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v188
	v_accvgpr_read_b32 v234, a174
	v_accvgpr_read_b32 v249, a183
	;;#ASMSTART
	v_cvt_f32_f16 v54, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v234
	v_accvgpr_read_b32 v248, a182
	v_accvgpr_read_b32 v215, a173
	v_pk_fma_f32 v[18:19], v[48:49], v[34:35], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v56, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v248
	v_accvgpr_read_b32 v214, a172
	v_pk_fma_f32 v[168:169], v[100:101], v[110:111], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v58, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v214
	v_mov_b64_e32 v[178:179], v[230:231]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v37
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[60:61], v[34:35], v[194:195] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v37, 8, v178
	v_mov_b64_e32 v[194:195], v[74:75]
	v_pk_fma_f32 v[166:167], v[140:141], v[110:111], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v66, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v194
	;;#ASMSTART
	v_cvt_f32_f16 v70, v37
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[70:71], v[34:35], v[182:183] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v183, a161
	v_accvgpr_read_b32 v182, a160
	v_accvgpr_read_b32 v175, a165
	v_lshlrev_b32_e32 v37, 8, v182
	v_accvgpr_read_b32 v174, a164
	;;#ASMSTART
	v_cvt_f32_f16 v74, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v174
	v_mov_b64_e32 v[218:219], v[220:221]
	v_accvgpr_read_b32 v223, a163
	;;#ASMSTART
	v_cvt_f32_f16 v78, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v218
	v_accvgpr_read_b32 v222, a162
	v_pk_fma_f32 v[80:81], v[78:79], v[34:35], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v222
	v_mov_b64_e32 v[196:197], v[228:229]
	v_accvgpr_read_b32 v229, a159
	;;#ASMSTART
	v_cvt_f32_f16 v86, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v196
	v_accvgpr_read_b32 v228, a158
	v_accvgpr_read_b32 v221, a89
	v_pk_fma_f32 v[162:163], v[98:99], v[110:111], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v228
	v_accvgpr_read_b32 v220, a88
	v_accvgpr_read_b32 v233, a125
	v_pk_fma_f32 v[160:161], v[94:95], v[110:111], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v220
	v_accvgpr_read_b32 v232, a124
	;;#ASMSTART
	v_cvt_f32_f16 v98, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v232
	;;#ASMSTART
	v_cvt_f32_f16 v102, v37
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[102:103], v[34:35], v[224:225] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[224:225], v[250:251]
	v_pk_fma_f32 v[172:173], v[106:107], v[110:111], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v37, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v106, v37
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[106:107], v[34:35], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v241, a103
	v_accvgpr_read_b32 v240, a102
	v_lshlrev_b16_e32 v37, 8, v240
	v_mov_b64_e32 v[230:231], v[212:213]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v114, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v244
	v_accvgpr_read_b32 v253, a15
	;;#ASMSTART
	v_cvt_f32_f16 v118, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v236
	v_accvgpr_read_b32 v252, a14
	;;#ASMSTART
	v_cvt_f32_f16 v122, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v252
	v_pk_fma_f32 v[76:77], v[74:75], v[34:35], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v128, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v242
	v_mov_b64_e32 v[124:125], v[200:201]
	v_accvgpr_read_b32 v251, a177
	;;#ASMSTART
	v_cvt_f32_f16 v132, v37
	;;#ASMEND
	v_lshlrev_b16_e32 v37, 8, v124
	v_accvgpr_read_b32 v250, a176
	;;#ASMSTART
	v_cvt_f32_f16 v136, v37
	;;#ASMEND
	v_lshlrev_b32_e32 v37, 8, v250
	;;#ASMSTART
	v_cvt_f32_f16 v140, v37
	;;#ASMEND
	v_lshrrev_b32_e32 v37, 16, v2
	v_lshlrev_b16_e32 v37, 8, v37
	v_lshlrev_b32_sdwa v2, v246, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v143, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v142, v37
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[36:37], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v12
	v_accvgpr_write_b32 a3, v13
	v_pk_fma_f32 v[12:13], v[38:39], v[142:143], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v12
	v_accvgpr_write_b32 a5, v13
	v_pk_fma_f32 v[12:13], v[40:41], v[142:143], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v12
	v_accvgpr_write_b32 a9, v13
	v_pk_fma_f32 v[12:13], v[42:43], v[142:143], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v12
	v_accvgpr_write_b32 a11, v13
	v_accvgpr_read_b32 v12, a240
	v_accvgpr_read_b32 v13, a241
	v_pk_fma_f32 v[22:23], v[50:51], v[34:35], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[56:57], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[66:67], v[34:35], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[48:49], v[142:143], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[50:51], v[142:143], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[56:57], v[142:143], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[66:67], v[142:143], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[78:79], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a238
	v_accvgpr_read_b32 v13, a239
	v_pk_fma_f32 v[186:187], v[58:59], v[34:35], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[70:71], v[142:143], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[82:83], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a236
	v_accvgpr_read_b32 v13, a237
	v_pk_fma_f32 v[28:29], v[54:55], v[34:35], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[54:55], v[142:143], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[60:61], v[142:143], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[74:75], v[142:143], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[86:87], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a234
	v_accvgpr_read_b32 v13, a235
	v_pk_fma_f32 v[78:79], v[90:91], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a232
	v_accvgpr_read_b32 v13, a233
	v_pk_fma_f32 v[84:85], v[82:83], v[34:35], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[94:95], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a230
	v_accvgpr_read_b32 v30, a214
	v_accvgpr_read_b32 v13, a231
	v_pk_fma_f32 v[88:89], v[86:87], v[34:35], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a215
	v_pk_fma_f32 v[86:87], v[98:99], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a228
	v_pk_fma_f32 v[96:97], v[94:95], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a206
	v_accvgpr_read_b32 v13, a229
	v_pk_fma_f32 v[92:93], v[90:91], v[34:35], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a207
	v_pk_fma_f32 v[90:91], v[102:103], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a226
	v_pk_fma_f32 v[100:101], v[98:99], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a204
	v_accvgpr_read_b32 v13, a227
	v_accvgpr_read_b32 v31, a205
	v_pk_fma_f32 v[94:95], v[106:107], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a224
	v_pk_fma_f32 v[112:113], v[110:111], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a202
	v_accvgpr_read_b32 v13, a225
	v_accvgpr_read_b32 v31, a203
	v_pk_fma_f32 v[98:99], v[110:111], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a222
	v_pk_fma_f32 v[116:117], v[114:115], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a200
	v_accvgpr_read_b32 v13, a223
	v_accvgpr_read_b32 v31, a201
	v_pk_fma_f32 v[102:103], v[114:115], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a220
	v_pk_fma_f32 v[120:121], v[118:119], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a198
	v_accvgpr_read_b32 v13, a221
	v_accvgpr_read_b32 v31, a199
	v_pk_fma_f32 v[106:107], v[118:119], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a218
	v_pk_fma_f32 v[126:127], v[122:123], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a196
	v_accvgpr_read_b32 v13, a219
	v_accvgpr_read_b32 v31, a197
	v_pk_fma_f32 v[110:111], v[122:123], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a216
	v_pk_fma_f32 v[130:131], v[128:129], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a194
	v_accvgpr_read_b32 v13, a217
	v_accvgpr_read_b32 v31, a195
	v_pk_fma_f32 v[114:115], v[128:129], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a212
	v_pk_fma_f32 v[134:135], v[132:133], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a192
	v_accvgpr_read_b32 v13, a213
	v_accvgpr_read_b32 v31, a193
	v_pk_fma_f32 v[118:119], v[132:133], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a210
	v_pk_fma_f32 v[138:139], v[136:137], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a190
	v_accvgpr_read_b32 v13, a211
	v_accvgpr_read_b32 v31, a191
	v_pk_fma_f32 v[122:123], v[136:137], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a208
	v_lshlrev_b16_e32 v2, 8, v3
	v_pk_fma_f32 v[16:17], v[46:47], v[34:35], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[52:53], v[34:35], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[140:141], v[34:35], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v13, a209
	v_and_b32_e32 v133, 0xff00, v3
	;;#ASMSTART
	v_cvt_f32_f16 v132, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v250
	v_pk_fma_f32 v[128:129], v[140:141], v[142:143], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[2:3], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v13
	v_lshrrev_b32_sdwa v136, v246, v124 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a102, v12
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[136:137], v[132:133], v[138:139] op_sel_hi:[0,1,1]
	v_and_b32_e32 v137, 0xff00, v242
	;;#ASMSTART
	v_cvt_f32_f16 v140, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v252 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[238:239], v[44:45], v[142:143], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[46:47], v[142:143], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[52:53], v[142:143], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[58:59], v[142:143], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v236
	;;#ASMSTART
	v_cvt_f32_f16 v144, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v244 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v148, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v224
	;;#ASMSTART
	v_cvt_f32_f16 v152, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v220
	;;#ASMSTART
	v_cvt_f32_f16 v156, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v196
	;;#ASMSTART
	v_cvt_f32_f16 v160, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v218
	;;#ASMSTART
	v_cvt_f32_f16 v164, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v174 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v182
	v_mov_b64_e32 v[212:213], v[194:195]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v212 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v178
	;;#ASMSTART
	v_cvt_f32_f16 v172, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v214 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v248
	;;#ASMSTART
	v_cvt_f32_f16 v176, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[40:41], v[178:179]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v188
	v_pk_fma_f32 v[34:35], v[178:179], v[132:133], v[180:181] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v201, a185
	v_accvgpr_write_b32 a159, v13
	;;#ASMSTART
	v_cvt_f32_f16 v184, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v190
	v_accvgpr_read_b32 v200, a184
	v_accvgpr_write_b32 a158, v12
	v_pk_fma_f32 v[12:13], v[140:141], v[132:133], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[176:177], v[132:133], v[186:187] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v200 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v38, a178
	v_accvgpr_read_b32 v5, a167
	v_accvgpr_read_b32 v7, a179
	v_accvgpr_write_b32 a163, v13
	v_accvgpr_write_b32 a88, v190
	;;#ASMSTART
	v_cvt_f32_f16 v188, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v38
	v_mov_b64_e32 v[248:249], v[10:11]
	v_accvgpr_write_b32 a162, v12
	v_pk_fma_f32 v[12:13], v[142:143], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v191
	;;#ASMSTART
	v_cvt_f32_f16 v190, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v248 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[6:7], v[4:5]
	v_accvgpr_read_b32 v9, a187
	v_accvgpr_write_b32 a167, v13
	;;#ASMSTART
	v_cvt_f32_f16 v192, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v6
	v_accvgpr_write_b32 a166, v12
	v_pk_fma_f32 v[12:13], v[144:145], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v246, v208 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[46:47], v[14:15]
	v_accvgpr_read_b32 v9, a7
	v_mov_b64_e32 v[254:255], v[124:125]
	v_accvgpr_write_b32 a0, v12
	;;#ASMSTART
	v_cvt_f32_f16 v198, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v46
	v_accvgpr_read_b32 v124, a186
	v_accvgpr_read_b32 v8, a6
	v_accvgpr_write_b32 a1, v13
	v_pk_fma_f32 v[138:139], v[146:147], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[148:149], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[150:151], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[152:153], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[154:155], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[156:157], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[158:159], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[160:161], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[162:163], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[164:165], v[132:133], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[166:167], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[168:169], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[170:171], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[172:173], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[174:175], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[180:181], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[184:185], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[186:187], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[188:189], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[190:191], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[192:193], v[132:133], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[194:195], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[198:199], v[132:133], v[204:205] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v137
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[206:207], v[132:133], v[210:211] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v137, v246, v124 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v210, v137
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[210:211], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v3
	v_lshlrev_b32_sdwa v3, v246, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v133, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v3
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v3
	v_accvgpr_write_b32 a16, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v3
	v_accvgpr_write_b32 a18, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v3
	v_lshrrev_b32_e32 v136, 16, v248
	v_accvgpr_write_b32 a20, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v137, 8, v136
	v_lshrrev_b32_e32 v136, 16, v200
	v_accvgpr_write_b32 a23, v3
	v_lshlrev_b16_e32 v141, 8, v136
	v_lshrrev_b32_e32 v136, 16, v226
	v_accvgpr_write_b32 a22, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v136
	v_lshrrev_b32_e32 v136, 16, v234
	v_accvgpr_write_b32 a25, v3
	v_lshlrev_b16_e32 v145, 8, v136
	v_lshrrev_b32_e32 v136, 16, v214
	v_accvgpr_read_b32 v42, a164
	v_accvgpr_write_b32 a24, v2
	v_accvgpr_read_b32 v2, a10
	v_lshlrev_b16_e32 v147, 8, v136
	v_lshrrev_b32_e32 v136, 16, v212
	v_pk_fma_f32 v[122:123], v[148:149], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a11
	v_lshlrev_b16_e32 v149, 8, v136
	v_lshrrev_b32_e32 v136, 16, v42
	v_pk_fma_f32 v[118:119], v[150:151], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[166:167], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[184:185], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[194:195], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a8
	v_lshlrev_b16_e32 v151, 8, v136
	v_lshrrev_b32_e32 v136, 16, v222
	v_pk_fma_f32 v[114:115], v[152:153], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a9
	v_lshlrev_b16_e32 v153, 8, v136
	v_lshrrev_b32_e32 v136, 16, v228
	v_pk_fma_f32 v[110:111], v[154:155], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[162:163], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[176:177], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[190:191], v[132:133], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[198:199], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a4
	v_lshlrev_b16_e32 v155, 8, v136
	v_lshrrev_b32_e32 v136, 16, v232
	v_pk_fma_f32 v[106:107], v[156:157], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a5
	v_lshlrev_b16_e32 v157, 8, v136
	v_lshrrev_b32_e32 v136, 16, v240
	v_pk_fma_f32 v[102:103], v[158:159], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[180:181], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[206:207], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_lshlrev_b16_e32 v159, 8, v136
	v_lshrrev_b32_e32 v136, 16, v244
	v_pk_fma_f32 v[98:99], v[160:161], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a3
	v_lshlrev_b16_e32 v161, 8, v136
	v_lshrrev_b32_e32 v136, 16, v252
	v_pk_fma_f32 v[90:91], v[164:165], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[168:169], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[170:171], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[172:173], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[174:175], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[178:179], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[186:187], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[188:189], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[192:193], v[132:133], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[210:211], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v124
	v_lshrrev_b32_e32 v133, 16, v208
	v_lshlrev_b16_e32 v163, 8, v136
	v_lshrrev_b32_e32 v136, 16, v254
	v_accvgpr_mov_b32 a90, a100
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v128, 8, v62
	v_and_b32_e32 v129, 0xff00, v62
	v_lshlrev_b16_e32 v132, 8, v132
	v_lshlrev_b16_e32 v133, 8, v133
	v_lshlrev_b16_e32 v165, 8, v136
	v_lshlrev_b32_sdwa v136, v246, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_mov_b32 a91, a101
	v_accvgpr_read_b32 v125, a187
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v129, v129
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[128:129], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[136:137], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a125, v1
	v_mov_b64_e32 v[46:47], v[6:7]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v6, a88
	v_accvgpr_read_b32 v125, a91
	v_accvgpr_write_b32 a101, v3
	v_accvgpr_write_b32 a124, v0
	v_pk_fma_f32 v[0:1], v[140:141], v[128:129], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v124, a90
	v_accvgpr_write_b32 a100, v2
	v_accvgpr_write_b32 a161, v1
	;;#ASMSTART
	v_cvt_f32_f16 v150, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v124 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v2, a182
	v_accvgpr_write_b32 a160, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v43, a165
	v_accvgpr_write_b32 a165, v1
	;;#ASMSTART
	v_cvt_f32_f16 v158, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a164, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v137
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v182 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a7, v1
	;;#ASMSTART
	v_cvt_f32_f16 v166, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v218 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a6, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[128:129], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v196 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a3, v1
	;;#ASMSTART
	v_cvt_f32_f16 v174, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a2, v0
	;;#ASMSTART
	v_cvt_f32_f16 v178, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v0, a0
	;;#ASMSTART
	v_cvt_f32_f16 v184, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v1, a1
	v_pk_fma_f32 v[234:235], v[174:175], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[184:185], v[128:129], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v133
	;;#ASMEND
	v_lshlrev_b32_sdwa v133, v246, v236 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v133
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[192:193], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a166
	v_accvgpr_read_b32 v1, a167
	;;#ASMSTART
	v_cvt_f32_f16 v160, v147
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[160:161], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v151
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[168:169], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v155
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[176:177], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v159
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[186:187], v[128:129], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v163
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[194:195], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a162
	v_accvgpr_read_b32 v1, a163
	;;#ASMSTART
	v_cvt_f32_f16 v164, v149
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[164:165], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[170:171], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[178:179], v[128:129], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[188:189], v[128:129], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v133, v246, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v198, v133
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[198:199], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a158
	v_accvgpr_read_b32 v1, a159
	v_mov_b64_e32 v[44:45], v[14:15]
	v_pk_fma_f32 v[14:15], v[158:159], v[128:129], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[162:163], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v153
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[172:173], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v157
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[180:181], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v161
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[190:191], v[128:129], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v165
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[206:207], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	;;#ASMSTART
	v_cvt_f32_f16 v148, v141
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[148:149], v[128:129], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[150:151], v[128:129], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v143
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[152:153], v[128:129], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[154:155], v[128:129], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v145
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[156:157], v[128:129], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[166:167], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v133, v246, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v210, v133
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[210:211], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v128, 16, v62
	v_lshlrev_b16_e32 v128, 8, v128
	v_lshlrev_b32_sdwa v62, v246, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v129, v62
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[132:133], v[128:129], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	v_pk_fma_f32 v[0:1], v[136:137], v[128:129], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	v_pk_fma_f32 v[0:1], v[140:141], v[128:129], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	v_accvgpr_write_b32 a8, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a25
	v_accvgpr_read_b32 v30, a24
	v_mov_b64_e32 v[54:55], v[248:249]
	v_pk_fma_f32 v[248:249], v[146:147], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[166:167], v[128:129], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[178:179], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[190:191], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a23
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_read_b32 v30, a22
	v_accvgpr_write_b32 a10, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[170:171], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[180:181], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[192:193], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a21
	v_accvgpr_read_b32 v30, a20
	v_mov_b64_e32 v[50:51], v[212:213]
	v_pk_fma_f32 v[212:213], v[158:159], v[128:129], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[172:173], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[184:185], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[194:195], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a19
	v_accvgpr_read_b32 v30, a18
	v_pk_fma_f32 v[20:21], v[162:163], v[128:129], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[174:175], v[128:129], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[198:199], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a17
	v_accvgpr_read_b32 v30, a16
	v_pk_fma_f32 v[12:13], v[164:165], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[176:177], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[188:189], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[206:207], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a13
	v_accvgpr_read_b32 v36, a186
	v_accvgpr_read_b32 v30, a12
	v_lshlrev_b16_e32 v62, 8, v63
	v_pk_fma_f32 v[238:239], v[144:145], v[128:129], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[148:149], v[128:129], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[150:151], v[128:129], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[152:153], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[154:155], v[128:129], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[160:161], v[128:129], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[168:169], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[210:211], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v128, v62
	;;#ASMEND
	v_lshrrev_b32_e32 v62, 24, v36
	v_accvgpr_read_b32 v60, a188
	v_lshlrev_b16_e32 v133, 8, v62
	v_and_b32_e32 v62, 0xff000000, v44
	v_lshrrev_b32_e32 v141, 16, v62
	v_lshrrev_b32_e32 v62, 24, v60
	v_lshlrev_b16_e32 v143, 8, v62
	v_and_b32_e32 v62, 0xff000000, v46
	v_lshrrev_b32_e32 v145, 16, v62
	v_lshrrev_b32_e32 v62, 24, v54
	v_accvgpr_read_b32 v48, a184
	v_lshlrev_b16_e32 v147, 8, v62
	v_and_b32_e32 v62, 0xff000000, v38
	v_lshrrev_b32_e32 v149, 16, v62
	v_lshrrev_b32_e32 v62, 24, v48
	v_lshlrev_b16_e32 v151, 8, v62
	v_and_b32_e32 v62, 0xff000000, v6
	v_lshrrev_b32_e32 v153, 16, v62
	v_lshrrev_b32_e32 v62, 24, v226
	v_accvgpr_read_b32 v56, a174
	v_lshlrev_b16_e32 v155, 8, v62
	v_and_b32_e32 v62, 0xff000000, v124
	v_lshrrev_b32_e32 v157, 16, v62
	v_lshrrev_b32_e32 v62, 24, v56
	v_lshlrev_b16_e32 v159, 8, v62
	v_and_b32_e32 v62, 0xff000000, v2
	v_lshrrev_b32_e32 v161, 16, v62
	v_lshrrev_b32_e32 v62, 24, v214
	v_lshlrev_b16_e32 v163, 8, v62
	v_and_b32_e32 v62, 0xff000000, v40
	v_lshrrev_b32_e32 v165, 16, v62
	v_lshrrev_b32_e32 v62, 24, v50
	v_lshlrev_b16_e32 v124, 8, v62
	v_and_b32_e32 v62, 0xff000000, v182
	v_lshrrev_b32_e32 v166, 16, v62
	v_lshrrev_b32_e32 v62, 24, v42
	v_lshlrev_b16_e32 v164, 8, v62
	v_and_b32_e32 v62, 0xff000000, v218
	v_lshrrev_b32_e32 v162, 16, v62
	v_lshrrev_b32_e32 v62, 24, v222
	v_lshlrev_b16_e32 v160, 8, v62
	v_and_b32_e32 v62, 0xff000000, v196
	v_lshrrev_b32_e32 v158, 16, v62
	v_lshrrev_b32_e32 v62, 24, v228
	v_accvgpr_read_b32 v3, a183
	v_lshlrev_b16_e32 v156, 8, v62
	v_lshrrev_b32_e32 v62, 24, v232
	v_mov_b32_e32 v169, v3
	v_lshlrev_b16_e32 v152, 8, v62
	v_and_b32_e32 v62, 0xff000000, v220
	v_accvgpr_read_b32 v2, a2
	v_and_b32_e32 v129, 0xff00, v63
	v_lshrrev_b32_e32 v154, 16, v62
	v_and_b32_e32 v62, 0xff000000, v224
	v_accvgpr_read_b32 v3, a3
	;;#ASMSTART
	v_cvt_f32_f16 v129, v129
	;;#ASMEND
	v_lshrrev_b32_e32 v150, 16, v62
	v_lshrrev_b32_e32 v62, 24, v240
	;;#ASMSTART
	v_cvt_f32_f16 v176, v159
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[176:177], v[128:129], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v149
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[186:187], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a6
	v_lshlrev_b16_e32 v148, 8, v62
	v_lshrrev_b32_e32 v62, 24, v244
	v_accvgpr_read_b32 v3, a7
	v_accvgpr_read_b32 v7, a89
	v_lshlrev_b16_e32 v144, 8, v62
	v_and_b32_e32 v62, 0xff000000, v230
	;;#ASMSTART
	v_cvt_f32_f16 v174, v161
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[174:175], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v147
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[188:189], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a164
	v_mov_b32_e32 v173, v7
	v_lshrrev_b32_e32 v146, 16, v62
	v_and_b32_e32 v62, 0xff000000, v236
	v_accvgpr_read_b32 v3, a165
	v_lshrrev_b32_e32 v142, 16, v62
	v_lshrrev_b32_e32 v62, 24, v252
	;;#ASMSTART
	v_cvt_f32_f16 v172, v163
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[172:173], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v145
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[190:191], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a160
	v_mov_b32_e32 v167, v125
	v_lshlrev_b16_e32 v140, 8, v62
	v_lshrrev_b32_e32 v62, 24, v254
	v_accvgpr_read_b32 v3, a161
	v_lshlrev_b16_e32 v132, 8, v62
	v_and_b32_e32 v62, 0xff000000, v242
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[166:167], v[128:129], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v143
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[192:193], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a124
	v_lshrrev_b32_e32 v168, 16, v62
	v_accvgpr_read_b32 v3, a125
	v_and_b32_e32 v62, 0xff000000, v250
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[132:133], v[128:129], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v168
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[160:161], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[164:165], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v124
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[168:169], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v141
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[194:195], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a100
	v_lshrrev_b32_e32 v62, 16, v62
	v_accvgpr_read_b32 v3, a101
	;;#ASMSTART
	v_cvt_f32_f16 v62, v62
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[62:63], v[128:129], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[138:139], v[128:129], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[140:141], v[128:129], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[142:143], v[128:129], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[144:145], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[146:147], v[128:129], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[148:149], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[150:151], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[152:153], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[154:155], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[156:157], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[158:159], v[128:129], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[162:163], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v165
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[170:171], v[128:129], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v157
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[178:179], v[128:129], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v155
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[180:181], v[128:129], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v153
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[182:183], v[128:129], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v151
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[184:185], v[128:129], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v133
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[196:197], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v128, 16, v63
	v_lshlrev_b32_sdwa v63, v246, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v128, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v129, v63
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[62:63], v[128:129], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v3
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[2:3], v[132:133], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v3
	v_accvgpr_write_b32 a14, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[140:141], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[142:143], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[176:177], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_pk_fma_f32 v[198:199], v[190:191], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v1, a9
	v_pk_fma_f32 v[210:211], v[180:181], v[128:129], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[192:193], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[62:63], v[170:171], v[128:129], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[194:195], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_read_b32 v37, a187
	v_accvgpr_write_b32 a17, v3
	v_accvgpr_read_b32 v1, a1
	v_accvgpr_write_b32 a16, v2
	v_pk_fma_f32 v[110:111], v[144:145], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[146:147], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[148:149], v[128:129], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[150:151], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[152:153], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[154:155], v[128:129], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[156:157], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[158:159], v[128:129], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[160:161], v[128:129], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[162:163], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[164:165], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[166:167], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[168:169], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[172:173], v[128:129], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[174:175], v[128:129], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[178:179], v[128:129], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[182:183], v[128:129], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[184:185], v[128:129], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[186:187], v[128:129], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[188:189], v[128:129], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[196:197], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v122, 8, v24
	v_and_b32_e32 v123, 0xff00, v24
	v_lshlrev_b16_e32 v128, 8, v37
	v_accvgpr_read_b32 v61, a189
	;;#ASMSTART
	v_cvt_f32_f16 v122, v122
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v123, v123
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[128:129], v[122:123], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v129, 8, v45
	v_accvgpr_write_b32 a7, v1
	;;#ASMSTART
	v_cvt_f32_f16 v132, v129
	;;#ASMEND
	v_lshlrev_b16_e32 v129, 8, v61
	v_accvgpr_read_b32 v39, a179
	v_accvgpr_write_b32 a6, v0
	v_pk_fma_f32 v[0:1], v[132:133], v[122:123], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v129
	;;#ASMEND
	v_lshlrev_b32_e32 v129, 8, v47
	;;#ASMSTART
	v_cvt_f32_f16 v140, v129
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[140:141], v[122:123], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v10, 8, v55
	v_accvgpr_read_b32 v49, a185
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[10:11], v[122:123], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v144, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v146, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v173
	v_pk_fma_f32 v[6:7], v[146:147], v[122:123], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v18, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v227
	v_accvgpr_read_b32 v57, a175
	;;#ASMSTART
	v_cvt_f32_f16 v150, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v167
	v_pk_fma_f32 v[152:153], v[150:151], v[122:123], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v26, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v154, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v169
	;;#ASMSTART
	v_cvt_f32_f16 v156, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v158, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v160, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v162, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v183
	;;#ASMSTART
	v_cvt_f32_f16 v164, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v166, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v168, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v170, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v197
	;;#ASMSTART
	v_cvt_f32_f16 v172, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v174, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v176, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v178, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v180, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v182, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v184, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v245
	v_accvgpr_write_b32 a0, v0
	;;#ASMSTART
	v_cvt_f32_f16 v186, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v237
	v_accvgpr_write_b32 a1, v1
	v_pk_fma_f32 v[0:1], v[138:139], v[122:123], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v253
	v_accvgpr_write_b32 a3, v1
	;;#ASMSTART
	v_cvt_f32_f16 v190, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v243
	v_accvgpr_write_b32 a2, v0
	;;#ASMSTART
	v_cvt_f32_f16 v192, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v255
	v_lshlrev_b32_sdwa v0, v246, v24 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_pk_fma_f32 v[16:17], v[144:145], v[122:123], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[18:19], v[122:123], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[26:27], v[122:123], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[154:155], v[122:123], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[156:157], v[122:123], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[158:159], v[122:123], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[160:161], v[122:123], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[162:163], v[122:123], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[164:165], v[122:123], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[166:167], v[122:123], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[168:169], v[122:123], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[170:171], v[122:123], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[172:173], v[122:123], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[174:175], v[122:123], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[176:177], v[122:123], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[178:179], v[122:123], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[180:181], v[122:123], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[182:183], v[122:123], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[184:185], v[122:123], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[186:187], v[122:123], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[188:189], v[122:123], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[190:191], v[122:123], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[192:193], v[122:123], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v11
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[194:195], v[122:123], v[206:207] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v251
	;;#ASMSTART
	v_cvt_f32_f16 v196, v11
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[196:197], v[122:123], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v123, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a16
	v_lshrrev_b32_e32 v11, 16, v24
	v_accvgpr_read_b32 v1, a17
	v_lshlrev_b16_e32 v11, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v122, v11
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[128:129], v[122:123], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[164:165], v[122:123], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[166:167], v[122:123], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[168:169], v[122:123], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[170:171], v[122:123], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[172:173], v[122:123], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[174:175], v[122:123], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[176:177], v[122:123], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[178:179], v[122:123], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[180:181], v[122:123], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[182:183], v[122:123], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[184:185], v[122:123], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[186:187], v[122:123], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[188:189], v[122:123], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[190:191], v[122:123], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[192:193], v[122:123], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[32:33], v[160:161], v[122:123], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[194:195], v[122:123], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v1, a13
	v_pk_fma_f32 v[208:209], v[146:147], v[122:123], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[196:197], v[122:123], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v25
	v_pk_fma_f32 v[216:217], v[132:133], v[122:123], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[138:139], v[122:123], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[140:141], v[122:123], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[10:11], v[122:123], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[144:145], v[122:123], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[18:19], v[122:123], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[150:151], v[122:123], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[26:27], v[122:123], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[154:155], v[122:123], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[156:157], v[122:123], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[158:159], v[122:123], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[162:163], v[122:123], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v10, 0xff00, v25
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v251
	v_lshrrev_b32_sdwa v18, v246, v255 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v123, v10
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[0:1], v[122:123], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v34, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[34:35], v[122:123], v[136:137] op_sel_hi:[0,1,1]
	v_and_b32_e32 v20, 0xff00, v243
	v_lshrrev_b32_sdwa v26, v246, v253 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_and_b32_e32 v35, 0xff00, v237
	;;#ASMSTART
	v_cvt_f32_f16 v132, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[132:133], v[122:123], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v26
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[134:135], v[122:123], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v245 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v136, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v138, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v140, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v225
	;;#ASMSTART
	v_cvt_f32_f16 v144, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v221
	;;#ASMSTART
	v_cvt_f32_f16 v150, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v197
	;;#ASMSTART
	v_cvt_f32_f16 v156, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v223 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v219
	v_mov_b32_e32 v125, v43
	;;#ASMSTART
	v_cvt_f32_f16 v160, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v125 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[96:97], v[154:155], v[122:123], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v183
	v_mov_b32_e32 v155, v51
	;;#ASMSTART
	v_cvt_f32_f16 v164, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v155 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v41
	v_mov_b32_e32 v171, v215
	;;#ASMSTART
	v_cvt_f32_f16 v168, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v171 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v169
	;;#ASMSTART
	v_cvt_f32_f16 v172, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v57 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v167
	v_pk_fma_f32 v[80:81], v[162:163], v[122:123], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v163, v173
	;;#ASMSTART
	v_cvt_f32_f16 v178, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v163
	v_pk_fma_f32 v[84:85], v[160:161], v[122:123], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v49 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v161, v39
	;;#ASMSTART
	v_cvt_f32_f16 v182, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v161
	v_pk_fma_f32 v[76:77], v[164:165], v[122:123], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v165, v47
	;;#ASMSTART
	v_cvt_f32_f16 v186, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v165
	v_pk_fma_f32 v[92:93], v[156:157], v[122:123], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[182:183], v[122:123], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v35
	;;#ASMEND
	v_lshrrev_b32_sdwa v35, v246, v61 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v157, v45
	v_accvgpr_read_b32 v7, a1
	v_accvgpr_write_b32 a15, v11
	;;#ASMSTART
	v_cvt_f32_f16 v190, v35
	;;#ASMEND
	v_and_b32_e32 v35, 0xff00, v157
	v_accvgpr_read_b32 v6, a0
	v_accvgpr_write_b32 a14, v10
	v_pk_fma_f32 v[10:11], v[172:173], v[122:123], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[188:189], v[122:123], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a3
	;;#ASMSTART
	v_cvt_f32_f16 v192, v35
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[192:193], v[122:123], v[6:7] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v35, v246, v37 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v6, a6
	v_accvgpr_read_b32 v4, a2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v35
	;;#ASMEND
	v_accvgpr_read_b32 v7, a7
	v_lshrrev_b32_e32 v35, 16, v25
	v_lshlrev_b32_sdwa v1, v246, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_pk_fma_f32 v[126:127], v[130:131], v[122:123], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[136:137], v[122:123], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[138:139], v[122:123], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[140:141], v[122:123], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[144:145], v[122:123], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[146:147], v[122:123], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[150:151], v[122:123], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[158:159], v[122:123], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[166:167], v[122:123], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[168:169], v[122:123], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[170:171], v[122:123], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[174:175], v[122:123], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[176:177], v[122:123], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[178:179], v[122:123], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[180:181], v[122:123], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[184:185], v[122:123], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[186:187], v[122:123], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[190:191], v[122:123], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[194:195], v[122:123], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v35, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v123, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v122, v35
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[122:123], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v202
	v_pk_fma_f32 v[110:111], v[130:131], v[122:123], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v2
	;;#ASMEND
	v_lshrrev_b32_e32 v2, 16, v255
	v_pk_fma_f32 v[34:35], v[34:35], v[122:123], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[132:133], v[122:123], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v133, 8, v2
	v_lshrrev_b32_e32 v2, 16, v253
	v_pk_fma_f32 v[114:115], v[134:135], v[122:123], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v135, 8, v2
	v_lshrrev_b32_e32 v2, 16, v245
	v_pk_fma_f32 v[106:107], v[136:137], v[122:123], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v137, 8, v2
	v_lshrrev_b32_e32 v2, 16, v241
	v_pk_fma_f32 v[102:103], v[138:139], v[122:123], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v139, 8, v2
	v_lshrrev_b32_e32 v2, 16, v233
	v_pk_fma_f32 v[98:99], v[140:141], v[122:123], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v141, 8, v2
	v_lshrrev_b32_e32 v2, 16, v229
	v_pk_fma_f32 v[94:95], v[144:145], v[122:123], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v145, 8, v2
	v_lshrrev_b32_e32 v2, 16, v223
	v_pk_fma_f32 v[90:91], v[146:147], v[122:123], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v147, 8, v2
	v_lshrrev_b32_e32 v2, 16, v125
	v_pk_fma_f32 v[86:87], v[150:151], v[122:123], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v151, 8, v2
	v_lshrrev_b32_e32 v2, 16, v155
	v_pk_fma_f32 v[82:83], v[154:155], v[122:123], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[158:159], v[122:123], v[74:75] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v159, v155
	v_lshlrev_b16_e32 v155, 8, v2
	v_lshrrev_b32_e32 v2, 16, v171
	v_pk_fma_f32 v[78:79], v[156:157], v[122:123], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v156, 8, v2
	v_lshrrev_b32_e32 v2, 16, v57
	v_lshlrev_b16_e32 v154, 8, v2
	v_lshrrev_b32_e32 v2, 16, v227
	v_lshlrev_b16_e32 v24, 8, v2
	v_lshrrev_b32_e32 v2, 16, v49
	v_lshlrev_b16_e32 v25, 8, v2
	v_lshrrev_b32_e32 v2, 16, v55
	v_lshlrev_b16_e32 v140, 8, v2
	v_lshrrev_b32_e32 v2, 16, v61
	v_pk_fma_f32 v[42:43], v[164:165], v[122:123], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v2
	v_lshrrev_b32_e32 v2, 16, v37
	v_and_b32_e32 v3, 0xff00, v202
	;;#ASMSTART
	v_cvt_f32_f16 v131, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[136:137], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v246, v165 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v132, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[130:131], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v6, v246, v157 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v138, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[140:141], v[130:131], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v14, v246, v161 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[134:135], v[130:131], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[138:139], v[130:131], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[142:143], v[130:131], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v143, v246, v167 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v144, v25
	;;#ASMEND
	v_lshlrev_b32_sdwa v25, v246, v163 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v150, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v246, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[16:17], v[144:145], v[130:131], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v25
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v148, v24
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[148:149], v[130:131], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v154
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v154, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v246, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v246, v183 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[66:67], v[162:163], v[122:123], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[168:169], v[122:123], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[154:155], v[130:131], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v246, v219 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v10, a14
	v_pk_fma_f32 v[58:59], v[166:167], v[122:123], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v246, v197 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v11, a15
	v_pk_fma_f32 v[70:71], v[160:161], v[122:123], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[170:171], v[122:123], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[172:173], v[122:123], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[174:175], v[122:123], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[176:177], v[122:123], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[178:179], v[122:123], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[180:181], v[122:123], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[182:183], v[122:123], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[184:185], v[122:123], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[186:187], v[122:123], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[188:189], v[122:123], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[190:191], v[122:123], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[192:193], v[122:123], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[194:195], v[122:123], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[146:147], v[130:131], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[150:151], v[130:131], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[152:153], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[156:157], v[130:131], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[158:159], v[130:131], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v155
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[160:161], v[130:131], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[162:163], v[130:131], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v151
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[164:165], v[130:131], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[166:167], v[130:131], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v147
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[168:169], v[130:131], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v143
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[170:171], v[130:131], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v145
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[172:173], v[130:131], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v143, v246, v221 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v143
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[174:175], v[130:131], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v141
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[176:177], v[130:131], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v141, v246, v225 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v178, v141
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[178:179], v[130:131], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v139
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[180:181], v[130:131], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v139, v246, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v139
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[182:183], v[130:131], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v137
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[184:185], v[130:131], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v137, v246, v237 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v186, v137
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[186:187], v[130:131], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[188:189], v[130:131], v[26:27] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v135, v246, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[190:191], v[130:131], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v133
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[192:193], v[130:131], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v133, v246, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v133
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[194:195], v[130:131], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v130, 16, v202
	v_lshlrev_b16_e32 v130, 8, v130
	v_lshlrev_b32_sdwa v131, v246, v202 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[132:133], v[130:131], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[152:153], v[130:131], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[154:155], v[130:131], v[52:53] op_sel_hi:[0,1,1]
	v_and_b32_e32 v153, 0xff000000, v169
	v_and_b32_e32 v155, 0xff000000, v183
	v_pk_fma_f32 v[128:129], v[134:135], v[130:131], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[136:137], v[130:131], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[138:139], v[130:131], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[140:141], v[130:131], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[142:143], v[130:131], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[144:145], v[130:131], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[146:147], v[130:131], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[148:149], v[130:131], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[150:151], v[130:131], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[156:157], v[130:131], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[158:159], v[130:131], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[160:161], v[130:131], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[162:163], v[130:131], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[164:165], v[130:131], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[166:167], v[130:131], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[168:169], v[130:131], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[170:171], v[130:131], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[172:173], v[130:131], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[174:175], v[130:131], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[176:177], v[130:131], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[178:179], v[130:131], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[180:181], v[130:131], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[182:183], v[130:131], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[130:131], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[186:187], v[130:131], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[188:189], v[130:131], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[190:191], v[130:131], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[192:193], v[130:131], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[194:195], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v37
	v_lshrrev_b32_e32 v52, 24, v55
	v_lshrrev_b32_e32 v143, 24, v255
	v_and_b32_e32 v147, 0xff000000, v163
	v_and_b32_e32 v152, 0xff000000, v167
	v_and_b32_e32 v154, 0xff000000, v41
	v_and_b32_e32 v163, 0xff000000, v251
	v_lshlrev_b16_e32 v148, 8, v203
	v_and_b32_e32 v149, 0xff00, v203
	v_lshrrev_b32_e32 v153, 16, v153
	v_lshrrev_b32_e32 v155, 16, v155
	v_lshrrev_b32_e32 v139, 24, v233
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v149, v149
	;;#ASMEND
	v_lshlrev_b16_e32 v164, 8, v0
	v_lshlrev_b16_e32 v170, 8, v52
	v_lshrrev_b32_e32 v175, 16, v152
	v_lshrrev_b32_e32 v180, 16, v154
	v_lshlrev_b16_e32 v52, 8, v143
	v_lshrrev_b32_e32 v0, 16, v163
	;;#ASMSTART
	v_cvt_f32_f16 v152, v0
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[152:153], v[148:149], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v52
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[154:155], v[148:149], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v58, 24, v227
	v_lshrrev_b32_e32 v60, 24, v171
	v_lshrrev_b32_e32 v142, 24, v253
	v_and_b32_e32 v162, 0xff000000, v243
	v_accvgpr_write_b32 a15, v11
	v_lshrrev_b32_e32 v59, 24, v57
	v_lshlrev_b16_e32 v174, 8, v58
	v_lshlrev_b16_e32 v179, 8, v60
	v_lshlrev_b16_e32 v60, 8, v142
	v_lshrrev_b32_e32 v58, 16, v162
	v_accvgpr_write_b32 a14, v10
	;;#ASMSTART
	v_cvt_f32_f16 v18, v58
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[18:19], v[148:149], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v60
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[20:21], v[148:149], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v62, 24, v125
	v_and_b32_e32 v146, 0xff000000, v161
	v_and_b32_e32 v161, 0xff000000, v237
	v_accvgpr_write_b32 a89, v11
	v_lshlrev_b16_e32 v182, 8, v62
	v_lshrrev_b32_e32 v62, 16, v161
	v_accvgpr_write_b32 a88, v10
	;;#ASMSTART
	v_cvt_f32_f16 v26, v62
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[26:27], v[148:149], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v141, 24, v245
	v_and_b32_e32 v144, 0xff000000, v157
	v_accvgpr_write_b32 a91, v11
	v_and_b32_e32 v145, 0xff000000, v165
	v_lshrrev_b32_e32 v165, 16, v144
	v_lshlrev_b16_e32 v144, 8, v139
	v_lshlrev_b16_e32 v139, 8, v141
	v_accvgpr_write_b32 a90, v10
	;;#ASMSTART
	v_cvt_f32_f16 v126, v139
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[126:127], v[148:149], v[120:121] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v138, 24, v229
	v_and_b32_e32 v156, 0xff000000, v219
	v_and_b32_e32 v160, 0xff000000, v231
	v_accvgpr_write_b32 a101, v11
	v_lshrrev_b32_e32 v176, 16, v156
	v_lshlrev_b16_e32 v156, 8, v138
	v_lshrrev_b32_e32 v138, 16, v160
	v_accvgpr_write_b32 a100, v10
	;;#ASMSTART
	v_cvt_f32_f16 v120, v138
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[120:121], v[148:149], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v140, 24, v241
	v_accvgpr_write_b32 a103, v11
	v_lshlrev_b16_e32 v140, 8, v140
	v_accvgpr_write_b32 a102, v10
	;;#ASMSTART
	v_cvt_f32_f16 v116, v140
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[116:117], v[148:149], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v1, 24, v61
	v_lshrrev_b32_e32 v61, 24, v159
	v_and_b32_e32 v159, 0xff000000, v225
	v_accvgpr_write_b32 a125, v11
	v_and_b32_e32 v158, 0xff000000, v221
	v_lshlrev_b16_e32 v166, 8, v1
	v_lshrrev_b32_e32 v1, 16, v145
	v_lshrrev_b32_e32 v145, 16, v159
	v_accvgpr_write_b32 a124, v10
	;;#ASMSTART
	v_cvt_f32_f16 v112, v145
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[112:113], v[148:149], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v230, v164
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[230:231], v[148:149], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v203
	v_lshrrev_b32_e32 v53, 24, v49
	v_lshrrev_b32_e32 v63, 24, v223
	v_and_b32_e32 v157, 0xff000000, v197
	v_lshrrev_b32_e32 v171, 16, v146
	v_lshrrev_b32_e32 v146, 16, v158
	v_accvgpr_write_b32 a159, v11
	v_lshlrev_b32_sdwa v3, v246, v203 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v2, 8, v2
	v_lshlrev_b16_e32 v172, 8, v53
	v_lshrrev_b32_e32 v173, 16, v147
	v_lshlrev_b16_e32 v178, 8, v59
	v_lshlrev_b16_e32 v181, 8, v61
	v_lshlrev_b16_e32 v168, 8, v63
	v_lshrrev_b32_e32 v169, 16, v157
	v_accvgpr_write_b32 a158, v10
	;;#ASMSTART
	v_cvt_f32_f16 v108, v144
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[108:109], v[148:149], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v104, v146
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[104:105], v[148:149], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v156
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[100:101], v[148:149], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v169
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[96:97], v[148:149], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v92, v168
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[92:93], v[148:149], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v176
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[88:89], v[148:149], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v182
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[84:85], v[148:149], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v80, v155
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[80:81], v[148:149], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v76, v181
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[76:77], v[148:149], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v72, v180
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[72:73], v[148:149], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v179
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[68:69], v[148:149], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v64, v153
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[64:65], v[148:149], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v32, v178
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[32:33], v[148:149], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v30, v175
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[30:31], v[148:149], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v28, v174
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[28:29], v[148:149], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v24, v173
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[24:25], v[148:149], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v22, v172
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[22:23], v[148:149], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v171
	;;#ASMEND
	v_pk_fma_f32 v[242:243], v[16:17], v[148:149], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v14, v170
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[14:15], v[148:149], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v3, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[152:153], v[2:3], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v5
	v_accvgpr_write_b32 a162, v4
	v_pk_fma_f32 v[4:5], v[154:155], v[2:3], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v5
	v_accvgpr_write_b32 a164, v4
	v_pk_fma_f32 v[4:5], v[18:19], v[2:3], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a167, v5
	v_accvgpr_write_b32 a166, v4
	v_pk_fma_f32 v[4:5], v[20:21], v[2:3], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a169, v5
	v_accvgpr_write_b32 a168, v4
	v_pk_fma_f32 v[4:5], v[26:27], v[2:3], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a171, v5
	v_accvgpr_write_b32 a170, v4
	v_pk_fma_f32 v[4:5], v[126:127], v[2:3], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a173, v5
	v_accvgpr_write_b32 a172, v4
	v_pk_fma_f32 v[4:5], v[120:121], v[2:3], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a175, v5
	v_accvgpr_write_b32 a174, v4
	v_pk_fma_f32 v[4:5], v[112:113], v[2:3], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a177, v5
	v_accvgpr_write_b32 a176, v4
	v_pk_fma_f32 v[4:5], v[108:109], v[2:3], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a179, v5
	v_accvgpr_write_b32 a178, v4
	v_pk_fma_f32 v[4:5], v[104:105], v[2:3], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a181, v5
	v_accvgpr_write_b32 a180, v4
	v_pk_fma_f32 v[4:5], v[100:101], v[2:3], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a183, v5
	v_accvgpr_write_b32 a182, v4
	v_pk_fma_f32 v[4:5], v[96:97], v[2:3], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v5
	v_accvgpr_write_b32 a184, v4
	v_pk_fma_f32 v[4:5], v[92:93], v[2:3], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a187, v5
	v_accvgpr_write_b32 a186, v4
	v_pk_fma_f32 v[4:5], v[88:89], v[2:3], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a189, v5
	v_accvgpr_write_b32 a188, v4
	v_pk_fma_f32 v[4:5], v[84:85], v[2:3], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v5
	v_accvgpr_write_b32 a190, v4
	v_pk_fma_f32 v[4:5], v[80:81], v[2:3], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a193, v5
	v_accvgpr_write_b32 a192, v4
	v_pk_fma_f32 v[4:5], v[76:77], v[2:3], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v5
	v_accvgpr_write_b32 a194, v4
	v_pk_fma_f32 v[4:5], v[72:73], v[2:3], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a197, v5
	v_accvgpr_write_b32 a196, v4
	v_pk_fma_f32 v[4:5], v[68:69], v[2:3], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v5
	v_accvgpr_write_b32 a198, v4
	v_pk_fma_f32 v[4:5], v[64:65], v[2:3], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a201, v5
	v_accvgpr_write_b32 a200, v4
	v_pk_fma_f32 v[4:5], v[32:33], v[2:3], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v5
	v_accvgpr_write_b32 a202, v4
	v_pk_fma_f32 v[4:5], v[30:31], v[2:3], v[210:211] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v5
	v_accvgpr_write_b32 a204, v4
	v_pk_fma_f32 v[4:5], v[28:29], v[2:3], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v5
	;;#ASMSTART
	v_cvt_f32_f16 v222, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[222:223], v[148:149], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v8, v166
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[8:9], v[148:149], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v12, v165
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[12:13], v[148:149], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[116:117], v[2:3], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a206, v4
	v_pk_fma_f32 v[94:95], v[24:25], v[2:3], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[22:23], v[2:3], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[16:17], v[2:3], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[14:15], v[2:3], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[222:223], v[2:3], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[8:9], v[2:3], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[12:13], v[2:3], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[230:231], v[2:3], v[122:123] op_sel_hi:[0,1,1]
	ds_read2st64_b32 v[2:3], v177 offset0:80 offset1:81
	ds_read2st64_b32 a[212:213], v177 offset0:82 offset1:83
	ds_read2st64_b32 v[248:249], v177 offset0:84 offset1:85
	ds_read2st64_b32 a[210:211], v177 offset0:86 offset1:87
	scratch_load_dwordx4 v[218:221], off, off offset:292
	scratch_load_dwordx4 v[222:225], off, off offset:308
	scratch_load_dwordx4 v[206:209], off, off offset:324
	scratch_load_dwordx4 v[194:197], off, off offset:340
	scratch_load_dwordx4 v[202:205], off, off offset:356
	scratch_load_dwordx4 v[214:217], off, off offset:372
	scratch_load_dwordx4 v[182:185], off, off offset:388
	scratch_load_dwordx4 v[190:193], off, off offset:404
	scratch_load_dwordx4 v[178:181], off, off offset:420
	scratch_load_dwordx4 v[186:189], off, off offset:436
	v_accvgpr_write_b32 a209, v5
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v8, 8, v2
	v_and_b32_e32 v9, 0xff00, v2
	v_accvgpr_write_b32 a208, v4
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v9, v9
	;;#ASMEND
	v_accvgpr_read_b32 v213, a113
	v_accvgpr_read_b32 v210, a110
	v_accvgpr_read_b32 v212, a112
	v_accvgpr_read_b32 v211, a111
	v_accvgpr_write_b32 a161, v11
	v_accvgpr_write_b32 a160, v10
	scratch_load_dwordx4 v[122:125], off, off offset:452
	scratch_load_dwordx4 v[168:171], off, off offset:500
	v_accvgpr_read_b32 v167, a157
	v_accvgpr_read_b32 v164, a154
	v_accvgpr_read_b32 v42, a134
	v_accvgpr_read_b32 v30, a114
	v_accvgpr_read_b32 v26, a104
	v_accvgpr_read_b32 v22, a96
	v_accvgpr_read_b32 v18, a92
	v_accvgpr_read_b32 v14, a84
	v_accvgpr_read_b32 v15, a85
	v_accvgpr_read_b32 v16, a86
	v_accvgpr_read_b32 v17, a87
	v_accvgpr_read_b32 v19, a93
	v_accvgpr_read_b32 v20, a94
	v_accvgpr_read_b32 v21, a95
	v_accvgpr_read_b32 v23, a97
	v_accvgpr_read_b32 v24, a98
	v_accvgpr_read_b32 v25, a99
	v_accvgpr_read_b32 v27, a105
	v_accvgpr_read_b32 v28, a106
	v_accvgpr_read_b32 v29, a107
	v_accvgpr_mov_b32 a34, a114
	v_accvgpr_read_b32 v31, a115
	v_accvgpr_read_b32 v32, a116
	v_accvgpr_read_b32 v33, a117
	v_accvgpr_mov_b32 a35, a115
	v_accvgpr_mov_b32 a36, a116
	v_accvgpr_mov_b32 a37, a117
	v_accvgpr_read_b32 v166, a156
	v_accvgpr_read_b32 v165, a155
	v_accvgpr_read_b32 v43, a135
	v_accvgpr_read_b32 v44, a136
	v_accvgpr_read_b32 v45, a137
	v_accvgpr_write_b32 a63, v25
	v_accvgpr_write_b32 a62, v24
	v_accvgpr_write_b32 a61, v23
	v_accvgpr_write_b32 a60, v22
	v_accvgpr_write_b32 a59, v17
	v_accvgpr_write_b32 a58, v16
	v_accvgpr_write_b32 a57, v15
	v_accvgpr_write_b32 a56, v14
	v_accvgpr_mov_b32 a40, a138
	v_accvgpr_mov_b32 a41, a139
	v_accvgpr_mov_b32 a42, a140
	v_accvgpr_mov_b32 a43, a141
	s_waitcnt vmcnt(11)
	v_lshlrev_b16_e32 v12, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[12:13], v[8:9], v[254:255] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v13, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v176, v13
	;;#ASMEND
	s_waitcnt vmcnt(9)
	v_lshlrev_b16_e32 v13, 8, v206
	;;#ASMSTART
	v_cvt_f32_f16 v254, v13
	;;#ASMEND
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v13, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v70, v13
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[70:71], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_lshlrev_b16_e32 v13, 8, v210
	;;#ASMSTART
	v_cvt_f32_f16 v138, v13
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[8:9], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	v_accvgpr_write_b32 a110, v0
	v_lshlrev_b32_e32 v13, 8, v194
	;;#ASMSTART
	v_cvt_f32_f16 v74, v13
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[74:75], v[8:9], v[242:243] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v5
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_write_b32 a6, v4
	v_pk_fma_f32 v[4:5], v[176:177], v[8:9], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v0
	s_waitcnt vmcnt(6)
	v_lshlrev_b16_e32 v13, 8, v214
	;;#ASMSTART
	v_cvt_f32_f16 v46, v13
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[46:47], v[8:9], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v5
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a126, v4
	v_pk_fma_f32 v[4:5], v[254:255], v[8:9], v[250:251] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a16, v0
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v10, v13
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[10:11], v[8:9], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v4
	v_accvgpr_write_b32 a113, v1
	v_accvgpr_write_b32 a5, v5
	v_accvgpr_write_b32 a112, v0
	s_waitcnt vmcnt(4)
	v_lshlrev_b16_e32 v13, 8, v190
	;;#ASMSTART
	v_cvt_f32_f16 v0, v13
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[0:1], v[8:9], v[236:237] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v4
	v_accvgpr_write_b32 a1, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v13, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v48, v13
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[48:49], v[8:9], v[234:235] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v4
	v_accvgpr_write_b32 a3, v5
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v13, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v54, v13
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[54:55], v[8:9], v[228:229] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[226:229], off, off offset:468
	scratch_load_dwordx4 v[234:237], off, off offset:484
	v_accvgpr_write_b32 a19, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v13, 8, v122
	v_accvgpr_write_b32 a18, v4
	;;#ASMSTART
	v_cvt_f32_f16 v64, v13
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[64:65], v[8:9], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v5
	v_accvgpr_read_b32 v241, a153
	v_accvgpr_write_b32 a20, v4
	v_accvgpr_read_b32 v238, a150
	v_accvgpr_read_b32 v245, a149
	v_accvgpr_read_b32 v242, a146
	v_accvgpr_read_b32 v50, a142
	v_accvgpr_read_b32 v253, a141
	v_accvgpr_read_b32 v250, a138
	v_accvgpr_read_b32 v52, a144
	v_accvgpr_read_b32 v53, a145
	v_accvgpr_read_b32 v252, a140
	v_accvgpr_read_b32 v251, a139
	v_accvgpr_read_b32 v51, a143
	v_accvgpr_read_b32 v243, a147
	v_accvgpr_read_b32 v244, a148
	v_accvgpr_read_b32 v240, a152
	v_accvgpr_read_b32 v239, a151
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v13, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v68, v13
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v13, 8, v234
	v_pk_fma_f32 v[4:5], v[68:69], v[8:9], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v72, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v168
	v_accvgpr_write_b32 a23, v5
	;;#ASMSTART
	v_cvt_f32_f16 v76, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v238
	v_accvgpr_write_b32 a22, v4
	v_pk_fma_f32 v[4:5], v[72:73], v[8:9], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v80, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v164
	v_accvgpr_write_b32 a25, v5
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v242
	v_accvgpr_write_b32 a24, v4
	v_pk_fma_f32 v[4:5], v[76:77], v[8:9], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v50
	v_accvgpr_write_b32 a39, v5
	;;#ASMSTART
	v_cvt_f32_f16 v92, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v250
	v_accvgpr_write_b32 a38, v4
	;;#ASMSTART
	v_cvt_f32_f16 v96, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v100, v13
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[100:101], v[8:9], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a128
	v_accvgpr_read_b32 v4, a160
	v_lshlrev_b32_e32 v13, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v104, v13
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[104:105], v[8:9], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v34, a118
	v_accvgpr_read_b32 v5, a161
	v_lshlrev_b16_e32 v13, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v108, v13
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[108:109], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a158
	v_accvgpr_read_b32 v5, a159
	v_lshlrev_b32_e32 v13, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v112, v13
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[112:113], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a124
	v_accvgpr_read_b32 v5, a125
	v_lshlrev_b16_e32 v13, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v116, v13
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[116:117], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a102
	v_accvgpr_read_b32 v5, a103
	v_lshlrev_b32_e32 v13, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v120, v13
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[120:121], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a100
	v_accvgpr_read_b32 v5, a101
	v_lshlrev_b16_e32 v13, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v126, v13
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[126:127], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a90
	v_accvgpr_read_b32 v5, a91
	v_pk_fma_f32 v[162:163], v[92:93], v[8:9], v[156:157] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v13, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v128, v13
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[128:129], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a88
	v_pk_fma_f32 v[198:199], v[80:81], v[8:9], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[84:85], v[8:9], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[88:89], v[8:9], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v60, a80
	v_accvgpr_read_b32 v5, a89
	v_accvgpr_read_b32 v147, a79
	v_pk_fma_f32 v[150:151], v[96:97], v[8:9], v[160:161] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v130, v13
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[130:131], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v144, a76
	v_accvgpr_read_b32 v4, a14
	v_lshlrev_b32_e32 v13, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v132, v13
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[132:133], v[8:9], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v56, a72
	v_accvgpr_read_b32 v5, a15
	v_lshlrev_b16_e32 v13, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v134, v13
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[134:135], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a68
	v_lshlrev_b32_e32 v13, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v136, v13
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[136:137], v[8:9], v[232:233] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 16, v2
	v_lshlrev_b16_e32 v8, 8, v8
	v_lshlrev_b32_sdwa v2, v246, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v9, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[10:11], v[8:9], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v146, a78
	v_accvgpr_read_b32 v145, a77
	v_accvgpr_write_b32 a79, v11
	v_accvgpr_write_b32 a78, v10
	v_accvgpr_read_b32 v10, a206
	v_accvgpr_read_b32 v11, a207
	v_pk_fma_f32 v[0:1], v[0:1], v[8:9], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v61, a81
	v_accvgpr_read_b32 v62, a82
	v_accvgpr_read_b32 v63, a83
	v_accvgpr_write_b32 a83, v1
	v_accvgpr_write_b32 a82, v0
	v_accvgpr_read_b32 v0, a204
	v_accvgpr_read_b32 v1, a205
	v_pk_fma_f32 v[0:1], v[48:49], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v1
	v_accvgpr_write_b32 a86, v0
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_read_b32 v1, a203
	v_pk_fma_f32 v[0:1], v[54:55], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v1
	v_pk_fma_f32 v[12:13], v[12:13], v[8:9], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a92, v0
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_write_b32 a15, v13
	v_accvgpr_read_b32 v1, a201
	v_accvgpr_write_b32 a14, v12
	v_pk_fma_f32 v[12:13], v[176:177], v[8:9], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[64:65], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v13
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_write_b32 a30, v12
	v_pk_fma_f32 v[12:13], v[254:255], v[8:9], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a96, v0
	v_accvgpr_read_b32 v0, a198
	v_accvgpr_write_b32 a65, v13
	v_accvgpr_read_b32 v1, a199
	v_accvgpr_write_b32 a64, v12
	v_pk_fma_f32 v[12:13], v[70:71], v[8:9], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[68:69], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v13
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_write_b32 a66, v12
	v_pk_fma_f32 v[12:13], v[138:139], v[8:9], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a98, v0
	v_accvgpr_read_b32 v0, a196
	v_accvgpr_read_b32 v5, a69
	v_accvgpr_read_b32 v6, a70
	v_accvgpr_read_b32 v7, a71
	v_accvgpr_write_b32 a69, v13
	v_accvgpr_read_b32 v1, a197
	v_accvgpr_write_b32 a68, v12
	v_pk_fma_f32 v[12:13], v[74:75], v[8:9], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[72:73], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v13
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a70, v12
	v_accvgpr_read_b32 v12, a208
	v_accvgpr_write_b32 a100, v0
	v_accvgpr_read_b32 v0, a194
	v_accvgpr_read_b32 v13, a209
	v_accvgpr_read_b32 v1, a195
	v_pk_fma_f32 v[12:13], v[46:47], v[8:9], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[76:77], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a192
	v_accvgpr_read_b32 v57, a73
	v_accvgpr_read_b32 v58, a74
	v_accvgpr_read_b32 v59, a75
	v_accvgpr_write_b32 a75, v13
	v_accvgpr_read_b32 v1, a193
	v_accvgpr_write_b32 a74, v12
	v_pk_fma_f32 v[12:13], v[80:81], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a190
	v_accvgpr_read_b32 v1, a191
	v_pk_fma_f32 v[0:1], v[84:85], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_write_b32 a104, v0
	v_accvgpr_read_b32 v0, a188
	v_accvgpr_read_b32 v1, a189
	v_pk_fma_f32 v[80:81], v[88:89], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a186
	v_accvgpr_read_b32 v1, a187
	v_pk_fma_f32 v[76:77], v[92:93], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a184
	v_accvgpr_read_b32 v1, a185
	v_pk_fma_f32 v[54:55], v[96:97], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a182
	v_accvgpr_read_b32 v1, a183
	v_pk_fma_f32 v[48:49], v[100:101], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a180
	v_accvgpr_read_b32 v1, a181
	v_pk_fma_f32 v[90:91], v[104:105], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a178
	v_accvgpr_read_b32 v1, a179
	v_pk_fma_f32 v[108:109], v[108:109], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a176
	v_accvgpr_read_b32 v1, a177
	v_pk_fma_f32 v[112:113], v[112:113], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a174
	v_accvgpr_read_b32 v1, a175
	v_pk_fma_f32 v[120:121], v[120:121], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a172
	v_accvgpr_read_b32 v46, a168
	v_accvgpr_read_b32 v1, a173
	v_accvgpr_read_b32 v47, a169
	v_pk_fma_f32 v[104:105], v[126:127], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a170
	v_pk_fma_f32 v[126:127], v[130:131], v[8:9], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a166
	v_accvgpr_read_b32 v11, a171
	v_accvgpr_read_b32 v47, a167
	v_lshlrev_b16_e32 v2, 8, v3
	v_pk_fma_f32 v[0:1], v[128:129], v[8:9], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[132:133], v[8:9], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a164
	v_and_b32_e32 v133, 0xff00, v3
	;;#ASMSTART
	v_cvt_f32_f16 v132, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v4
	v_accvgpr_write_b32 a55, v7
	v_accvgpr_read_b32 v47, a165
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_accvgpr_write_b32 a54, v6
	v_accvgpr_write_b32 a53, v5
	v_accvgpr_write_b32 a52, v4
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[2:3], v[132:133], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[134:135], v[8:9], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v5
	v_lshrrev_b32_sdwa v134, v246, v56 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v46, a162
	v_accvgpr_write_b32 a72, v4
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[134:135], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v47, a163
	v_accvgpr_write_b32 a77, v5
	v_pk_fma_f32 v[116:117], v[116:117], v[8:9], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[136:137], v[8:9], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a76, v4
	v_and_b32_e32 v135, 0xff00, v144
	;;#ASMSTART
	v_cvt_f32_f16 v136, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[136:137], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v5
	v_accvgpr_write_b32 a80, v4
	v_lshrrev_b32_sdwa v135, v246, v60 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v138, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[138:139], v[132:133], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v5
	v_accvgpr_write_b32 a84, v4
	v_and_b32_e32 v135, 0xff00, v14
	;;#ASMSTART
	v_cvt_f32_f16 v140, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[140:141], v[132:133], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v5
	v_accvgpr_write_b32 a8, v4
	v_lshrrev_b32_sdwa v135, v246, v18 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[142:143], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a48, v144
	v_accvgpr_write_b32 a89, v5
	v_accvgpr_write_b32 a49, v145
	v_accvgpr_write_b32 a50, v146
	v_accvgpr_write_b32 a51, v147
	v_accvgpr_write_b32 a88, v4
	v_and_b32_e32 v135, 0xff00, v22
	;;#ASMSTART
	v_cvt_f32_f16 v144, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[144:145], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v5
	v_accvgpr_write_b32 a90, v4
	v_lshrrev_b32_sdwa v135, v246, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[146:147], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v5
	v_accvgpr_write_b32 a94, v4
	v_and_b32_e32 v135, 0xff00, v30
	;;#ASMSTART
	v_cvt_f32_f16 v148, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[148:149], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v5
	v_accvgpr_write_b32 a12, v4
	v_lshrrev_b32_sdwa v135, v246, v34 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[152:153], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v5
	v_accvgpr_write_b32 a32, v4
	v_and_b32_e32 v135, 0xff00, v38
	;;#ASMSTART
	v_cvt_f32_f16 v154, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[154:155], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v5
	v_lshrrev_b32_sdwa v135, v246, v42 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a102, v4
	;;#ASMSTART
	v_cvt_f32_f16 v156, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[156:157], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_and_b32_e32 v135, 0xff00, v250
	v_accvgpr_write_b32 a107, v5
	;;#ASMSTART
	v_cvt_f32_f16 v158, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v50 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a106, v4
	v_pk_fma_f32 v[4:5], v[158:159], v[132:133], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v242
	v_accvgpr_read_b32 v68, a154
	v_accvgpr_write_b32 a115, v5
	v_pk_fma_f32 v[118:119], v[160:161], v[132:133], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v68 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v10, a38
	v_accvgpr_write_b32 a114, v4
	;;#ASMSTART
	v_cvt_f32_f16 v164, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v238
	v_mov_b64_e32 v[4:5], v[168:169]
	v_accvgpr_read_b32 v11, a39
	;;#ASMSTART
	v_cvt_f32_f16 v166, v135
	;;#ASMEND
	v_mov_b64_e32 v[6:7], v[170:171]
	v_lshrrev_b32_sdwa v135, v246, v4 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v135
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[168:169], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a24
	v_mov_b64_e32 v[66:67], v[62:63]
	v_accvgpr_read_b32 v11, a25
	v_mov_b64_e32 v[64:65], v[60:61]
	v_and_b32_e32 v135, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v170, v135
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[170:171], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a22
	v_accvgpr_read_b32 v11, a23
	v_pk_fma_f32 v[114:115], v[162:163], v[132:133], v[172:173] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v246, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v135
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[172:173], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a20
	v_mov_b64_e32 v[252:253], v[236:237]
	v_accvgpr_write_b32 a22, v122
	v_accvgpr_read_b32 v11, a21
	v_pk_fma_f32 v[110:111], v[164:165], v[132:133], v[174:175] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[250:251], v[234:235]
	v_and_b32_e32 v135, 0xff00, v122
	v_accvgpr_write_b32 a23, v123
	v_accvgpr_write_b32 a24, v124
	v_accvgpr_write_b32 a25, v125
	;;#ASMSTART
	v_cvt_f32_f16 v174, v135
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[174:175], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[236:237], v[188:189]
	v_accvgpr_read_b32 v10, a18
	v_mov_b64_e32 v[232:233], v[58:59]
	v_mov_b64_e32 v[234:235], v[186:187]
	v_accvgpr_read_b32 v11, a19
	v_mov_b64_e32 v[230:231], v[56:57]
	v_lshrrev_b32_sdwa v135, v246, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v135
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[176:177], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a3
	v_accvgpr_write_b32 a18, v178
	v_accvgpr_read_b32 v10, a2
	v_and_b32_e32 v135, 0xff00, v178
	v_accvgpr_write_b32 a19, v179
	v_accvgpr_write_b32 a20, v180
	v_accvgpr_write_b32 a21, v181
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[178:179], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a1
	v_mov_b64_e32 v[58:59], v[190:191]
	v_accvgpr_read_b32 v10, a0
	v_lshrrev_b32_sdwa v135, v246, v58 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v135
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[180:181], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a112
	v_accvgpr_write_b32 a0, v182
	v_accvgpr_read_b32 v11, a113
	v_and_b32_e32 v135, 0xff00, v182
	v_accvgpr_write_b32 a1, v183
	v_accvgpr_write_b32 a2, v184
	v_accvgpr_write_b32 a3, v185
	;;#ASMSTART
	v_cvt_f32_f16 v182, v135
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[182:183], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a16
	v_accvgpr_read_b32 v39, a129
	v_accvgpr_read_b32 v11, a17
	v_pk_fma_f32 v[44:45], v[166:167], v[132:133], v[198:199] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v246, v214 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v135
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[184:185], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[200:201], v[196:197]
	v_accvgpr_read_b32 v10, a10
	v_accvgpr_read_b32 v35, a119
	v_mov_b64_e32 v[198:199], v[194:195]
	v_accvgpr_read_b32 v11, a11
	v_and_b32_e32 v135, 0xff00, v198
	;;#ASMSTART
	v_cvt_f32_f16 v186, v135
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[186:187], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a110
	v_accvgpr_read_b32 v11, a111
	v_lshrrev_b32_sdwa v135, v246, v210 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[188:189], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a108
	v_mov_b64_e32 v[74:75], v[20:21]
	v_mov_b64_e32 v[22:23], v[202:203]
	v_accvgpr_read_b32 v11, a109
	v_mov_b64_e32 v[72:73], v[18:19]
	v_mov_b64_e32 v[60:61], v[192:193]
	v_and_b32_e32 v135, 0xff00, v22
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[190:191], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a5
	v_accvgpr_read_b32 v10, a4
	v_mov_b64_e32 v[84:85], v[28:29]
	v_lshrrev_b32_sdwa v135, v246, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v135
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[192:193], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a126
	v_accvgpr_read_b32 v15, a7
	v_mov_b64_e32 v[82:83], v[26:27]
	v_and_b32_e32 v135, 0xff00, v222
	v_accvgpr_read_b32 v11, a127
	v_mov_b64_e32 v[26:27], v[218:219]
	v_accvgpr_read_b32 v14, a6
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[194:195], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v246, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v135
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[196:197], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v3
	v_lshlrev_b16_e32 v132, 8, v132
	v_accvgpr_read_b32 v92, a118
	v_lshlrev_b32_sdwa v3, v246, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v133, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[140:141], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v36, a120
	v_accvgpr_read_b32 v37, a121
	v_accvgpr_read_b32 v93, a119
	v_accvgpr_read_b32 v94, a120
	v_accvgpr_read_b32 v95, a121
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a120, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_pk_fma_f32 v[0:1], v[144:145], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v1
	v_accvgpr_write_b32 a126, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_accvgpr_read_b32 v86, a128
	v_accvgpr_write_b32 a38, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v40, a130
	v_accvgpr_read_b32 v41, a131
	v_accvgpr_read_b32 v87, a129
	v_accvgpr_read_b32 v88, a130
	v_accvgpr_read_b32 v89, a131
	v_accvgpr_write_b32 a131, v1
	v_accvgpr_write_b32 a130, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v1
	v_accvgpr_write_b32 a132, v0
	v_pk_fma_f32 v[0:1], v[154:155], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v1
	v_accvgpr_read_b32 v100, a142
	v_accvgpr_write_b32 a138, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v101, a143
	v_accvgpr_read_b32 v102, a144
	v_accvgpr_read_b32 v103, a145
	v_accvgpr_write_b32 a143, v1
	v_accvgpr_write_b32 a142, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v1
	v_accvgpr_write_b32 a144, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v1
	v_accvgpr_write_b32 a140, v0
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v1, a105
	v_pk_fma_f32 v[120:121], v[164:165], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v1, a101
	v_pk_fma_f32 v[112:113], v[170:171], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v1, a99
	v_pk_fma_f32 v[108:109], v[172:173], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_pk_fma_f32 v[242:243], v[174:175], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	v_accvgpr_read_b32 v1, a93
	v_pk_fma_f32 v[106:107], v[176:177], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v1, a87
	v_pk_fma_f32 v[104:105], v[178:179], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_accvgpr_read_b32 v1, a83
	v_pk_fma_f32 v[150:151], v[168:169], v[132:133], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[180:181], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a78
	v_accvgpr_read_b32 v1, a79
	v_pk_fma_f32 v[90:91], v[182:183], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a74
	v_accvgpr_read_b32 v1, a75
	v_pk_fma_f32 v[76:77], v[184:185], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a70
	v_accvgpr_read_b32 v1, a71
	v_pk_fma_f32 v[54:55], v[186:187], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_accvgpr_read_b32 v1, a69
	v_pk_fma_f32 v[48:49], v[188:189], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_accvgpr_read_b32 v1, a67
	v_pk_fma_f32 v[2:3], v[2:3], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[190:191], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_accvgpr_write_b32 a17, v3
	v_accvgpr_read_b32 v1, a65
	v_accvgpr_write_b32 a16, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[192:193], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_write_b32 a111, v3
	v_accvgpr_read_b32 v1, a31
	v_accvgpr_write_b32 a110, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[194:195], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_write_b32 a113, v3
	v_accvgpr_read_b32 v1, a15
	v_accvgpr_write_b32 a112, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[162:163], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[166:167], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[196:197], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v230
	v_lshlrev_b16_e32 v133, 8, v132
	v_lshrrev_b32_e32 v132, 16, v64
	v_lshlrev_b16_e32 v135, 8, v132
	v_lshrrev_b32_e32 v132, 16, v72
	v_lshlrev_b16_e32 v137, 8, v132
	v_lshrrev_b32_e32 v132, 16, v82
	v_accvgpr_read_b32 v96, a134
	v_lshlrev_b16_e32 v139, 8, v132
	v_lshrrev_b32_e32 v132, 16, v92
	v_lshlrev_b16_e32 v141, 8, v132
	v_lshrrev_b32_e32 v132, 16, v96
	v_lshlrev_b16_e32 v143, 8, v132
	v_lshrrev_b32_e32 v132, 16, v100
	v_lshlrev_b16_e32 v145, 8, v132
	v_lshrrev_b32_e32 v132, 16, v68
	v_lshlrev_b16_e32 v147, 8, v132
	v_lshrrev_b32_e32 v132, 16, v4
	v_lshlrev_b16_e32 v149, 8, v132
	v_lshrrev_b32_e32 v132, 16, v226
	v_lshlrev_b16_e32 v153, 8, v132
	v_lshrrev_b32_e32 v132, 16, v234
	v_lshlrev_b16_e32 v154, 8, v132
	v_lshrrev_b32_e32 v132, 16, v58
	v_lshlrev_b16_e32 v148, 8, v132
	v_lshrrev_b32_e32 v132, 16, v214
	v_lshlrev_b16_e32 v144, 8, v132
	v_lshrrev_b32_e32 v132, 16, v210
	v_lshlrev_b16_e32 v140, 8, v132
	v_lshrrev_b32_e32 v132, 16, v206
	s_waitcnt lgkmcnt(2)
	v_accvgpr_read_b32 v20, a212
	v_lshlrev_b16_e32 v136, 8, v132
	v_lshrrev_b32_e32 v132, 16, v26
	v_lshlrev_b16_e32 v130, 8, v20
	v_and_b32_e32 v131, 0xff00, v20
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[132:133], v[130:131], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v1
	v_lshlrev_b32_sdwa v134, v246, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a14, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[130:131], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v1
	v_accvgpr_write_b32 a74, v0
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[136:137], v[130:131], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v1
	v_lshlrev_b32_sdwa v138, v246, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a78, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[130:131], v[18:19] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[28:29], v[220:221]
	v_accvgpr_write_b32 a83, v1
	v_mov_b64_e32 v[220:221], v[200:201]
	v_accvgpr_write_b32 a82, v0
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[140:141], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[218:219], v[198:199]
	v_accvgpr_write_b32 a7, v1
	v_lshlrev_b32_sdwa v142, v246, v218 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a6, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[130:131], v[34:35] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[24:25], v[204:205]
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_read_b32 v205, a3
	v_accvgpr_write_b32 a10, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[130:131], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v202, a0
	v_accvgpr_write_b32 a87, v1
	v_lshlrev_b32_sdwa v146, v246, v202 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a64, v210
	v_accvgpr_write_b32 a86, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[130:131], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v211
	v_accvgpr_write_b32 a66, v212
	v_accvgpr_write_b32 a67, v213
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_read_b32 v213, a21
	v_accvgpr_write_b32 a4, v0
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[130:131], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v210, a18
	v_accvgpr_write_b32 a93, v1
	v_lshlrev_b32_sdwa v152, v246, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[240:241], v[232:233]
	v_accvgpr_write_b32 a92, v0
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[130:131], v[50:51] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[238:239], v[230:231]
	v_mov_b64_e32 v[232:233], v[216:217]
	v_accvgpr_write_b32 a97, v1
	v_mov_b64_e32 v[230:231], v[214:215]
	v_accvgpr_write_b32 a96, v0
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[130:131], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v217, a25
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_read_b32 v214, a22
	v_accvgpr_write_b32 a98, v0
	v_lshlrev_b32_sdwa v155, v246, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v155
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[130:131], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v1
	v_accvgpr_write_b32 a30, v0
	;;#ASMSTART
	v_cvt_f32_f16 v158, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[130:131], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	v_lshlrev_b32_sdwa v153, v246, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[130:131], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_write_b32 a104, v0
	;;#ASMSTART
	v_cvt_f32_f16 v162, v149
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[130:131], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_read_b32 v78, a150
	v_accvgpr_write_b32 a108, v0
	v_lshlrev_b32_sdwa v149, v246, v78 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v149
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[130:131], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v1
	v_accvgpr_write_b32 a116, v0
	;;#ASMSTART
	v_cvt_f32_f16 v166, v147
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[130:131], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_read_b32 v16, a146
	v_accvgpr_write_b32 a122, v0
	v_lshlrev_b32_sdwa v147, v246, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v147
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[130:131], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v1
	v_accvgpr_write_b32 a128, v0
	;;#ASMSTART
	v_cvt_f32_f16 v170, v145
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[130:131], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v97, a135
	v_accvgpr_read_b32 v98, a136
	v_accvgpr_read_b32 v99, a137
	v_accvgpr_write_b32 a137, v1
	v_accvgpr_write_b32 a136, v0
	v_accvgpr_read_b32 v45, a43
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v42, a40
	v_accvgpr_read_b32 v1, a115
	v_lshlrev_b32_sdwa v145, v246, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v145
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a147
	v_accvgpr_read_b32 v18, a148
	v_accvgpr_read_b32 v19, a149
	v_accvgpr_write_b32 a147, v1
	v_accvgpr_write_b32 a146, v0
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v1, a107
	;;#ASMSTART
	v_cvt_f32_f16 v174, v143
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[174:175], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	v_lshlrev_b32_sdwa v143, v246, v86 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[176:177], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a32
	v_accvgpr_read_b32 v1, a33
	;;#ASMSTART
	v_cvt_f32_f16 v178, v141
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[178:179], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v12, a34
	v_accvgpr_read_b32 v1, a13
	v_lshlrev_b32_sdwa v141, v246, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v141
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[180:181], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v1, a95
	;;#ASMSTART
	v_cvt_f32_f16 v182, v139
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[182:183], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v8, a60
	v_accvgpr_read_b32 v1, a91
	v_lshlrev_b32_sdwa v139, v246, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v139
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[184:185], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a88
	v_accvgpr_read_b32 v1, a89
	v_mov_b64_e32 v[128:129], v[6:7]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v137
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[186:187], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_mov_b64_e32 v[126:127], v[4:5]
	v_accvgpr_read_b32 v4, a56
	v_accvgpr_read_b32 v1, a9
	v_lshlrev_b32_sdwa v137, v246, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v137
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[188:189], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a84
	v_accvgpr_write_b32 a71, v61
	v_accvgpr_read_b32 v1, a85
	v_accvgpr_write_b32 a70, v60
	v_accvgpr_write_b32 a69, v59
	v_accvgpr_write_b32 a68, v58
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[190:191], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v201, a51
	v_accvgpr_read_b32 v0, a80
	v_accvgpr_read_b32 v198, a48
	v_accvgpr_read_b32 v1, a81
	v_lshlrev_b32_sdwa v135, v246, v198 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v135
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[192:193], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_accvgpr_write_b32 a119, v3
	v_accvgpr_read_b32 v1, a77
	v_accvgpr_read_b32 v30, a72
	v_accvgpr_write_b32 a118, v2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v133
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[194:195], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a52
	v_accvgpr_read_b32 v31, a73
	v_lshlrev_b32_sdwa v133, v246, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v133
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[196:197], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v130, 16, v20
	v_lshlrev_b16_e32 v130, 8, v130
	v_lshlrev_b32_sdwa v131, v246, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[132:133], v[130:131], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v30
	v_accvgpr_write_b32 a9, v31
	v_pk_fma_f32 v[30:31], v[134:135], v[130:131], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a12, v30
	v_accvgpr_write_b32 a13, v31
	v_pk_fma_f32 v[30:31], v[136:137], v[130:131], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v31
	v_accvgpr_write_b32 a32, v30
	v_pk_fma_f32 v[30:31], v[138:139], v[130:131], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v31
	v_accvgpr_write_b32 a44, v30
	v_pk_fma_f32 v[30:31], v[140:141], v[130:131], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v31
	v_accvgpr_write_b32 a46, v30
	v_pk_fma_f32 v[30:31], v[142:143], v[130:131], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v200, a50
	v_accvgpr_read_b32 v199, a49
	v_accvgpr_write_b32 a51, v31
	v_accvgpr_write_b32 a50, v30
	v_pk_fma_f32 v[30:31], v[144:145], v[130:131], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a53
	v_accvgpr_read_b32 v2, a54
	v_accvgpr_read_b32 v3, a55
	v_accvgpr_write_b32 a53, v31
	v_accvgpr_write_b32 a52, v30
	v_pk_fma_f32 v[30:31], v[146:147], v[130:131], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v31
	v_accvgpr_write_b32 a54, v30
	v_pk_fma_f32 v[30:31], v[148:149], v[130:131], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a57
	v_accvgpr_read_b32 v6, a58
	v_accvgpr_read_b32 v7, a59
	v_accvgpr_write_b32 a57, v31
	v_accvgpr_write_b32 a56, v30
	v_pk_fma_f32 v[30:31], v[152:153], v[130:131], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v31
	v_accvgpr_write_b32 a58, v30
	v_pk_fma_f32 v[30:31], v[154:155], v[130:131], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a61
	v_accvgpr_read_b32 v10, a62
	v_accvgpr_read_b32 v11, a63
	v_accvgpr_write_b32 a61, v31
	v_accvgpr_write_b32 a60, v30
	v_pk_fma_f32 v[30:31], v[156:157], v[130:131], v[242:243] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v31
	v_accvgpr_write_b32 a62, v30
	v_pk_fma_f32 v[30:31], v[158:159], v[130:131], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v31
	v_accvgpr_write_b32 a72, v30
	v_pk_fma_f32 v[30:31], v[160:161], v[130:131], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v31
	v_accvgpr_write_b32 a76, v30
	v_pk_fma_f32 v[30:31], v[162:163], v[130:131], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v31
	v_accvgpr_write_b32 a88, v30
	v_pk_fma_f32 v[30:31], v[164:165], v[130:131], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v31
	v_accvgpr_write_b32 a102, v30
	v_pk_fma_f32 v[30:31], v[166:167], v[130:131], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v31
	v_accvgpr_write_b32 a114, v30
	v_pk_fma_f32 v[30:31], v[168:169], v[130:131], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v31
	v_accvgpr_write_b32 a134, v30
	v_accvgpr_read_b32 v30, a140
	v_accvgpr_read_b32 v31, a141
	v_pk_fma_f32 v[30:31], v[170:171], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v31
	v_accvgpr_write_b32 a140, v30
	v_accvgpr_read_b32 v30, a144
	v_accvgpr_read_b32 v31, a145
	v_pk_fma_f32 v[30:31], v[172:173], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v31
	v_accvgpr_write_b32 a144, v30
	v_accvgpr_read_b32 v30, a142
	v_accvgpr_read_b32 v31, a143
	v_pk_fma_f32 v[30:31], v[174:175], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v31
	v_accvgpr_write_b32 a142, v30
	v_accvgpr_read_b32 v30, a138
	v_accvgpr_read_b32 v31, a139
	v_pk_fma_f32 v[30:31], v[176:177], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v31
	v_accvgpr_write_b32 a138, v30
	v_accvgpr_read_b32 v30, a132
	v_accvgpr_read_b32 v31, a133
	v_pk_fma_f32 v[30:31], v[178:179], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v31
	v_accvgpr_write_b32 a132, v30
	v_accvgpr_read_b32 v30, a130
	v_accvgpr_read_b32 v31, a131
	v_pk_fma_f32 v[254:255], v[180:181], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a38
	v_accvgpr_read_b32 v31, a39
	v_pk_fma_f32 v[116:117], v[182:183], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a126
	v_accvgpr_read_b32 v31, a127
	v_pk_fma_f32 v[120:121], v[184:185], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a124
	v_accvgpr_read_b32 v31, a125
	v_pk_fma_f32 v[112:113], v[186:187], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a120
	v_accvgpr_read_b32 v31, a121
	v_pk_fma_f32 v[54:55], v[188:189], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a118
	v_accvgpr_read_b32 v31, a119
	v_pk_fma_f32 v[108:109], v[190:191], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a112
	v_accvgpr_read_b32 v31, a113
	v_pk_fma_f32 v[48:49], v[192:193], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a110
	v_accvgpr_read_b32 v31, a111
	v_pk_fma_f32 v[40:41], v[194:195], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a17
	v_accvgpr_read_b32 v30, a16
	v_pk_fma_f32 v[196:197], v[196:197], v[130:131], v[30:31] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 24, v26
	v_mov_b32_e32 v33, v29
	v_mov_b32_e32 v32, v28
	v_mov_b32_e32 v31, v27
	v_lshlrev_b16_e32 v133, 8, v132
	v_lshrrev_b32_e32 v132, 24, v206
	v_mov_b32_e32 v27, v223
	v_lshlrev_b16_e32 v135, 8, v132
	v_and_b32_e32 v132, 0xff000000, v222
	v_mov_b32_e32 v28, v224
	v_mov_b32_e32 v29, v225
	v_accvgpr_read_b32 v225, a67
	v_accvgpr_read_b32 v222, a64
	v_lshrrev_b32_e32 v137, 16, v132
	v_lshrrev_b32_e32 v132, 24, v222
	v_mov_b32_e32 v35, v207
	v_lshlrev_b16_e32 v139, 8, v132
	v_and_b32_e32 v132, 0xff000000, v22
	v_mov_b32_e32 v36, v208
	v_mov_b32_e32 v37, v209
	v_lshrrev_b32_e32 v141, 16, v132
	v_lshrrev_b32_e32 v132, 24, v230
	v_accvgpr_read_b32 v209, a71
	v_lshlrev_b16_e32 v143, 8, v132
	v_and_b32_e32 v132, 0xff000000, v218
	v_accvgpr_read_b32 v206, a68
	v_lshrrev_b32_e32 v145, 16, v132
	v_lshrrev_b32_e32 v132, 24, v206
	v_lshlrev_b16_e32 v147, 8, v132
	v_and_b32_e32 v132, 0xff000000, v202
	v_lshrrev_b32_e32 v149, 16, v132
	v_lshrrev_b32_e32 v132, 24, v234
	v_lshlrev_b16_e32 v153, 8, v132
	v_and_b32_e32 v132, 0xff000000, v210
	v_lshrrev_b32_e32 v155, 16, v132
	v_lshrrev_b32_e32 v132, 24, v226
	v_lshlrev_b16_e32 v157, 8, v132
	v_and_b32_e32 v132, 0xff000000, v214
	v_lshrrev_b32_e32 v159, 16, v132
	v_lshrrev_b32_e32 v132, 24, v126
	v_lshlrev_b16_e32 v161, 8, v132
	v_and_b32_e32 v132, 0xff000000, v250
	v_lshrrev_b32_e32 v163, 16, v132
	v_lshrrev_b32_e32 v132, 24, v68
	v_lshlrev_b16_e32 v162, 8, v132
	v_and_b32_e32 v132, 0xff000000, v78
	v_lshrrev_b32_e32 v164, 16, v132
	v_lshrrev_b32_e32 v132, 24, v100
	v_lshlrev_b16_e32 v158, 8, v132
	v_and_b32_e32 v132, 0xff000000, v16
	v_lshrrev_b32_e32 v160, 16, v132
	v_lshrrev_b32_e32 v132, 24, v96
	v_lshlrev_b16_e32 v154, 8, v132
	v_and_b32_e32 v132, 0xff000000, v42
	v_lshrrev_b32_e32 v156, 16, v132
	v_and_b32_e32 v132, 0xff000000, v86
	v_lshrrev_b32_e32 v152, 16, v132
	v_lshrrev_b32_e32 v132, 24, v92
	v_lshlrev_b16_e32 v150, 8, v132
	v_and_b32_e32 v132, 0xff000000, v12
	v_lshrrev_b32_e32 v148, 16, v132
	v_lshrrev_b32_e32 v132, 24, v82
	v_lshlrev_b16_e32 v146, 8, v132
	v_and_b32_e32 v132, 0xff000000, v8
	v_lshrrev_b32_e32 v144, 16, v132
	v_lshrrev_b32_e32 v132, 24, v72
	v_lshlrev_b16_e32 v142, 8, v132
	v_and_b32_e32 v132, 0xff000000, v4
	v_lshrrev_b32_e32 v140, 16, v132
	v_lshrrev_b32_e32 v132, 24, v64
	v_lshlrev_b16_e32 v138, 8, v132
	v_and_b32_e32 v132, 0xff000000, v198
	v_lshrrev_b32_e32 v136, 16, v132
	v_lshrrev_b32_e32 v132, 24, v238
	v_accvgpr_read_b32 v21, a213
	v_lshlrev_b16_e32 v134, 8, v132
	v_and_b32_e32 v132, 0xff000000, v0
	v_accvgpr_read_b32 v212, a20
	v_accvgpr_read_b32 v211, a19
	v_lshlrev_b16_e32 v130, 8, v21
	v_and_b32_e32 v131, 0xff00, v21
	v_accvgpr_write_b32 a19, v3
	v_lshrrev_b32_e32 v132, 16, v132
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	v_accvgpr_write_b32 a18, v2
	v_accvgpr_write_b32 a17, v1
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[132:133], v[130:131], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v1
	v_accvgpr_write_b32 a28, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[130:131], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[136:137], v[130:131], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[130:131], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v1
	v_accvgpr_write_b32 a84, v0
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[140:141], v[130:131], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v1
	v_accvgpr_write_b32 a90, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[130:131], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a94, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[130:131], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v1
	v_accvgpr_write_b32 a106, v0
	v_accvgpr_read_b32 v0, a146
	v_accvgpr_read_b32 v1, a147
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[156:157], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a136
	v_accvgpr_read_b32 v1, a137
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[158:159], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a128
	v_accvgpr_read_b32 v1, a129
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[160:161], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a122
	v_accvgpr_read_b32 v216, a24
	v_accvgpr_read_b32 v215, a23
	v_accvgpr_write_b32 a27, v11
	v_accvgpr_read_b32 v1, a123
	v_accvgpr_write_b32 a26, v10
	v_accvgpr_write_b32 a25, v9
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[162:163], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a116
	v_accvgpr_read_b32 v1, a117
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[164:165], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	v_accvgpr_read_b32 v203, a1
	;;#ASMSTART
	v_cvt_f32_f16 v166, v161
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[166:167], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v204, a2
	v_mov_b32_e32 v105, v203
	v_accvgpr_read_b32 v1, a105
	v_mov_b32_e32 v106, v204
	v_mov_b32_e32 v107, v205
	;;#ASMSTART
	v_cvt_f32_f16 v168, v163
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[168:169], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v13, a35
	v_accvgpr_read_b32 v14, a36
	v_accvgpr_read_b32 v15, a37
	v_accvgpr_write_b32 a35, v199
	v_accvgpr_read_b32 v1, a101
	v_accvgpr_write_b32 a36, v200
	v_accvgpr_write_b32 a37, v201
	;;#ASMSTART
	v_cvt_f32_f16 v170, v157
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[170:171], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_read_b32 v1, a31
	;;#ASMSTART
	v_cvt_f32_f16 v172, v159
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[172:173], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v1, a99
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[154:155], v[130:131], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[174:175], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[146:147], v[130:131], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[148:149], v[130:131], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[150:151], v[130:131], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[152:153], v[130:131], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v155
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[176:177], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	v_accvgpr_read_b32 v1, a93
	;;#ASMSTART
	v_cvt_f32_f16 v178, v147
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[178:179], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v81, a153
	v_accvgpr_read_b32 v43, a41
	v_accvgpr_write_b32 a1, v13
	v_accvgpr_write_b32 a23, v7
	v_accvgpr_read_b32 v1, a5
	v_accvgpr_read_b32 v3, a7
	v_accvgpr_read_b32 v79, a151
	v_accvgpr_read_b32 v80, a152
	v_mov_b32_e32 v245, v81
	v_accvgpr_write_b32 a2, v14
	v_accvgpr_write_b32 a3, v15
	v_accvgpr_write_b32 a22, v6
	v_accvgpr_write_b32 a21, v5
	;;#ASMSTART
	v_cvt_f32_f16 v180, v149
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[180:181], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	;;#ASMSTART
	v_cvt_f32_f16 v186, v139
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[186:187], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a82
	v_accvgpr_read_b32 v4, a74
	v_mov_b32_e32 v244, v80
	v_mov_b32_e32 v243, v79
	v_mov_b32_e32 v79, v19
	v_accvgpr_read_b32 v1, a87
	v_accvgpr_read_b32 v3, a83
	v_accvgpr_read_b32 v5, a75
	v_mov_b32_e32 v78, v18
	v_mov_b32_e32 v77, v17
	;;#ASMSTART
	v_cvt_f32_f16 v182, v143
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[182:183], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	;;#ASMSTART
	v_cvt_f32_f16 v188, v141
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[188:189], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a78
	;;#ASMSTART
	v_cvt_f32_f16 v192, v137
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[192:193], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a14
	v_accvgpr_read_b32 v1, a11
	v_accvgpr_read_b32 v3, a79
	v_accvgpr_read_b32 v5, a15
	;;#ASMSTART
	v_cvt_f32_f16 v184, v145
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[184:185], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[190:191], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v133
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[194:195], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v130, 16, v21
	v_lshlrev_b32_sdwa v131, v246, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v130, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[132:133], v[130:131], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v5
	v_accvgpr_write_b32 a6, v4
	v_pk_fma_f32 v[4:5], v[134:135], v[130:131], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v5
	v_accvgpr_write_b32 a14, v4
	v_pk_fma_f32 v[4:5], v[136:137], v[130:131], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v5
	v_accvgpr_write_b32 a78, v4
	v_pk_fma_f32 v[4:5], v[138:139], v[130:131], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v5
	v_accvgpr_write_b32 a86, v4
	v_pk_fma_f32 v[4:5], v[140:141], v[130:131], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v5
	v_accvgpr_write_b32 a92, v4
	v_pk_fma_f32 v[4:5], v[142:143], v[130:131], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v5
	v_accvgpr_write_b32 a100, v4
	v_pk_fma_f32 v[4:5], v[144:145], v[130:131], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v5
	v_accvgpr_write_b32 a104, v4
	v_pk_fma_f32 v[4:5], v[146:147], v[130:131], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v5
	v_accvgpr_write_b32 a110, v4
	v_pk_fma_f32 v[4:5], v[148:149], v[130:131], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v5
	v_accvgpr_write_b32 a112, v4
	v_accvgpr_read_b32 v4, a132
	v_accvgpr_read_b32 v5, a133
	v_pk_fma_f32 v[4:5], v[150:151], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v5
	v_accvgpr_write_b32 a116, v4
	v_accvgpr_read_b32 v4, a138
	v_accvgpr_read_b32 v5, a139
	v_pk_fma_f32 v[4:5], v[152:153], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v5
	v_accvgpr_write_b32 a118, v4
	v_accvgpr_read_b32 v4, a142
	v_accvgpr_read_b32 v5, a143
	v_pk_fma_f32 v[4:5], v[154:155], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v5
	v_accvgpr_write_b32 a120, v4
	v_accvgpr_read_b32 v4, a144
	v_accvgpr_read_b32 v5, a145
	v_pk_fma_f32 v[4:5], v[156:157], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v5
	v_accvgpr_write_b32 a122, v4
	v_accvgpr_read_b32 v4, a140
	v_accvgpr_read_b32 v5, a141
	v_pk_fma_f32 v[4:5], v[158:159], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v5
	v_accvgpr_write_b32 a124, v4
	v_accvgpr_read_b32 v4, a134
	v_accvgpr_read_b32 v5, a135
	v_pk_fma_f32 v[4:5], v[160:161], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v5
	v_accvgpr_write_b32 a126, v4
	v_accvgpr_read_b32 v4, a114
	v_accvgpr_read_b32 v5, a115
	v_pk_fma_f32 v[4:5], v[162:163], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v5
	v_accvgpr_write_b32 a144, v4
	v_accvgpr_read_b32 v4, a102
	v_accvgpr_read_b32 v5, a103
	v_pk_fma_f32 v[4:5], v[164:165], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v5
	v_accvgpr_write_b32 a146, v4
	v_accvgpr_read_b32 v4, a88
	v_accvgpr_read_b32 v5, a89
	v_pk_fma_f32 v[254:255], v[166:167], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a76
	v_accvgpr_read_b32 v5, a77
	v_pk_fma_f32 v[198:199], v[168:169], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a72
	v_accvgpr_read_b32 v5, a73
	v_pk_fma_f32 v[202:203], v[170:171], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a62
	v_accvgpr_read_b32 v5, a63
	v_pk_fma_f32 v[196:197], v[172:173], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a60
	v_accvgpr_read_b32 v5, a61
	v_pk_fma_f32 v[120:121], v[174:175], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a58
	v_accvgpr_read_b32 v5, a59
	v_pk_fma_f32 v[116:117], v[176:177], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a56
	v_accvgpr_read_b32 v5, a57
	v_pk_fma_f32 v[112:113], v[178:179], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a54
	v_accvgpr_read_b32 v5, a55
	v_pk_fma_f32 v[108:109], v[180:181], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a52
	v_accvgpr_read_b32 v5, a53
	v_pk_fma_f32 v[80:81], v[182:183], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a50
	v_accvgpr_read_b32 v5, a51
	v_pk_fma_f32 v[54:55], v[184:185], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a46
	v_accvgpr_read_b32 v5, a47
	v_pk_fma_f32 v[48:49], v[186:187], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a44
	v_accvgpr_read_b32 v44, a42
	v_accvgpr_read_b32 v5, a45
	v_pk_fma_f32 v[44:45], v[188:189], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a32
	v_accvgpr_read_b32 v5, a33
	v_pk_fma_f32 v[40:41], v[190:191], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a12
	v_accvgpr_read_b32 v5, a13
	v_pk_fma_f32 v[16:17], v[192:193], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a8
	v_accvgpr_read_b32 v5, a9
	v_pk_fma_f32 v[4:5], v[194:195], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v130, 8, v248
	v_and_b32_e32 v131, 0xff00, v248
	v_lshlrev_b16_e32 v132, 8, v31
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[132:133], v[130:131], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v133, 8, v27
	;;#ASMSTART
	v_cvt_f32_f16 v134, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v35
	v_accvgpr_read_b32 v223, a65
	;;#ASMSTART
	v_cvt_f32_f16 v136, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v138, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v140, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v142, v133
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	v_lshlrev_b16_e32 v133, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v144, v133
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[130:131], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v207, a69
	v_accvgpr_write_b32 a31, v1
	v_lshlrev_b32_e32 v133, 8, v105
	v_accvgpr_write_b32 a30, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v133
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[130:131], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v133, 8, v207
	v_pk_fma_f32 v[2:3], v[136:137], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v1
	;;#ASMSTART
	v_cvt_f32_f16 v148, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v211
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_write_b32 a82, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[130:131], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v235
	v_accvgpr_write_b32 a4, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[130:131], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v1
	;;#ASMSTART
	v_cvt_f32_f16 v6, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v215
	v_accvgpr_write_b32 a88, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[130:131], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v50, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v156, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v251
	;;#ASMSTART
	v_cvt_f32_f16 v158, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v127
	v_accvgpr_read_b32 v69, a155
	;;#ASMSTART
	v_cvt_f32_f16 v160, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v243
	v_accvgpr_read_b32 v224, a66
	v_accvgpr_write_b32 a53, v223
	;;#ASMSTART
	v_cvt_f32_f16 v162, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v69
	v_accvgpr_write_b32 a54, v224
	v_accvgpr_write_b32 a55, v225
	;;#ASMSTART
	v_cvt_f32_f16 v164, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v77
	v_accvgpr_read_b32 v225, a43
	v_accvgpr_write_b32 a97, v1
	;;#ASMSTART
	v_cvt_f32_f16 v166, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v101
	v_accvgpr_read_b32 v223, a41
	v_accvgpr_write_b32 a59, v33
	v_accvgpr_write_b32 a75, v3
	v_accvgpr_write_b32 a96, v0
	v_pk_fma_f32 v[0:1], v[6:7], v[130:131], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v223
	v_accvgpr_write_b32 a58, v32
	v_accvgpr_write_b32 a57, v31
	v_accvgpr_write_b32 a74, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[130:131], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_pk_fma_f32 v[30:31], v[164:165], v[130:131], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v97
	v_mov_b32_e32 v11, v87
	v_accvgpr_write_b32 a38, v0
	v_pk_fma_f32 v[0:1], v[50:51], v[130:131], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[160:161], v[130:131], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v11
	v_accvgpr_read_b32 v9, a3
	v_accvgpr_write_b32 a99, v1
	;;#ASMSTART
	v_cvt_f32_f16 v174, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v93
	v_accvgpr_read_b32 v7, a1
	v_accvgpr_write_b32 a98, v0
	;;#ASMSTART
	v_cvt_f32_f16 v176, v133
	;;#ASMEND
	v_lshlrev_b32_e32 v133, 8, v7
	v_accvgpr_read_b32 v155, a27
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v208, a70
	v_accvgpr_write_b32 a71, v25
	;;#ASMSTART
	v_cvt_f32_f16 v178, v133
	;;#ASMEND
	v_lshlrev_b16_e32 v133, 8, v83
	v_accvgpr_read_b32 v153, a25
	v_accvgpr_read_b32 v1, a107
	v_accvgpr_write_b32 a70, v24
	v_accvgpr_write_b32 a69, v23
	v_pk_fma_f32 v[22:23], v[174:175], v[130:131], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[176:177], v[130:131], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[178:179], v[130:131], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v133
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[180:181], v[130:131], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v133, 8, v153
	;;#ASMSTART
	v_cvt_f32_f16 v182, v133
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[182:183], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_write_b32 a63, v29
	v_accvgpr_read_b32 v1, a95
	v_accvgpr_write_b32 a62, v28
	v_accvgpr_write_b32 a61, v27
	v_pk_fma_f32 v[26:27], v[170:171], v[130:131], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[172:173], v[130:131], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v133, 8, v73
	;;#ASMSTART
	v_cvt_f32_f16 v184, v133
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[184:185], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v63, a23
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_write_b32 a73, v15
	v_accvgpr_read_b32 v61, a21
	v_accvgpr_read_b32 v1, a91
	v_accvgpr_write_b32 a72, v14
	v_pk_fma_f32 v[14:15], v[134:135], v[130:131], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v133, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v186, v133
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[186:187], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a84
	v_accvgpr_write_b32 a10, v14
	v_accvgpr_write_b32 a45, v207
	v_accvgpr_read_b32 v1, a85
	v_accvgpr_write_b32 a11, v15
	v_accvgpr_write_b32 a46, v208
	v_accvgpr_write_b32 a47, v209
	v_lshlrev_b16_e32 v133, 8, v65
	;;#ASMSTART
	v_cvt_f32_f16 v188, v133
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[188:189], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v209, a37
	v_accvgpr_read_b32 v0, a80
	v_accvgpr_read_b32 v207, a35
	v_accvgpr_read_b32 v1, a81
	v_accvgpr_write_b32 a67, v37
	v_pk_fma_f32 v[42:43], v[158:159], v[130:131], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[168:169], v[130:131], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v133, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v190, v133
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[190:191], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a48
	v_accvgpr_write_b32 a66, v36
	v_accvgpr_write_b32 a65, v35
	v_pk_fma_f32 v[34:35], v[162:163], v[130:131], v[90:91] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v12, v88
	v_mov_b32_e32 v13, v89
	v_mov_b32_e32 v89, v239
	v_accvgpr_read_b32 v1, a49
	v_pk_fma_f32 v[46:47], v[156:157], v[130:131], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[166:167], v[130:131], v[52:53] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v90, v240
	v_mov_b32_e32 v91, v241
	v_lshlrev_b16_e32 v133, 8, v89
	;;#ASMSTART
	v_cvt_f32_f16 v192, v133
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[192:193], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v241, a19
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_read_b32 v239, a17
	v_accvgpr_read_b32 v1, a29
	v_lshlrev_b32_e32 v133, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v194, v133
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[194:195], v[130:131], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v130, 16, v248
	v_accvgpr_write_b32 a77, v3
	v_lshlrev_b16_e32 v130, 8, v130
	v_lshlrev_b32_sdwa v131, v246, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_accvgpr_write_b32 a76, v2
	;;#ASMSTART
	v_cvt_f32_f16 v131, v131
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[130:131], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v3
	v_accvgpr_write_b32 a80, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[130:131], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v3
	v_accvgpr_write_b32 a90, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[130:131], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v3
	v_accvgpr_write_b32 a102, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[130:131], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v3
	v_accvgpr_write_b32 a108, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[130:131], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v3
	v_accvgpr_write_b32 a114, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[130:131], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v3
	v_accvgpr_write_b32 a130, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[130:131], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v3
	v_accvgpr_write_b32 a132, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[130:131], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v3
	v_accvgpr_write_b32 a134, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[130:131], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v3
	v_accvgpr_write_b32 a136, v2
	v_pk_fma_f32 v[2:3], v[6:7], v[130:131], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v3
	v_accvgpr_write_b32 a138, v2
	v_pk_fma_f32 v[2:3], v[50:51], v[130:131], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v3
	v_accvgpr_write_b32 a140, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[130:131], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v3
	v_accvgpr_write_b32 a142, v2
	v_pk_fma_f32 v[2:3], v[158:159], v[130:131], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v3
	v_accvgpr_write_b32 a128, v2
	v_accvgpr_read_b32 v2, a146
	v_accvgpr_read_b32 v3, a147
	v_pk_fma_f32 v[124:125], v[162:163], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a144
	v_accvgpr_read_b32 v3, a145
	v_pk_fma_f32 v[56:57], v[164:165], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a126
	v_accvgpr_read_b32 v3, a127
	v_pk_fma_f32 v[54:55], v[166:167], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a124
	v_accvgpr_read_b32 v3, a125
	v_pk_fma_f32 v[48:49], v[168:169], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a122
	v_accvgpr_read_b32 v3, a123
	v_pk_fma_f32 v[50:51], v[170:171], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a120
	v_accvgpr_read_b32 v3, a121
	v_pk_fma_f32 v[44:45], v[172:173], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a118
	v_accvgpr_read_b32 v3, a119
	v_pk_fma_f32 v[32:33], v[174:175], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a116
	v_accvgpr_read_b32 v3, a117
	v_pk_fma_f32 v[108:109], v[176:177], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a112
	v_accvgpr_read_b32 v3, a113
	v_pk_fma_f32 v[112:113], v[178:179], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a110
	v_accvgpr_read_b32 v3, a111
	v_pk_fma_f32 v[116:117], v[180:181], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a104
	v_accvgpr_read_b32 v3, a105
	v_pk_fma_f32 v[120:121], v[182:183], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a100
	v_accvgpr_read_b32 v3, a101
	v_pk_fma_f32 v[134:135], v[184:185], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a92
	v_accvgpr_read_b32 v3, a93
	v_pk_fma_f32 v[136:137], v[186:187], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a86
	v_accvgpr_read_b32 v3, a87
	v_pk_fma_f32 v[86:87], v[132:133], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[160:161], v[130:131], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[188:189], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a78
	v_accvgpr_read_b32 v3, a79
	v_pk_fma_f32 v[36:37], v[190:191], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a14
	v_accvgpr_read_b32 v3, a15
	v_pk_fma_f32 v[28:29], v[192:193], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v3, a7
	v_pk_fma_f32 v[130:131], v[194:195], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v249
	v_and_b32_e32 v3, 0xff00, v249
	;;#ASMSTART
	v_cvt_f32_f16 v138, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v139, v3
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v239
	;;#ASMSTART
	v_cvt_f32_f16 v140, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[140:141], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v1
	v_accvgpr_write_b32 a14, v0
	v_lshrrev_b32_sdwa v0, v246, v89 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_accvgpr_read_b32 v154, a26
	v_pk_fma_f32 v[2:3], v[0:1], v[138:139], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v3
	v_accvgpr_write_b32 a28, v2
	v_and_b32_e32 v1, 0xff00, v207
	;;#ASMSTART
	v_cvt_f32_f16 v52, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[52:53], v[138:139], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v3
	v_accvgpr_write_b32 a78, v2
	v_lshrrev_b32_sdwa v1, v246, v65 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[138:139], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v3
	v_accvgpr_write_b32 a84, v2
	v_and_b32_e32 v1, 0xff00, v61
	;;#ASMSTART
	v_cvt_f32_f16 v10, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[10:11], v[138:139], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v3
	v_accvgpr_write_b32 a86, v2
	v_lshrrev_b32_sdwa v1, v246, v73 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[16:17], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v3
	v_accvgpr_write_b32 a92, v2
	v_and_b32_e32 v1, 0xff00, v153
	;;#ASMSTART
	v_cvt_f32_f16 v20, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[20:21], v[138:139], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v3
	v_accvgpr_write_b32 a94, v2
	v_lshrrev_b32_sdwa v1, v246, v83 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[146:147], v[138:139], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v3
	v_accvgpr_write_b32 a6, v2
	v_and_b32_e32 v1, 0xff00, v7
	;;#ASMSTART
	v_cvt_f32_f16 v148, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[148:149], v[138:139], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v3
	v_mov_b32_e32 v17, v93
	v_accvgpr_write_b32 a8, v2
	v_lshrrev_b32_sdwa v1, v246, v17 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[150:151], v[138:139], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v3
	v_accvgpr_write_b32 a100, v2
	v_and_b32_e32 v1, 0xff00, v11
	;;#ASMSTART
	v_cvt_f32_f16 v152, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[152:153], v[138:139], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v3
	v_mov_b32_e32 v59, v97
	v_accvgpr_write_b32 a104, v2
	v_lshrrev_b32_sdwa v1, v246, v59 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[154:155], v[138:139], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v3
	v_accvgpr_write_b32 a106, v2
	v_and_b32_e32 v1, 0xff00, v223
	;;#ASMSTART
	v_cvt_f32_f16 v156, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[156:157], v[138:139], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v71, a157
	v_accvgpr_write_b32 a33, v3
	v_accvgpr_read_b32 v70, a156
	v_accvgpr_write_b32 a32, v2
	v_lshrrev_b32_sdwa v1, v246, v101 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[138:139], v[204:205] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v205, v71
	v_accvgpr_write_b32 a111, v3
	v_and_b32_e32 v1, 0xff00, v77
	v_mov_b32_e32 v203, v69
	v_accvgpr_write_b32 a110, v2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[138:139], v[200:201] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v1, v246, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v201, v129
	;;#ASMSTART
	v_cvt_f32_f16 v162, v1
	;;#ASMEND
	v_and_b32_e32 v1, 0xff00, v243
	v_mov_b32_e32 v199, v127
	v_accvgpr_write_b32 a113, v3
	;;#ASMSTART
	v_cvt_f32_f16 v164, v1
	;;#ASMEND
	v_lshrrev_b32_sdwa v1, v246, v199 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a112, v2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v1
	;;#ASMEND
	v_and_b32_e32 v1, 0xff00, v251
	v_mov_b32_e32 v195, v227
	v_accvgpr_read_b32 v2, a98
	;;#ASMSTART
	v_cvt_f32_f16 v168, v1
	;;#ASMEND
	v_lshrrev_b32_sdwa v1, v246, v195 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v3, a99
	v_mov_b32_e32 v196, v228
	v_mov_b32_e32 v197, v229
	;;#ASMSTART
	v_cvt_f32_f16 v170, v1
	;;#ASMEND
	v_and_b32_e32 v1, 0xff00, v215
	;;#ASMSTART
	v_cvt_f32_f16 v172, v1
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[172:173], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a38
	v_accvgpr_read_b32 v3, a39
	v_lshrrev_b32_sdwa v1, v246, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v1
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[174:175], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a96
	v_accvgpr_read_b32 v224, a42
	v_accvgpr_mov_b32 a43, a37
	v_accvgpr_read_b32 v3, a97
	v_accvgpr_read_b32 v208, a36
	v_accvgpr_mov_b32 a42, a36
	v_accvgpr_mov_b32 a41, a35
	v_accvgpr_write_b32 a37, v13
	v_and_b32_e32 v1, 0xff00, v211
	;;#ASMSTART
	v_cvt_f32_f16 v176, v1
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[176:177], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a88
	v_accvgpr_write_b32 a36, v12
	v_accvgpr_write_b32 a35, v11
	v_accvgpr_read_b32 v13, a45
	v_accvgpr_read_b32 v3, a89
	v_pk_fma_f32 v[118:119], v[170:171], v[138:139], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v1, v246, v13 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v178, v1
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[178:179], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a82
	v_mov_b32_e32 v25, v105
	v_accvgpr_read_b32 v3, a83
	v_mov_b32_e32 v200, v128
	v_pk_fma_f32 v[126:127], v[168:169], v[138:139], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v1, 0xff00, v25
	;;#ASMSTART
	v_cvt_f32_f16 v180, v1
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[180:181], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a30
	v_mov_b32_e32 v18, v94
	v_mov_b32_e32 v19, v95
	v_mov_b32_e32 v93, v231
	v_accvgpr_read_b32 v3, a31
	v_pk_fma_f32 v[122:123], v[166:167], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v1, v246, v93 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v182, v1
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[182:183], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a12
	v_accvgpr_read_b32 v8, a2
	v_accvgpr_read_b32 v240, a18
	v_accvgpr_mov_b32 a1, a17
	v_mov_b32_e32 v143, v219
	v_accvgpr_read_b32 v3, a13
	v_accvgpr_mov_b32 a2, a18
	v_accvgpr_mov_b32 a3, a19
	v_accvgpr_write_b32 a19, v9
	v_pk_fma_f32 v[240:241], v[164:165], v[138:139], v[34:35] op_sel_hi:[0,1,1]
	v_and_b32_e32 v1, 0xff00, v143
	;;#ASMSTART
	v_cvt_f32_f16 v184, v1
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[184:185], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a76
	v_accvgpr_write_b32 a18, v8
	v_accvgpr_write_b32 a17, v7
	v_accvgpr_read_b32 v5, a53
	v_accvgpr_read_b32 v3, a77
	v_mov_b32_e32 v60, v98
	v_mov_b32_e32 v61, v99
	v_pk_fma_f32 v[238:239], v[162:163], v[138:139], v[30:31] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v1, v246, v5 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v186, v1
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[186:187], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v99, a71
	v_accvgpr_read_b32 v2, a74
	v_accvgpr_write_b32 a49, v223
	v_accvgpr_read_b32 v97, a69
	v_accvgpr_read_b32 v3, a75
	v_accvgpr_read_b32 v209, a67
	v_accvgpr_write_b32 a50, v224
	v_accvgpr_write_b32 a51, v225
	v_and_b32_e32 v1, 0xff00, v97
	;;#ASMSTART
	v_cvt_f32_f16 v188, v1
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[188:189], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v207, a65
	v_accvgpr_read_b32 v2, a4
	v_accvgpr_read_b32 v225, a63
	v_mov_b32_e32 v144, v220
	v_mov_b32_e32 v145, v221
	v_lshrrev_b32_sdwa v1, v246, v207 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v3, a5
	v_accvgpr_read_b32 v223, a61
	v_accvgpr_read_b32 v221, a59
	;;#ASMSTART
	v_cvt_f32_f16 v190, v1
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[190:191], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_and_b32_e32 v1, 0xff00, v223
	v_accvgpr_read_b32 v2, a10
	v_accvgpr_read_b32 v219, a57
	;;#ASMSTART
	v_cvt_f32_f16 v192, v1
	;;#ASMEND
	v_accvgpr_read_b32 v3, a11
	v_lshrrev_b32_sdwa v1, v246, v219 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v94, v232
	v_mov_b32_e32 v95, v233
	v_pk_fma_f32 v[232:233], v[192:193], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v1
	;;#ASMEND
	v_accvgpr_read_b32 v2, a72
	v_lshrrev_b32_e32 v1, 16, v249
	v_accvgpr_read_b32 v3, a73
	v_lshlrev_b16_e32 v1, 8, v1
	v_pk_fma_f32 v[2:3], v[194:195], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v11, v246, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v139, v11
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v138, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a46
	v_accvgpr_read_b32 v15, a47
	v_accvgpr_write_b32 a47, v1
	v_accvgpr_write_b32 a46, v0
	v_pk_fma_f32 v[0:1], v[52:53], v[138:139], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a54
	v_accvgpr_read_b32 v7, a55
	v_accvgpr_write_b32 a53, v1
	v_accvgpr_write_b32 a52, v0
	v_pk_fma_f32 v[0:1], v[4:5], v[138:139], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v1
	v_accvgpr_write_b32 a54, v0
	v_pk_fma_f32 v[0:1], v[10:11], v[138:139], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v220, a58
	v_accvgpr_write_b32 a57, v1
	v_accvgpr_write_b32 a56, v0
	v_pk_fma_f32 v[0:1], v[16:17], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	v_pk_fma_f32 v[0:1], v[20:21], v[138:139], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v1
	v_accvgpr_write_b32 a58, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[138:139], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v224, a62
	v_accvgpr_write_b32 a61, v1
	v_accvgpr_write_b32 a60, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[138:139], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v1
	v_accvgpr_write_b32 a30, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[138:139], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v1
	v_accvgpr_write_b32 a62, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[138:139], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v1
	v_accvgpr_write_b32 a116, v0
	v_pk_fma_f32 v[0:1], v[154:155], v[138:139], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v1
	v_accvgpr_write_b32 a118, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[138:139], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a120, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[138:139], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_write_b32 a122, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[138:139], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[138:139], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v1
	v_accvgpr_write_b32 a126, v0
	v_accvgpr_read_b32 v0, a128
	v_accvgpr_read_b32 v1, a129
	v_pk_fma_f32 v[0:1], v[168:169], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v1
	v_accvgpr_write_b32 a128, v0
	v_accvgpr_read_b32 v0, a142
	v_accvgpr_read_b32 v1, a143
	v_pk_fma_f32 v[254:255], v[170:171], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a140
	v_accvgpr_read_b32 v1, a141
	v_pk_fma_f32 v[230:231], v[172:173], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a138
	v_accvgpr_read_b32 v1, a139
	v_pk_fma_f32 v[8:9], v[140:141], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[174:175], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a136
	v_accvgpr_read_b32 v1, a137
	v_pk_fma_f32 v[128:129], v[176:177], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a134
	v_accvgpr_read_b32 v1, a135
	v_pk_fma_f32 v[120:121], v[178:179], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a132
	v_accvgpr_read_b32 v1, a133
	v_pk_fma_f32 v[226:227], v[180:181], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a130
	v_accvgpr_read_b32 v1, a131
	v_pk_fma_f32 v[116:117], v[182:183], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v1, a115
	v_pk_fma_f32 v[112:113], v[184:185], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	v_pk_fma_f32 v[44:45], v[186:187], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	v_pk_fma_f32 v[36:37], v[188:189], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v1, a91
	v_pk_fma_f32 v[32:33], v[190:191], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_accvgpr_read_b32 v1, a81
	s_waitcnt lgkmcnt(0)
	v_accvgpr_read_b32 v28, a210
	v_pk_fma_f32 v[140:141], v[164:165], v[138:139], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[192:193], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v136, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v89
	v_pk_fma_f32 v[134:135], v[166:167], v[138:139], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[194:195], v[138:139], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v139, 8, v0
	v_lshrrev_b32_e32 v0, 16, v65
	v_lshlrev_b16_e32 v4, 8, v0
	v_lshrrev_b32_e32 v0, 16, v73
	v_lshlrev_b16_e32 v147, 8, v0
	v_lshrrev_b32_e32 v0, 16, v83
	v_lshlrev_b16_e32 v149, 8, v0
	v_lshrrev_b32_e32 v0, 16, v17
	v_lshlrev_b16_e32 v151, 8, v0
	v_lshrrev_b32_e32 v0, 16, v59
	v_lshlrev_b16_e32 v153, 8, v0
	v_lshrrev_b32_e32 v0, 16, v101
	v_lshlrev_b16_e32 v155, 8, v0
	v_lshrrev_b32_e32 v0, 16, v203
	v_lshlrev_b16_e32 v157, 8, v0
	v_lshrrev_b32_e32 v0, 16, v199
	v_lshlrev_b16_e32 v159, 8, v0
	v_lshrrev_b32_e32 v0, 16, v195
	v_lshlrev_b16_e32 v156, 8, v0
	v_lshrrev_b32_e32 v0, 16, v235
	v_lshlrev_b16_e32 v152, 8, v0
	v_lshrrev_b32_e32 v0, 16, v13
	v_lshlrev_b16_e32 v154, 8, v0
	v_lshrrev_b32_e32 v0, 16, v93
	v_mov_b32_e32 v26, v106
	v_mov_b32_e32 v27, v107
	v_mov_b32_e32 v107, v91
	v_lshlrev_b16_e32 v158, 8, v0
	v_lshrrev_b32_e32 v0, 16, v5
	v_accvgpr_write_b32 a45, v9
	v_mov_b32_e32 v106, v90
	v_mov_b32_e32 v105, v89
	v_mov_b32_e32 v89, v75
	v_lshlrev_b16_e32 v10, 8, v0
	v_lshrrev_b32_e32 v0, 16, v207
	v_accvgpr_write_b32 a44, v8
	v_mov_b32_e32 v88, v74
	v_mov_b32_e32 v87, v73
	v_mov_b32_e32 v75, v19
	v_lshlrev_b16_e32 v8, 8, v0
	v_lshrrev_b32_e32 v0, 16, v219
	v_and_b32_e32 v1, 0xff00, v28
	v_mov_b32_e32 v74, v18
	v_mov_b32_e32 v73, v17
	v_mov_b32_e32 v21, v7
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v137, v1
	;;#ASMEND
	v_mov_b32_e32 v20, v6
	v_mov_b32_e32 v19, v5
	v_accvgpr_read_b32 v5, a65
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v208, a66
	v_accvgpr_read_b32 v6, a66
	v_accvgpr_read_b32 v7, a67
	v_accvgpr_write_b32 a65, v1
	v_accvgpr_write_b32 a64, v0
	v_lshlrev_b32_sdwa v9, v246, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[16:17], v[136:137], v[232:233] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v1
	v_accvgpr_write_b32 a66, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v8
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[136:137], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v98, a70
	v_accvgpr_write_b32 a69, v1
	v_accvgpr_write_b32 a68, v0
	v_lshlrev_b32_sdwa v8, v246, v97 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v148, v8
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[136:137], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v1
	v_accvgpr_write_b32 a70, v0
	;;#ASMSTART
	v_cvt_f32_f16 v150, v10
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[136:137], v[30:31] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v55, v15
	v_accvgpr_write_b32 a73, v1
	v_mov_b32_e32 v54, v14
	v_mov_b32_e32 v53, v13
	v_accvgpr_write_b32 a72, v0
	v_lshlrev_b32_sdwa v14, v246, v143 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v30, v14
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[30:31], v[136:137], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v1
	v_accvgpr_write_b32 a74, v0
	;;#ASMSTART
	v_cvt_f32_f16 v34, v158
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[34:35], v[136:137], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v1
	v_accvgpr_write_b32 a76, v0
	v_lshlrev_b32_sdwa v22, v246, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v38, v22
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[38:39], v[136:137], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	;;#ASMSTART
	v_cvt_f32_f16 v42, v154
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[42:43], v[136:137], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v1
	v_accvgpr_write_b32 a82, v0
	v_lshlrev_b32_sdwa v31, v246, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v46, v31
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[46:47], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_write_b32 a88, v0
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v1
	v_accvgpr_write_b32 a90, v0
	v_lshlrev_b32_sdwa v31, v246, v215 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v31
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[136:137], v[228:229] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_write_b32 a96, v0
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_write_b32 a98, v0
	v_lshlrev_b32_sdwa v31, v246, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v31
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_write_b32 a10, v0
	;;#ASMSTART
	v_cvt_f32_f16 v160, v159
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v249, v245
	v_accvgpr_write_b32 a103, v1
	v_mov_b32_e32 v247, v243
	v_accvgpr_write_b32 a102, v0
	v_lshlrev_b32_sdwa v31, v246, v247 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v31
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[136:137], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	;;#ASMSTART
	v_cvt_f32_f16 v164, v157
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[136:137], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v1
	v_mov_b32_e32 v248, v244
	v_accvgpr_write_b32 a114, v0
	v_mov_b32_e32 v245, v79
	v_accvgpr_read_b32 v0, a112
	v_mov_b32_e32 v243, v77
	v_accvgpr_read_b32 v1, a113
	v_lshlrev_b32_sdwa v31, v246, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v31
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[166:167], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a110
	v_accvgpr_read_b32 v1, a111
	v_accvgpr_read_b32 v62, a22
	v_mov_b32_e32 v204, v70
	v_mov_b32_e32 v71, v61
	v_mov_b32_e32 v244, v78
	;;#ASMSTART
	v_cvt_f32_f16 v168, v155
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[168:169], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v79, a51
	v_accvgpr_read_b32 v0, a32
	v_mov_b32_e32 v111, v67
	v_mov_b32_e32 v70, v60
	v_mov_b32_e32 v69, v59
	v_mov_b32_e32 v61, v195
	v_accvgpr_read_b32 v77, a49
	v_accvgpr_read_b32 v1, a33
	v_mov_b32_e32 v110, v66
	v_mov_b32_e32 v109, v65
	v_mov_b32_e32 v65, v101
	v_mov_b32_e32 v62, v196
	v_mov_b32_e32 v63, v197
	v_lshlrev_b32_sdwa v31, v246, v77 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v31
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[170:171], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a106
	v_mov_b32_e32 v66, v102
	v_mov_b32_e32 v67, v103
	v_mov_b32_e32 v101, v219
	v_accvgpr_read_b32 v1, a107
	v_mov_b32_e32 v102, v220
	v_mov_b32_e32 v103, v221
	;;#ASMSTART
	v_cvt_f32_f16 v172, v153
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[172:173], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v221, a37
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v219, a35
	v_accvgpr_read_b32 v1, a105
	v_lshlrev_b32_sdwa v31, v246, v219 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v31
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[174:175], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v1, a101
	v_accvgpr_read_b32 v8, a8
	;;#ASMSTART
	v_cvt_f32_f16 v176, v151
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[176:177], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a17
	v_accvgpr_read_b32 v9, a9
	v_lshlrev_b32_sdwa v31, v246, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v178, v31
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[178:179], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a7
	v_mov_b32_e32 v49, v93
	v_accvgpr_read_b32 v8, a6
	v_mov_b32_e32 v50, v94
	v_mov_b32_e32 v51, v95
	;;#ASMSTART
	v_cvt_f32_f16 v180, v149
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[180:181], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a27
	v_accvgpr_read_b32 v8, a94
	v_accvgpr_read_b32 v93, a25
	v_accvgpr_read_b32 v9, a95
	v_lshlrev_b32_sdwa v31, v246, v93 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v31
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[182:183], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a92
	v_accvgpr_read_b32 v9, a93
	;;#ASMSTART
	v_cvt_f32_f16 v184, v147
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[184:185], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v241, a23
	v_accvgpr_read_b32 v8, a86
	v_accvgpr_read_b32 v239, a21
	v_accvgpr_read_b32 v9, a87
	v_lshlrev_b32_sdwa v31, v246, v239 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v186, v31
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[186:187], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a84
	v_accvgpr_read_b32 v9, a85
	v_accvgpr_read_b32 v209, a43
	;;#ASMSTART
	v_cvt_f32_f16 v188, v4
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[188:189], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v207, a41
	v_accvgpr_read_b32 v8, a78
	v_mov_b32_e32 v57, v235
	v_lshlrev_b32_sdwa v12, v246, v207 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v9, a79
	v_mov_b32_e32 v58, v236
	v_mov_b32_e32 v59, v237
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[12:13], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a28
	v_accvgpr_read_b32 v237, a3
	v_accvgpr_read_b32 v9, a29
	v_accvgpr_read_b32 v235, a1
	;;#ASMSTART
	v_cvt_f32_f16 v192, v139
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[192:193], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v13, v246, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v8, a14
	;;#ASMSTART
	v_cvt_f32_f16 v194, v13
	;;#ASMEND
	v_accvgpr_read_b32 v9, a15
	v_lshrrev_b32_e32 v13, 16, v28
	v_pk_fma_f32 v[8:9], v[194:195], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v13
	v_lshlrev_b32_sdwa v31, v246, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v137, v31
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v13
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[16:17], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v17
	v_accvgpr_write_b32 a84, v16
	v_pk_fma_f32 v[16:17], v[146:147], v[136:137], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v17
	v_accvgpr_write_b32 a86, v16
	v_pk_fma_f32 v[16:17], v[148:149], v[136:137], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v16
	v_accvgpr_write_b32 a9, v17
	v_pk_fma_f32 v[16:17], v[150:151], v[136:137], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v17
	v_accvgpr_write_b32 a92, v16
	v_pk_fma_f32 v[16:17], v[30:31], v[136:137], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v17
	v_accvgpr_write_b32 a94, v16
	v_pk_fma_f32 v[16:17], v[34:35], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v17
	v_accvgpr_write_b32 a100, v16
	v_pk_fma_f32 v[16:17], v[38:39], v[136:137], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v16
	v_accvgpr_write_b32 a5, v17
	v_pk_fma_f32 v[16:17], v[42:43], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v17
	v_accvgpr_write_b32 a104, v16
	v_pk_fma_f32 v[16:17], v[46:47], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v17
	v_accvgpr_write_b32 a106, v16
	v_pk_fma_f32 v[16:17], v[152:153], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v17
	v_accvgpr_write_b32 a110, v16
	v_pk_fma_f32 v[16:17], v[154:155], v[136:137], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v17
	v_accvgpr_write_b32 a112, v16
	v_accvgpr_read_b32 v16, a128
	v_accvgpr_read_b32 v17, a129
	v_pk_fma_f32 v[132:133], v[138:139], v[136:137], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[158:159], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a126
	v_accvgpr_write_b32 a6, v132
	v_accvgpr_read_b32 v17, a127
	v_accvgpr_write_b32 a7, v133
	v_pk_fma_f32 v[132:133], v[164:165], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a124
	v_accvgpr_read_b32 v17, a125
	v_pk_fma_f32 v[152:153], v[166:167], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a122
	v_accvgpr_read_b32 v17, a123
	v_pk_fma_f32 v[226:227], v[168:169], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a120
	v_accvgpr_read_b32 v17, a121
	v_pk_fma_f32 v[168:169], v[170:171], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a118
	v_accvgpr_read_b32 v17, a119
	v_pk_fma_f32 v[124:125], v[172:173], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a116
	v_accvgpr_read_b32 v17, a117
	v_pk_fma_f32 v[44:45], v[174:175], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a62
	v_accvgpr_read_b32 v17, a63
	v_pk_fma_f32 v[42:43], v[176:177], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a30
	v_accvgpr_read_b32 v17, a31
	v_pk_fma_f32 v[154:155], v[156:157], v[136:137], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[178:179], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a60
	v_accvgpr_read_b32 v17, a61
	v_pk_fma_f32 v[174:175], v[180:181], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a58
	v_accvgpr_read_b32 v17, a59
	v_pk_fma_f32 v[180:181], v[182:183], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a13
	v_accvgpr_read_b32 v16, a12
	v_pk_fma_f32 v[178:179], v[184:185], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a56
	v_accvgpr_read_b32 v17, a57
	v_pk_fma_f32 v[182:183], v[186:187], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a54
	v_accvgpr_read_b32 v17, a55
	v_pk_fma_f32 v[112:113], v[188:189], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a52
	v_accvgpr_read_b32 v17, a53
	v_pk_fma_f32 v[116:117], v[12:13], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a46
	v_accvgpr_read_b32 v13, a47
	v_pk_fma_f32 v[120:121], v[192:193], v[136:137], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a44
	v_accvgpr_read_b32 v29, a211
	v_accvgpr_read_b32 v13, a45
	v_pk_fma_f32 v[184:185], v[194:195], v[136:137], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v29
	;;#ASMSTART
	v_cvt_f32_f16 v128, v12
	;;#ASMEND
	v_lshrrev_b32_e32 v12, 24, v101
	v_pk_fma_f32 v[230:231], v[160:161], v[136:137], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v135, 8, v12
	v_and_b32_e32 v12, 0xff000000, v223
	v_pk_fma_f32 v[146:147], v[162:163], v[136:137], v[140:141] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v137, 16, v12
	v_lshrrev_b32_e32 v12, 24, v5
	v_lshlrev_b16_e32 v139, 8, v12
	v_and_b32_e32 v12, 0xff000000, v97
	v_lshrrev_b32_e32 v141, 16, v12
	v_lshrrev_b32_e32 v12, 24, v19
	v_lshlrev_b16_e32 v157, 8, v12
	v_and_b32_e32 v12, 0xff000000, v143
	v_lshrrev_b32_e32 v161, 16, v12
	v_lshrrev_b32_e32 v12, 24, v49
	v_lshlrev_b16_e32 v163, 8, v12
	v_and_b32_e32 v12, 0xff000000, v25
	v_lshrrev_b32_e32 v165, 16, v12
	v_lshrrev_b32_e32 v12, 24, v53
	v_lshlrev_b16_e32 v164, 8, v12
	v_and_b32_e32 v12, 0xff000000, v211
	v_lshrrev_b32_e32 v162, 16, v12
	v_lshrrev_b32_e32 v12, 24, v57
	v_lshlrev_b16_e32 v160, 8, v12
	v_and_b32_e32 v12, 0xff000000, v215
	v_lshrrev_b32_e32 v166, 16, v12
	v_lshrrev_b32_e32 v12, 24, v61
	v_lshlrev_b16_e32 v158, 8, v12
	v_and_b32_e32 v12, 0xff000000, v251
	v_lshrrev_b32_e32 v150, 16, v12
	v_lshrrev_b32_e32 v12, 24, v199
	v_lshlrev_b16_e32 v142, 8, v12
	v_and_b32_e32 v12, 0xff000000, v247
	v_lshrrev_b32_e32 v130, 16, v12
	v_lshrrev_b32_e32 v12, 24, v203
	v_lshlrev_b16_e32 v0, 8, v12
	v_and_b32_e32 v12, 0xff000000, v243
	v_lshrrev_b32_e32 v46, 16, v12
	v_lshrrev_b32_e32 v12, 24, v65
	v_lshlrev_b16_e32 v38, 8, v12
	v_and_b32_e32 v12, 0xff000000, v77
	v_lshrrev_b32_e32 v36, 16, v12
	v_lshrrev_b32_e32 v12, 24, v69
	v_lshlrev_b16_e32 v37, 8, v12
	v_and_b32_e32 v12, 0xff000000, v219
	v_lshrrev_b32_e32 v34, 16, v12
	v_lshrrev_b32_e32 v12, 24, v73
	v_lshlrev_b16_e32 v32, 8, v12
	v_and_b32_e32 v12, 0xff000000, v1
	v_lshrrev_b32_e32 v30, 16, v12
	v_lshrrev_b32_e32 v12, 24, v83
	v_lshlrev_b16_e32 v1, 8, v12
	v_and_b32_e32 v12, 0xff000000, v93
	v_accvgpr_read_b32 v78, a50
	v_accvgpr_read_b32 v2, a18
	v_accvgpr_read_b32 v3, a19
	v_accvgpr_write_b32 a48, v144
	v_accvgpr_write_b32 a18, v252
	v_lshrrev_b32_e32 v24, 16, v12
	v_and_b32_e32 v13, 0xff00, v29
	;;#ASMSTART
	v_cvt_f32_f16 v129, v13
	;;#ASMEND
	v_mov_b64_e32 v[18:19], v[20:21]
	v_accvgpr_write_b32 a49, v145
	v_accvgpr_write_b32 a19, v253
	v_mov_b64_e32 v[252:253], v[106:107]
	v_and_b32_e32 v21, 0xff000000, v235
	;;#ASMSTART
	v_cvt_f32_f16 v144, v24
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[144:145], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v106, v37
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[106:107], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v1, a115
	v_pk_fma_f32 v[64:65], v[90:91], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	;;#ASMSTART
	v_cvt_f32_f16 v86, v130
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[86:87], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	;;#ASMSTART
	v_cvt_f32_f16 v82, v142
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[82:83], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_mov_b64_e32 v[242:243], v[78:79]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v150
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[78:79], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v94, a26
	v_accvgpr_write_b32 a26, v74
	v_accvgpr_read_b32 v1, a99
	v_accvgpr_write_b32 a27, v75
	;;#ASMSTART
	v_cvt_f32_f16 v74, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[74:75], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_write_b32 a28, v70
	v_accvgpr_read_b32 v1, a97
	v_mov_b64_e32 v[100:101], v[102:103]
	v_accvgpr_write_b32 a29, v71
	;;#ASMSTART
	v_cvt_f32_f16 v102, v36
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v70, v166
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[70:71], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_lshrrev_b32_e32 v12, 24, v87
	v_accvgpr_read_b32 v1, a91
	v_mov_b64_e32 v[222:223], v[94:95]
	v_lshlrev_b16_e32 v20, 8, v12
	v_and_b32_e32 v12, 0xff000000, v239
	;;#ASMSTART
	v_cvt_f32_f16 v94, v46
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[160:161], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a88
	v_lshrrev_b32_e32 v16, 16, v12
	v_lshrrev_b32_e32 v12, 24, v109
	v_accvgpr_read_b32 v1, a89
	v_lshlrev_b16_e32 v17, 8, v12
	v_and_b32_e32 v12, 0xff000000, v207
	v_lshrrev_b32_e32 v13, 24, v105
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[162:163], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_lshrrev_b32_e32 v12, 16, v12
	v_lshlrev_b16_e32 v13, 8, v13
	v_accvgpr_read_b32 v1, a83
	;;#ASMSTART
	v_cvt_f32_f16 v136, v13
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v138, v12
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[164:165], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_accvgpr_write_b32 a54, v54
	v_accvgpr_read_b32 v1, a81
	v_accvgpr_write_b32 a55, v55
	;;#ASMSTART
	v_cvt_f32_f16 v166, v165
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[166:167], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_accvgpr_read_b32 v1, a77
	;;#ASMSTART
	v_cvt_f32_f16 v170, v163
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[170:171], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a74
	v_accvgpr_read_b32 v1, a75
	;;#ASMSTART
	v_cvt_f32_f16 v140, v17
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v156, v16
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v172, v161
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[172:173], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a72
	v_accvgpr_read_b32 v1, a73
	;;#ASMSTART
	v_cvt_f32_f16 v210, v157
	;;#ASMEND
	v_pk_fma_f32 v[186:187], v[210:211], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a70
	v_accvgpr_write_b32 a56, v212
	v_accvgpr_read_b32 v1, a71
	v_accvgpr_write_b32 a57, v213
	;;#ASMSTART
	v_cvt_f32_f16 v212, v141
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[212:213], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_accvgpr_read_b32 v208, a42
	v_accvgpr_read_b32 v236, a2
	v_accvgpr_write_b32 a43, v7
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_read_b32 v1, a69
	v_accvgpr_write_b32 a42, v6
	v_accvgpr_write_b32 a3, v3
	v_lshrrev_b32_e32 v21, 16, v21
	;;#ASMSTART
	v_cvt_f32_f16 v134, v21
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[140:141], v[128:129], v[190:191] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v8, v139
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[8:9], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_accvgpr_read_b32 v1, a67
	;;#ASMSTART
	v_cvt_f32_f16 v214, v137
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[214:215], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_accvgpr_read_b32 v1, a65
	v_mov_b64_e32 v[4:5], v[216:217]
	;;#ASMSTART
	v_cvt_f32_f16 v216, v135
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[216:217], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v29
	v_lshlrev_b32_sdwa v1, v246, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[202:203], v[138:139], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[134:135], v[0:1], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v11
	v_accvgpr_write_b32 a64, v10
	v_pk_fma_f32 v[10:11], v[136:137], v[0:1], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v11
	v_accvgpr_write_b32 a66, v10
	v_pk_fma_f32 v[10:11], v[138:139], v[0:1], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v11
	v_accvgpr_write_b32 a68, v10
	v_pk_fma_f32 v[10:11], v[140:141], v[0:1], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v11
	v_accvgpr_write_b32 a70, v10
	v_pk_fma_f32 v[10:11], v[156:157], v[0:1], v[182:183] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a50, v62
	v_accvgpr_write_b32 a73, v11
	v_accvgpr_write_b32 a51, v63
	;;#ASMSTART
	v_cvt_f32_f16 v62, v20
	;;#ASMEND
	v_accvgpr_write_b32 a72, v10
	v_pk_fma_f32 v[10:11], v[62:63], v[0:1], v[178:179] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v11
	v_accvgpr_write_b32 a74, v10
	v_pk_fma_f32 v[10:11], v[144:145], v[0:1], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v11
	v_accvgpr_write_b32 a76, v10
	v_pk_fma_f32 v[10:11], v[122:123], v[0:1], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v11
	v_accvgpr_write_b32 a78, v10
	v_accvgpr_read_b32 v10, a112
	v_accvgpr_read_b32 v11, a113
	v_pk_fma_f32 v[140:141], v[70:71], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a110
	v_accvgpr_read_b32 v11, a111
	v_pk_fma_f32 v[144:145], v[160:161], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a106
	v_accvgpr_read_b32 v220, a36
	v_accvgpr_write_b32 a34, v66
	v_accvgpr_read_b32 v11, a107
	v_accvgpr_write_b32 a35, v67
	v_pk_fma_f32 v[66:67], v[162:163], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a104
	v_accvgpr_read_b32 v11, a105
	v_pk_fma_f32 v[134:135], v[78:79], v[0:1], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[164:165], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a5
	v_accvgpr_read_b32 v240, a22
	v_accvgpr_write_b32 a20, v110
	v_accvgpr_read_b32 v10, a4
	v_accvgpr_write_b32 a21, v111
	v_pk_fma_f32 v[198:199], v[62:63], v[128:129], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v34
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[110:111], v[0:1], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[94:95], v[0:1], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[166:167], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a100
	v_accvgpr_write_b32 a0, v2
	v_accvgpr_read_b32 v11, a101
	v_accvgpr_write_b32 a1, v3
	v_pk_fma_f32 v[2:3], v[136:137], v[128:129], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[74:75], v[0:1], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[170:171], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a94
	v_accvgpr_write_b32 a63, v3
	v_accvgpr_read_b32 v11, a95
	v_accvgpr_write_b32 a62, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[172:173], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a92
	v_accvgpr_read_b32 v11, a93
	v_pk_fma_f32 v[160:161], v[210:211], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a9
	v_accvgpr_read_b32 v10, a8
	v_pk_fma_f32 v[52:53], v[212:213], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a86
	v_accvgpr_read_b32 v11, a87
	v_pk_fma_f32 v[164:165], v[8:9], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a84
	v_accvgpr_read_b32 v9, a85
	v_pk_fma_f32 v[170:171], v[214:215], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a7
	v_accvgpr_write_b32 a36, v224
	v_accvgpr_write_b32 a59, v51
	v_accvgpr_write_b32 a52, v58
	v_accvgpr_write_b32 a46, v200
	v_accvgpr_read_b32 v8, a6
	v_accvgpr_write_b32 a37, v225
	v_mov_b64_e32 v[96:97], v[98:99]
	v_accvgpr_write_b32 a58, v50
	v_accvgpr_write_b32 a53, v59
	v_accvgpr_write_b32 a47, v201
	v_pk_fma_f32 v[200:201], v[122:123], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v30
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[118:119], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v32
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[114:115], v[128:129], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v98, v38
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[118:119], v[0:1], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[114:115], v[0:1], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[106:107], v[0:1], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[102:103], v[0:1], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[98:99], v[0:1], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[90:91], v[0:1], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[86:87], v[0:1], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[82:83], v[0:1], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[216:217], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	ds_read2st64_b32 v[0:1], v177 offset0:88 offset1:89
	ds_read2st64_b32 v[50:51], v177 offset0:90 offset1:91
	v_accvgpr_write_b32 a61, v27
	v_mov_b64_e32 v[14:15], v[100:101]
	v_accvgpr_write_b32 a60, v26
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v68, 8, v0
	v_and_b32_e32 v69, 0xff00, v0
	v_lshlrev_b16_e32 v72, 8, v14
	v_accvgpr_read_b32 v26, a36
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[72:73], v[68:69], v[194:195] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v73, 8, v26
	v_accvgpr_read_b32 v10, a42
	;;#ASMSTART
	v_cvt_f32_f16 v76, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v10
	v_mov_b64_e32 v[22:23], v[96:97]
	v_accvgpr_write_b32 a24, v84
	v_pk_fma_f32 v[34:35], v[110:111], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v80, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v22
	v_accvgpr_write_b32 a25, v85
	v_accvgpr_write_b32 a22, v88
	;;#ASMSTART
	v_cvt_f32_f16 v84, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v18
	v_accvgpr_read_b32 v20, a48
	v_accvgpr_read_b32 v251, a59
	v_accvgpr_write_b32 a23, v89
	;;#ASMSTART
	v_cvt_f32_f16 v88, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v20
	v_accvgpr_read_b32 v250, a58
	v_accvgpr_read_b32 v215, a61
	;;#ASMSTART
	v_cvt_f32_f16 v92, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v250
	v_accvgpr_read_b32 v214, a60
	v_pk_fma_f32 v[232:233], v[94:95], v[128:129], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[92:93], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v214
	v_accvgpr_read_b32 v16, a54
	;;#ASMSTART
	v_cvt_f32_f16 v100, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v104, v73
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[104:105], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a56
	v_accvgpr_read_b32 v211, a53
	v_lshlrev_b32_e32 v73, 8, v12
	v_accvgpr_read_b32 v210, a52
	;;#ASMSTART
	v_cvt_f32_f16 v108, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v210
	v_mov_b64_e32 v[8:9], v[4:5]
	;;#ASMSTART
	v_cvt_f32_f16 v112, v73
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[112:113], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v73, 8, v8
	v_accvgpr_read_b32 v46, a50
	;;#ASMSTART
	v_cvt_f32_f16 v116, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v46
	v_accvgpr_read_b32 v4, a18
	v_accvgpr_write_b32 a14, v208
	v_pk_fma_f32 v[118:119], v[116:117], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v120, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v4
	v_accvgpr_read_b32 v36, a46
	v_accvgpr_write_b32 a15, v209
	;;#ASMSTART
	v_cvt_f32_f16 v132, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v36
	v_mov_b64_e32 v[208:209], v[248:249]
	v_pk_fma_f32 v[110:111], v[108:109], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[132:133], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v208
	v_mov_b64_e32 v[206:207], v[204:205]
	v_mov_b64_e32 v[238:239], v[240:241]
	v_pk_fma_f32 v[240:241], v[102:103], v[128:129], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[98:99], v[128:129], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[120:121], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v206
	v_accvgpr_read_b32 v205, a35
	;;#ASMSTART
	v_cvt_f32_f16 v168, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v244
	v_accvgpr_read_b32 v204, a34
	v_pk_fma_f32 v[98:99], v[96:97], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v204
	v_accvgpr_read_b32 v219, a29
	;;#ASMSTART
	v_cvt_f32_f16 v176, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v242
	v_accvgpr_read_b32 v218, a28
	;;#ASMSTART
	v_cvt_f32_f16 v178, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v218
	v_mov_b64_e32 v[212:213], v[220:221]
	v_accvgpr_read_b32 v227, a27
	;;#ASMSTART
	v_cvt_f32_f16 v180, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v212
	v_accvgpr_read_b32 v226, a26
	v_accvgpr_read_b32 v217, a3
	v_pk_fma_f32 v[248:249], v[174:175], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v226
	v_accvgpr_read_b32 v216, a2
	v_accvgpr_read_b32 v233, a25
	;;#ASMSTART
	v_cvt_f32_f16 v184, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v216
	v_accvgpr_read_b32 v232, a24
	v_pk_fma_f32 v[90:91], v[88:89], v[68:69], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[100:101], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[180:181], v[68:69], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v232
	v_accvgpr_read_b32 v235, a23
	v_pk_fma_f32 v[86:87], v[84:85], v[68:69], v[188:189] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v222
	v_accvgpr_read_b32 v234, a22
	v_pk_fma_f32 v[82:83], v[80:81], v[68:69], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[178:179], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v234
	v_mov_b64_e32 v[230:231], v[238:239]
	v_accvgpr_read_b32 v241, a21
	v_pk_fma_f32 v[78:79], v[76:77], v[68:69], v[192:193] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v230
	v_accvgpr_read_b32 v240, a20
	v_accvgpr_read_b32 v229, a15
	v_accvgpr_write_b32 a40, v236
	;;#ASMSTART
	v_cvt_f32_f16 v194, v73
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[194:195], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v73, 8, v240
	v_accvgpr_read_b32 v228, a14
	v_accvgpr_read_b32 v2, a62
	v_accvgpr_write_b32 a41, v237
	v_mov_b32_e32 v183, v177
	;;#ASMSTART
	v_cvt_f32_f16 v196, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v228
	v_mov_b64_e32 v[238:239], v[252:253]
	v_accvgpr_read_b32 v3, a63
	v_pk_fma_f32 v[56:57], v[176:177], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[182:183], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[184:185], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[186:187], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[188:189], v[68:69], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[190:191], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[192:193], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v73
	;;#ASMEND
	v_lshlrev_b16_e32 v73, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v200, v73
	;;#ASMEND
	v_pk_fma_f32 v[220:221], v[200:201], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v167, a41
	v_accvgpr_read_b32 v3, a1
	v_accvgpr_read_b32 v166, a40
	v_accvgpr_read_b32 v2, a0
	v_pk_fma_f32 v[142:143], v[150:151], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[158:159], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[168:169], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[196:197], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[198:199], v[68:69], v[202:203] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v73, 8, v166
	;;#ASMSTART
	v_cvt_f32_f16 v202, v73
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[202:203], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v0
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v0, v246, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[92:93], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[168:169], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a78
	v_accvgpr_read_b32 v43, a79
	v_pk_fma_f32 v[52:53], v[84:85], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[176:177], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[188:189], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a76
	v_accvgpr_write_b32 a38, v52
	v_accvgpr_read_b32 v43, a77
	v_accvgpr_write_b32 a39, v53
	v_pk_fma_f32 v[52:53], v[88:89], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[174:175], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[190:191], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a74
	v_accvgpr_read_b32 v43, a75
	v_pk_fma_f32 v[64:65], v[72:73], v[68:69], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[182:183], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[192:193], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a72
	v_accvgpr_write_b32 a0, v64
	v_accvgpr_read_b32 v43, a73
	v_accvgpr_write_b32 a1, v65
	v_pk_fma_f32 v[64:65], v[76:77], v[68:69], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[180:181], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[194:195], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a70
	v_accvgpr_read_b32 v5, a19
	v_accvgpr_write_b32 a18, v64
	v_accvgpr_read_b32 v43, a71
	v_accvgpr_write_b32 a19, v65
	v_pk_fma_f32 v[64:65], v[80:81], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[178:179], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[196:197], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a68
	v_accvgpr_write_b32 a40, v52
	v_accvgpr_read_b32 v43, a69
	v_accvgpr_write_b32 a41, v53
	v_pk_fma_f32 v[132:133], v[132:133], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[198:199], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a66
	v_accvgpr_read_b32 v135, a65
	v_accvgpr_read_b32 v27, a37
	v_accvgpr_write_b32 a36, v64
	v_accvgpr_read_b32 v43, a67
	v_accvgpr_read_b32 v134, a64
	v_lshlrev_b16_e32 v0, 8, v1
	v_accvgpr_write_b32 a37, v65
	v_pk_fma_f32 v[96:97], v[96:97], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[100:101], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[104:105], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[108:109], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[112:113], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[116:117], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[120:121], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[150:151], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[158:159], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[184:185], v[68:69], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[186:187], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[200:201], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[202:203], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v1
	;;#ASMSTART
	v_cvt_f32_f16 v68, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v166
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v3
	v_lshrrev_b32_sdwa v134, v246, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a14, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[68:69], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v3
	v_accvgpr_write_b32 a20, v2
	v_and_b32_e32 v135, 0xff00, v228
	;;#ASMSTART
	v_cvt_f32_f16 v138, v135
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[138:139], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v3
	v_lshrrev_b32_sdwa v135, v246, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a22, v2
	;;#ASMSTART
	v_cvt_f32_f16 v140, v135
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[140:141], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_and_b32_e32 v135, 0xff00, v230
	v_accvgpr_write_b32 a7, v3
	;;#ASMSTART
	v_cvt_f32_f16 v144, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a6, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v222
	;;#ASMSTART
	v_cvt_f32_f16 v148, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v216
	v_accvgpr_write_b32 a9, v3
	;;#ASMSTART
	v_cvt_f32_f16 v152, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a8, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v212
	v_accvgpr_write_b32 a5, v3
	;;#ASMSTART
	v_cvt_f32_f16 v156, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v218 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a4, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v242
	v_accvgpr_write_b32 a11, v3
	;;#ASMSTART
	v_cvt_f32_f16 v160, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a10, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[160:161], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v244
	;;#ASMSTART
	v_cvt_f32_f16 v164, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v208
	v_accvgpr_write_b32 a25, v3
	;;#ASMSTART
	v_cvt_f32_f16 v170, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a24, v2
	v_pk_fma_f32 v[2:3], v[152:153], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v4
	v_accvgpr_write_b32 a13, v3
	;;#ASMSTART
	v_cvt_f32_f16 v174, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v46 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v8
	v_mov_b64_e32 v[38:39], v[210:211]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v38 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v6, a56
	v_accvgpr_read_b32 v211, a55
	;;#ASMSTART
	v_cvt_f32_f16 v180, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v6
	v_accvgpr_read_b32 v210, a54
	v_mov_b64_e32 v[34:35], v[206:207]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v210 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v207, a59
	v_accvgpr_write_b32 a27, v3
	;;#ASMSTART
	v_cvt_f32_f16 v184, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v214
	v_accvgpr_read_b32 v206, a58
	v_accvgpr_read_b32 v251, a49
	v_accvgpr_write_b32 a26, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v250, a48
	v_accvgpr_write_b32 a17, v3
	v_pk_fma_f32 v[28:29], v[168:169], v[68:69], v[236:237] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v250
	v_mov_b64_e32 v[236:237], v[18:19]
	v_accvgpr_write_b32 a16, v2
	v_mov_b64_e32 v[2:3], v[214:215]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[214:215], v[22:23]
	v_accvgpr_read_b32 v225, a43
	;;#ASMSTART
	v_cvt_f32_f16 v192, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v214
	v_accvgpr_read_b32 v224, a42
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v246, v224 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[204:205], v[26:27]
	v_pk_fma_f32 v[24:25], v[164:165], v[68:69], v[248:249] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v204
	v_mov_b64_e32 v[248:249], v[14:15]
	v_pk_fma_f32 v[54:55], v[158:159], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[162:163], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[170:171], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[172:173], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[174:175], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[176:177], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[178:179], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[180:181], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[182:183], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[186:187], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[188:189], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[190:191], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[192:193], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[194:195], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[196:197], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v135
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[198:199], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v246, v248 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v135
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[200:201], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v74, 16, v1
	v_lshlrev_b32_sdwa v1, v246, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v74, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v75, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[74:75], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v1
	v_accvgpr_write_b32 a2, v4
	v_accvgpr_write_b32 a28, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[74:75], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[154:155], v[74:75], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[170:171], v[74:75], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[172:173], v[74:75], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[174:175], v[74:75], v[132:133] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v238
	v_accvgpr_write_b32 a3, v5
	v_mov_b64_e32 v[4:5], v[8:9]
	v_accvgpr_write_b32 a31, v1
	v_accvgpr_read_b32 v8, a40
	v_lshlrev_b16_e32 v133, 8, v132
	v_lshrrev_b32_e32 v132, 16, v240
	v_accvgpr_write_b32 a30, v0
	v_pk_fma_f32 v[0:1], v[138:139], v[74:75], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a41
	v_lshlrev_b16_e32 v135, 8, v132
	v_lshrrev_b32_e32 v132, 16, v234
	v_accvgpr_write_b32 a33, v1
	v_pk_fma_f32 v[56:57], v[164:165], v[74:75], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[192:193], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a38
	v_lshlrev_b16_e32 v139, 8, v132
	v_lshrrev_b32_e32 v132, 16, v232
	v_accvgpr_read_b32 v203, a35
	v_accvgpr_write_b32 a32, v0
	v_pk_fma_f32 v[0:1], v[140:141], v[74:75], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a39
	v_lshlrev_b16_e32 v141, 8, v132
	v_lshrrev_b32_e32 v132, 16, v226
	v_accvgpr_read_b32 v202, a34
	v_pk_fma_f32 v[220:221], v[144:145], v[74:75], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[150:151], v[74:75], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[162:163], v[74:75], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[194:195], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a36
	v_lshlrev_b16_e32 v145, 8, v132
	v_lshrrev_b32_e32 v132, 16, v218
	v_pk_fma_f32 v[60:61], v[146:147], v[74:75], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a37
	v_lshlrev_b16_e32 v147, 8, v132
	v_lshrrev_b32_e32 v132, 16, v202
	v_pk_fma_f32 v[58:59], v[148:149], v[74:75], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[160:161], v[74:75], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[196:197], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a18
	v_lshlrev_b16_e32 v149, 8, v132
	v_lshrrev_b32_e32 v132, 16, v34
	v_accvgpr_write_b32 a35, v1
	v_accvgpr_read_b32 v9, a19
	v_lshlrev_b16_e32 v151, 8, v132
	v_lshrrev_b32_e32 v132, 16, v36
	v_accvgpr_write_b32 a34, v0
	v_pk_fma_f32 v[22:23], v[152:153], v[74:75], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[158:159], v[74:75], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[198:199], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a1
	v_lshlrev_b16_e32 v153, 8, v132
	v_lshrrev_b32_e32 v132, 16, v46
	v_accvgpr_read_b32 v8, a0
	v_lshlrev_b16_e32 v155, 8, v132
	v_lshrrev_b32_e32 v132, 16, v38
	v_pk_fma_f32 v[14:15], v[156:157], v[74:75], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[168:169], v[74:75], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[176:177], v[74:75], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[178:179], v[74:75], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[180:181], v[74:75], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[182:183], v[74:75], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[184:185], v[74:75], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[186:187], v[74:75], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[188:189], v[74:75], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[190:191], v[74:75], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[200:201], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v74, 8, v50
	v_and_b32_e32 v75, 0xff00, v50
	v_lshlrev_b16_e32 v156, 8, v132
	v_lshlrev_b32_sdwa v146, v246, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[250:251], v[2:3]
	v_mov_b64_e32 v[2:3], v[4:5]
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v75, v75
	;;#ASMEND
	v_lshrrev_b32_e32 v132, 16, v210
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[156:157], v[74:75], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v157, v246, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v4, a16
	v_lshlrev_b16_e32 v152, 8, v132
	v_lshrrev_b32_e32 v132, 16, v206
	;;#ASMSTART
	v_cvt_f32_f16 v158, v157
	;;#ASMEND
	v_mov_b32_e32 v157, 8
	v_accvgpr_read_b32 v5, a17
	v_lshlrev_b16_e32 v148, 8, v132
	v_lshrrev_b32_e32 v132, 16, v236
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[146:147], v[74:75], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v147
	;;#ASMEND
	v_lshlrev_b32_sdwa v147, v157, v212 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v147
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[180:181], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a26
	v_lshlrev_b16_e32 v144, 8, v132
	v_lshrrev_b32_e32 v132, 16, v224
	v_accvgpr_read_b32 v5, a27
	v_lshlrev_b16_e32 v138, 8, v132
	v_lshrrev_b32_e32 v132, 16, v248
	v_mov_b64_e32 v[40:41], v[248:249]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[148:149], v[74:75], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v149
	;;#ASMEND
	v_lshlrev_b32_sdwa v149, v157, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v149
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[176:177], v[74:75], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v145
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[182:183], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a12
	v_lshlrev_b16_e32 v132, 8, v132
	v_accvgpr_read_b32 v5, a13
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[132:133], v[74:75], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[144:145], v[74:75], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[174:175], v[74:75], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v145, v157, v216 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v145
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[184:185], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a24
	v_accvgpr_write_b32 a0, v8
	v_lshlrev_b32_sdwa v134, v246, v204 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v5, a25
	v_accvgpr_write_b32 a1, v9
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[134:135], v[74:75], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v151
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[170:171], v[74:75], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v141
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[186:187], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a10
	v_accvgpr_write_b32 a19, v9
	v_lshlrev_b32_sdwa v140, v246, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v150, v246, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v5, a11
	v_accvgpr_write_b32 a18, v8
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[140:141], v[74:75], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[150:151], v[74:75], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v151, v157, v244 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v151
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[172:173], v[74:75], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v141, v157, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v141
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[188:189], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a4
	v_accvgpr_read_b32 v8, a22
	v_accvgpr_read_b32 v21, a49
	v_accvgpr_read_b32 v13, a57
	v_accvgpr_read_b32 v5, a5
	v_accvgpr_read_b32 v9, a23
	;;#ASMSTART
	v_cvt_f32_f16 v190, v139
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[190:191], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a8
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_lshlrev_b32_sdwa v135, v157, v228 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v135
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[196:197], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a20
	v_accvgpr_read_b32 v11, a43
	v_accvgpr_read_b32 v17, a55
	v_accvgpr_read_b32 v5, a9
	v_accvgpr_read_b32 v9, a21
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[138:139], v[74:75], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v154, v246, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v247, a3
	v_lshlrev_b32_sdwa v139, v157, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v139
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[192:193], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a6
	;;#ASMSTART
	v_cvt_f32_f16 v198, v133
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[198:199], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a14
	v_accvgpr_read_b32 v246, a2
	v_accvgpr_read_b32 v5, a7
	v_accvgpr_read_b32 v9, a15
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[152:153], v[74:75], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[154:155], v[74:75], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[158:159], v[74:75], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v155
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[160:161], v[74:75], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v155, v157, v246 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v155
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[162:163], v[74:75], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v153
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[164:165], v[74:75], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v153, v157, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v153
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[168:169], v[74:75], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[178:179], v[74:75], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[194:195], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v133, v157, v166 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v133
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[200:201], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v74, 16, v50
	v_lshlrev_b16_e32 v74, 8, v74
	v_lshlrev_b32_sdwa v8, v157, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v75, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[132:133], v[74:75], v[72:73] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v135, 8
	v_accvgpr_write_b32 a2, v8
	v_accvgpr_write_b32 a3, v9
	v_pk_fma_f32 v[8:9], v[134:135], v[74:75], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v8
	v_pk_fma_f32 v[72:73], v[172:173], v[74:75], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[178:179], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a34
	v_accvgpr_write_b32 a7, v9
	v_pk_fma_f32 v[8:9], v[138:139], v[74:75], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a35
	v_accvgpr_write_b32 a8, v8
	v_pk_fma_f32 v[76:77], v[170:171], v[74:75], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[176:177], v[74:75], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[184:185], v[74:75], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[186:187], v[74:75], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[194:195], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a32
	v_accvgpr_write_b32 a9, v9
	v_accvgpr_read_b32 v1, a33
	v_accvgpr_read_b32 v8, a28
	v_pk_fma_f32 v[254:255], v[180:181], v[74:75], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[196:197], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_read_b32 v9, a29
	v_accvgpr_read_b32 v47, a51
	v_pk_fma_f32 v[80:81], v[168:169], v[74:75], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[174:175], v[74:75], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[182:183], v[74:75], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[188:189], v[74:75], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[192:193], v[74:75], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a31
	v_pk_fma_f32 v[220:221], v[200:201], v[74:75], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v8, 8, v51
	v_accvgpr_read_b32 v47, a43
	v_pk_fma_f32 v[84:85], v[140:141], v[74:75], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[144:145], v[74:75], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[146:147], v[74:75], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[148:149], v[74:75], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[150:151], v[74:75], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[152:153], v[74:75], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[154:155], v[74:75], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[156:157], v[74:75], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[158:159], v[74:75], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[160:161], v[74:75], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[162:163], v[74:75], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[164:165], v[74:75], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[190:191], v[74:75], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[198:199], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v74, v8
	;;#ASMEND
	v_lshrrev_b32_e32 v8, 24, v40
	v_accvgpr_read_b32 v46, a42
	v_lshlrev_b16_e32 v133, 8, v8
	v_and_b32_e32 v8, 0xff000000, v204
	v_lshrrev_b32_e32 v40, 16, v8
	v_lshrrev_b32_e32 v8, 24, v46
	v_accvgpr_read_b32 v225, a49
	v_lshlrev_b16_e32 v139, 8, v8
	v_and_b32_e32 v8, 0xff000000, v214
	v_accvgpr_read_b32 v224, a48
	v_lshrrev_b32_e32 v141, 16, v8
	v_lshrrev_b32_e32 v8, 24, v236
	v_lshlrev_b16_e32 v145, 8, v8
	v_and_b32_e32 v8, 0xff000000, v224
	v_lshrrev_b32_e32 v147, 16, v8
	v_lshrrev_b32_e32 v8, 24, v206
	v_lshlrev_b16_e32 v149, 8, v8
	v_and_b32_e32 v8, 0xff000000, v250
	v_lshrrev_b32_e32 v151, 16, v8
	v_lshrrev_b32_e32 v8, 24, v210
	v_lshlrev_b16_e32 v153, 8, v8
	v_and_b32_e32 v8, 0xff000000, v6
	v_lshrrev_b32_e32 v155, 16, v8
	v_lshrrev_b32_e32 v8, 24, v38
	v_accvgpr_read_b32 v42, a50
	v_lshlrev_b16_e32 v157, 8, v8
	v_and_b32_e32 v8, 0xff000000, v2
	v_lshrrev_b32_e32 v159, 16, v8
	v_lshrrev_b32_e32 v8, 24, v42
	v_lshlrev_b16_e32 v161, 8, v8
	v_and_b32_e32 v8, 0xff000000, v246
	v_lshrrev_b32_e32 v163, 16, v8
	v_lshrrev_b32_e32 v8, 24, v36
	v_lshlrev_b16_e32 v165, 8, v8
	v_and_b32_e32 v8, 0xff000000, v208
	v_lshrrev_b32_e32 v168, 16, v8
	v_lshrrev_b32_e32 v8, 24, v34
	v_lshlrev_b16_e32 v164, 8, v8
	v_and_b32_e32 v8, 0xff000000, v244
	v_lshrrev_b32_e32 v162, 16, v8
	v_lshrrev_b32_e32 v8, 24, v202
	v_lshlrev_b16_e32 v160, 8, v8
	v_and_b32_e32 v8, 0xff000000, v242
	v_lshrrev_b32_e32 v158, 16, v8
	v_lshrrev_b32_e32 v8, 24, v218
	v_lshlrev_b16_e32 v156, 8, v8
	v_and_b32_e32 v8, 0xff000000, v212
	v_lshrrev_b32_e32 v154, 16, v8
	v_lshrrev_b32_e32 v8, 24, v226
	v_lshlrev_b16_e32 v152, 8, v8
	v_and_b32_e32 v8, 0xff000000, v216
	v_lshrrev_b32_e32 v150, 16, v8
	v_lshrrev_b32_e32 v8, 24, v232
	v_lshlrev_b16_e32 v148, 8, v8
	v_and_b32_e32 v8, 0xff000000, v222
	v_lshrrev_b32_e32 v146, 16, v8
	v_lshrrev_b32_e32 v8, 24, v234
	v_lshlrev_b16_e32 v144, 8, v8
	v_and_b32_e32 v8, 0xff000000, v230
	v_lshrrev_b32_e32 v140, 16, v8
	v_lshrrev_b32_e32 v8, 24, v240
	v_lshlrev_b16_e32 v138, 8, v8
	v_and_b32_e32 v8, 0xff000000, v228
	v_lshrrev_b32_e32 v134, 16, v8
	v_lshrrev_b32_e32 v8, 24, v238
	v_lshlrev_b16_e32 v132, 8, v8
	v_and_b32_e32 v8, 0xff000000, v166
	v_accvgpr_read_b32 v7, a57
	v_and_b32_e32 v75, 0xff00, v51
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v75, v75
	;;#ASMEND
	v_mov_b32_e32 v185, v7
	v_mov_b32_e32 v189, v3
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[8:9], v[74:75], v[252:253] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[138:139], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a18
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_read_b32 v5, a19
	v_accvgpr_write_b32 a4, v2
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[74:75], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[160:161], v[74:75], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[164:165], v[74:75], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v40
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[196:197], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a1
	v_mov_b32_e32 v179, v251
	v_accvgpr_write_b32 a11, v3
	v_accvgpr_read_b32 v4, a0
	v_accvgpr_write_b32 a10, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[134:135], v[74:75], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[140:141], v[74:75], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[144:145], v[74:75], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[146:147], v[74:75], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[148:149], v[74:75], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[150:151], v[74:75], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[152:153], v[74:75], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[154:155], v[74:75], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[156:157], v[74:75], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[158:159], v[74:75], v[248:249] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[162:163], v[74:75], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[168:169], v[74:75], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v165
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[170:171], v[74:75], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v163
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[172:173], v[74:75], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v161
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[174:175], v[74:75], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v159
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[176:177], v[74:75], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v157
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[178:179], v[74:75], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v155
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[180:181], v[74:75], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v153
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[182:183], v[74:75], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v151
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[184:185], v[74:75], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v149
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[186:187], v[74:75], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v147
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[188:189], v[74:75], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v145
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[190:191], v[74:75], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v141
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[192:193], v[74:75], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v139
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[194:195], v[74:75], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v133
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[198:199], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v74, 16, v51
	v_lshlrev_b32_sdwa v9, v135, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v74, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v75, v9
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[8:9], v[74:75], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v4
	v_accvgpr_write_b32 a1, v5
	v_accvgpr_read_b32 v4, a8
	v_accvgpr_read_b32 v5, a9
	ds_read2st64_b32 v[124:125], v177 offset0:92 offset1:93
	ds_read2st64_b32 v[70:71], v177 offset0:94 offset1:95
	v_pk_fma_f32 v[250:251], v[152:153], v[74:75], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[158:159], v[74:75], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[168:169], v[74:75], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[194:195], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a6
	v_accvgpr_read_b32 v5, a7
	v_pk_fma_f32 v[10:11], v[134:135], v[74:75], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[138:139], v[74:75], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[140:141], v[74:75], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[144:145], v[74:75], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[164:165], v[74:75], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[196:197], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a3
	v_accvgpr_read_b32 v4, a2
	v_pk_fma_f32 v[0:1], v[132:133], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[146:147], v[74:75], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[148:149], v[74:75], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[150:151], v[74:75], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[220:221], v[154:155], v[74:75], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[156:157], v[74:75], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[160:161], v[74:75], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[162:163], v[74:75], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[170:171], v[74:75], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[172:173], v[74:75], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[174:175], v[74:75], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[176:177], v[74:75], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[178:179], v[74:75], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[180:181], v[74:75], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[182:183], v[74:75], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[184:185], v[74:75], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[186:187], v[74:75], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[188:189], v[74:75], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[190:191], v[74:75], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[192:193], v[74:75], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[198:199], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v74, 8, v124
	v_and_b32_e32 v75, 0xff00, v124
	v_lshlrev_b16_e32 v126, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v75, v75
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[126:127], v[74:75], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v127, 8, v205
	;;#ASMSTART
	v_cvt_f32_f16 v132, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v47
	;;#ASMSTART
	v_cvt_f32_f16 v134, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v138, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v140, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v144, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v146, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v179
	;;#ASMSTART
	v_cvt_f32_f16 v148, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v211
	;;#ASMSTART
	v_cvt_f32_f16 v150, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v185
	;;#ASMSTART
	v_cvt_f32_f16 v152, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v39
	v_accvgpr_read_b32 v43, a51
	;;#ASMSTART
	v_cvt_f32_f16 v154, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v156, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v43
	v_accvgpr_read_b32 v37, a47
	;;#ASMSTART
	v_cvt_f32_f16 v158, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v160, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v162, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v164, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v168, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v245
	;;#ASMSTART
	v_cvt_f32_f16 v170, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v172, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v174, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v176, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v178, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v180, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v182, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v184, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v186, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v235
	v_pk_fma_f32 v[8:9], v[178:179], v[74:75], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v127
	;;#ASMEND
	v_lshlrev_b32_e32 v127, 8, v231
	v_accvgpr_read_b32 v2, a10
	;;#ASMSTART
	v_cvt_f32_f16 v190, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v192, v127
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[192:193], v[74:75], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v229
	v_accvgpr_read_b32 v3, a11
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[6:7], v[74:75], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v7, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v196, v7
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[196:197], v[74:75], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a4
	v_lshlrev_b32_e32 v7, 8, v167
	v_accvgpr_read_b32 v3, a5
	v_pk_fma_f32 v[78:79], v[132:133], v[74:75], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[134:135], v[74:75], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[138:139], v[74:75], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[140:141], v[74:75], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[144:145], v[74:75], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[146:147], v[74:75], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[148:149], v[74:75], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[150:151], v[74:75], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[152:153], v[74:75], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[154:155], v[74:75], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[156:157], v[74:75], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[158:159], v[74:75], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[160:161], v[74:75], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[162:163], v[74:75], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[164:165], v[74:75], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[168:169], v[74:75], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[170:171], v[74:75], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[172:173], v[74:75], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[174:175], v[74:75], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[176:177], v[74:75], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[180:181], v[74:75], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[182:183], v[74:75], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[184:185], v[74:75], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[186:187], v[74:75], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[188:189], v[74:75], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[190:191], v[74:75], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v7
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[198:199], v[74:75], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v7, 16, v124
	v_lshlrev_b32_sdwa v74, v135, v124 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v7, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v75, v74
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v7
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[126:127], v[74:75], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[196:197], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_read_b32 v1, a1
	v_pk_fma_f32 v[76:77], v[132:133], v[74:75], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[134:135], v[74:75], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[138:139], v[74:75], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[140:141], v[74:75], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[144:145], v[74:75], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[146:147], v[74:75], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[148:149], v[74:75], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[150:151], v[74:75], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[152:153], v[74:75], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[154:155], v[74:75], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[156:157], v[74:75], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[158:159], v[74:75], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[160:161], v[74:75], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[162:163], v[74:75], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[164:165], v[74:75], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[168:169], v[74:75], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[170:171], v[74:75], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[172:173], v[74:75], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[174:175], v[74:75], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[176:177], v[74:75], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[220:221], v[178:179], v[74:75], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[180:181], v[74:75], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[182:183], v[74:75], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[184:185], v[74:75], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[186:187], v[74:75], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[188:189], v[74:75], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[190:191], v[74:75], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[192:193], v[74:75], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[6:7], v[74:75], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[198:199], v[74:75], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v125
	v_and_b32_e32 v1, 0xff00, v125
	;;#ASMSTART
	v_cvt_f32_f16 v132, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v167
	;;#ASMSTART
	v_cvt_f32_f16 v133, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v2, v135, v239 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_mov_b32_e32 v165, v203
	v_pk_fma_f32 v[6:7], v[2:3], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_and_b32_e32 v3, 0xff00, v229
	;;#ASMSTART
	v_cvt_f32_f16 v4, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v138, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v140, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v144, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v223
	v_pk_fma_f32 v[146:147], v[144:145], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[148:149], v[20:21], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v24, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v217
	;;#ASMSTART
	v_cvt_f32_f16 v150, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v213
	;;#ASMSTART
	v_cvt_f32_f16 v154, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v219 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v156, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v243
	v_pk_fma_f32 v[158:159], v[156:157], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v54, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v165 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v160, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v245
	v_mov_b32_e32 v187, v35
	;;#ASMSTART
	v_cvt_f32_f16 v162, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v187 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	scratch_load_dword v124, off, off offset:4
	;;#ASMSTART
	v_cvt_f32_f16 v164, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v209
	v_mov_b32_e32 v181, v37
	;;#ASMSTART
	v_cvt_f32_f16 v166, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v181 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v247
	v_mov_b32_e32 v177, v43
	;;#ASMSTART
	v_cvt_f32_f16 v170, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v177 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v189
	v_mov_b32_e32 v191, v39
	;;#ASMSTART
	v_cvt_f32_f16 v174, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v191 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[118:119], v[174:175], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v185
	v_mov_b32_e32 v175, v211
	;;#ASMSTART
	v_cvt_f32_f16 v178, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v175 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[128:129], v[172:173], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v179
	v_mov_b32_e32 v173, v207
	v_pk_fma_f32 v[142:143], v[168:169], v[132:133], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v173 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v169, v225
	v_pk_fma_f32 v[136:137], v[170:171], v[132:133], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v169
	v_mov_b32_e32 v171, v237
	v_pk_fma_f32 v[28:29], v[24:25], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v171 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v25, v215
	v_pk_fma_f32 v[250:251], v[54:55], v[132:133], v[254:255] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v25
	v_mov_b32_e32 v55, v47
	;;#ASMSTART
	v_cvt_f32_f16 v190, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a0, v0
	;;#ASMSTART
	v_cvt_f32_f16 v192, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v205
	v_mov_b32_e32 v21, v41
	v_accvgpr_write_b32 a1, v1
	v_pk_fma_f32 v[0:1], v[4:5], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[138:139], v[132:133], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v135, v21 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v3
	;;#ASMEND
	v_lshrrev_b32_e32 v3, 16, v125
	v_lshlrev_b16_e32 v3, 8, v3
	v_pk_fma_f32 v[16:17], v[140:141], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[150:151], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[152:153], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[154:155], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[160:161], v[132:133], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[162:163], v[132:133], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[164:165], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[166:167], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[176:177], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[178:179], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[180:181], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[182:183], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[184:185], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[186:187], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[188:189], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[190:191], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[192:193], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[194:195], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[196:197], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v5, v135, v125 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v133, v5
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v3
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[2:3], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v70
	v_pk_fma_f32 v[74:75], v[134:135], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[4:5], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[138:139], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[140:141], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[144:145], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[20:21], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[24:25], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[150:151], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[152:153], v[132:133], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[154:155], v[132:133], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[156:157], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[54:55], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[160:161], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[162:163], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[164:165], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[166:167], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[168:169], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[170:171], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[172:173], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[174:175], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[176:177], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[178:179], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[180:181], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[182:183], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[184:185], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[186:187], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[188:189], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[190:191], v[132:133], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[192:193], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[194:195], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[196:197], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v2
	;;#ASMEND
	v_lshrrev_b32_e32 v2, 16, v239
	v_lshlrev_b16_e32 v151, 8, v2
	v_lshrrev_b32_e32 v2, 16, v241
	v_lshlrev_b16_e32 v153, 8, v2
	v_lshrrev_b32_e32 v2, 16, v235
	v_lshlrev_b16_e32 v155, 8, v2
	v_lshrrev_b32_e32 v2, 16, v233
	v_lshlrev_b16_e32 v157, 8, v2
	v_lshrrev_b32_e32 v2, 16, v227
	v_lshlrev_b16_e32 v161, 8, v2
	v_lshrrev_b32_e32 v2, 16, v219
	v_lshlrev_b16_e32 v163, 8, v2
	v_lshrrev_b32_e32 v2, 16, v165
	v_mov_b32_e32 v215, v165
	v_lshlrev_b16_e32 v165, 8, v2
	v_lshrrev_b32_e32 v2, 16, v187
	v_lshlrev_b16_e32 v166, 8, v2
	v_lshrrev_b32_e32 v2, 16, v181
	v_lshlrev_b16_e32 v162, 8, v2
	v_lshrrev_b32_e32 v2, 16, v177
	v_lshlrev_b16_e32 v156, 8, v2
	v_lshrrev_b32_e32 v2, 16, v191
	v_lshlrev_b16_e32 v152, 8, v2
	v_lshrrev_b32_e32 v2, 16, v175
	v_lshlrev_b16_e32 v24, 8, v2
	v_lshrrev_b32_e32 v2, 16, v173
	v_lshlrev_b16_e32 v18, 8, v2
	v_lshrrev_b32_e32 v2, 16, v171
	v_lshlrev_b16_e32 v14, 8, v2
	v_lshrrev_b32_e32 v2, 16, v55
	v_lshlrev_b16_e32 v10, 8, v2
	v_lshrrev_b32_e32 v2, 16, v21
	v_and_b32_e32 v3, 0xff00, v70
	v_lshlrev_b16_e32 v2, 8, v2
	v_lshlrev_b32_sdwa v4, v135, v205 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v133, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v150, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[150:151], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[68:69], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v10
	;;#ASMEND
	v_lshlrev_b32_sdwa v10, v135, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[54:55], v[78:79], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[82:83], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v14
	;;#ASMEND
	v_lshlrev_b32_sdwa v14, v135, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v22, v135, v179 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v69, v135, v185 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v181, v171
	v_mov_b32_e32 v171, v21
	v_mov_b32_e32 v173, v25
	v_pk_fma_f32 v[20:21], v[86:87], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[90:91], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[94:95], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v98, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[98:99], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v24
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[102:103], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v189 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v247 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v245 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v197, v177
	v_mov_b32_e32 v193, v175
	;;#ASMSTART
	v_cvt_f32_f16 v172, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v213 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v125, v39
	;;#ASMSTART
	v_cvt_f32_f16 v170, v165
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[170:171], v[132:133], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v217 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v153
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[192:193], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v12, v135, v229 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v12
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[196:197], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_mov_b32_e32 v201, v37
	v_mov_b32_e32 v187, v207
	v_mov_b32_e32 v177, v47
	v_mov_b32_e32 v175, v225
	;;#ASMSTART
	v_cvt_f32_f16 v180, v69
	;;#ASMEND
	v_lshlrev_b32_sdwa v69, v135, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v1, a1
	v_mov_b32_e32 v211, v35
	v_pk_fma_f32 v[110:111], v[106:107], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[152:153], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[154:155], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[156:157], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[160:161], v[132:133], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[162:163], v[132:133], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[164:165], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[166:167], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[168:169], v[132:133], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[172:173], v[132:133], v[250:251] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v163
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[174:175], v[132:133], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[176:177], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v161
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[178:179], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[180:181], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v157
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[182:183], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v69
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[184:185], v[132:133], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v155
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[186:187], v[132:133], v[146:147] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v69, v135, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v69
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[188:189], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v151
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[200:201], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v6, v135, v167 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v6
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[204:205], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v70
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b32_sdwa v1, v135, v70 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v207, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v206, v0
	;;#ASMEND
	v_pk_fma_f32 v[224:225], v[68:69], v[206:207], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[78:79], v[206:207], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[82:83], v[206:207], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[90:91], v[206:207], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[94:95], v[206:207], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[164:165], v[206:207], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[180:181], v[206:207], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v17, 24, v177
	v_lshrrev_b32_e32 v26, 24, v181
	v_and_b32_e32 v68, 0xff000000, v175
	v_and_b32_e32 v70, 0xff000000, v185
	v_and_b32_e32 v92, 0xff000000, v167
	v_and_b32_e32 v96, 0xff00, v71
	v_pk_fma_f32 v[6:7], v[86:87], v[206:207], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[98:99], v[206:207], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[152:153], v[206:207], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[168:169], v[206:207], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[170:171], v[206:207], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 24, v171
	v_lshrrev_b32_e32 v57, 24, v239
	;;#ASMSTART
	v_cvt_f32_f16 v171, v96
	;;#ASMEND
	v_lshlrev_b16_e32 v96, 8, v17
	v_lshlrev_b16_e32 v17, 8, v26
	v_lshrrev_b32_e32 v26, 16, v68
	v_lshrrev_b32_e32 v68, 16, v70
	v_lshrrev_b32_e32 v70, 16, v92
	v_pk_fma_f32 v[220:221], v[150:151], v[206:207], v[72:73] op_sel_hi:[0,1,1]
	v_and_b32_e32 v73, 0xff000000, v247
	v_lshlrev_b16_e32 v93, 8, v71
	;;#ASMSTART
	v_cvt_f32_f16 v170, v93
	;;#ASMEND
	v_lshlrev_b16_e32 v57, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v70, v70
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[70:71], v[170:171], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v57
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[132:133], v[170:171], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[166:167], v[206:207], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v61, 0xff000000, v173
	v_and_b32_e32 v69, 0xff000000, v179
	v_and_b32_e32 v72, 0xff000000, v189
	v_and_b32_e32 v76, 0xff000000, v209
	v_and_b32_e32 v77, 0xff000000, v245
	v_and_b32_e32 v80, 0xff000000, v243
	v_and_b32_e32 v81, 0xff000000, v213
	v_and_b32_e32 v84, 0xff000000, v217
	v_and_b32_e32 v85, 0xff000000, v223
	v_and_b32_e32 v88, 0xff000000, v231
	v_and_b32_e32 v89, 0xff000000, v229
	v_accvgpr_write_b32 a45, v9
	v_pk_fma_f32 v[90:91], v[102:103], v[206:207], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[154:155], v[206:207], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[160:161], v[206:207], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[172:173], v[206:207], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[176:177], v[206:207], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 24, v197
	v_lshrrev_b32_e32 v43, 24, v201
	v_lshlrev_b16_e32 v93, 8, v16
	v_lshrrev_b32_e32 v16, 16, v61
	v_lshrrev_b32_e32 v61, 16, v69
	v_lshrrev_b32_e32 v69, 16, v72
	v_lshrrev_b32_e32 v72, 16, v73
	v_lshrrev_b32_e32 v73, 16, v76
	v_lshrrev_b32_e32 v76, 16, v77
	v_lshrrev_b32_e32 v77, 16, v80
	v_lshrrev_b32_e32 v80, 16, v81
	v_lshrrev_b32_e32 v81, 16, v84
	v_lshrrev_b32_e32 v84, 16, v85
	v_lshrrev_b32_e32 v85, 16, v88
	v_lshrrev_b32_e32 v88, 16, v89
	v_accvgpr_write_b32 a44, v8
	;;#ASMSTART
	v_cvt_f32_f16 v172, v88
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[172:173], v[170:171], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[106:107], v[206:207], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[156:157], v[206:207], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[174:175], v[206:207], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[188:189], v[206:207], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v27, 24, v187
	v_lshrrev_b32_e32 v45, 24, v215
	v_lshrrev_b32_e32 v52, 24, v233
	v_lshrrev_b32_e32 v53, 24, v235
	v_lshrrev_b32_e32 v56, 24, v241
	v_and_b32_e32 v60, 0xff000000, v205
	v_lshlrev_b16_e32 v42, 8, v42
	v_lshlrev_b16_e32 v43, 8, v43
	v_accvgpr_write_b32 a47, v9
	v_pk_fma_f32 v[66:67], v[162:163], v[206:207], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[178:179], v[206:207], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[200:201], v[206:207], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[204:205], v[206:207], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v60, 16, v60
	v_lshlrev_b16_e32 v27, 8, v27
	v_lshlrev_b16_e32 v45, 8, v45
	v_lshlrev_b16_e32 v52, 8, v52
	v_lshlrev_b16_e32 v53, 8, v53
	v_lshlrev_b16_e32 v56, 8, v56
	v_accvgpr_write_b32 a46, v8
	;;#ASMSTART
	v_cvt_f32_f16 v174, v56
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[174:175], v[170:171], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v85
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v178, v53
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[178:179], v[170:171], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v84
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[146:147], v[170:171], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v52
	;;#ASMEND
	v_pk_fma_f32 v[242:243], v[148:149], v[170:171], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v81
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[180:181], v[170:171], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v45
	;;#ASMEND
	v_pk_fma_f32 v[216:217], v[188:189], v[170:171], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v73
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[194:195], v[170:171], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v43
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[130:131], v[170:171], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v72
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[142:143], v[170:171], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v42
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v198, v61
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[198:199], v[170:171], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v27
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[200:201], v[170:171], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v26
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[202:203], v[170:171], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v14, v17
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v42, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[42:43], v[170:171], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v18, v96
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[18:19], v[170:171], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v10, v60
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[10:11], v[170:171], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v4, v93
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[170:171], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v71
	v_accvgpr_write_b32 a15, v9
	v_lshlrev_b32_sdwa v3, v135, v71 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v2, 8, v2
	v_pk_fma_f32 v[140:141], v[184:185], v[206:207], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v8
	;;#ASMSTART
	v_cvt_f32_f16 v184, v80
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[184:185], v[170:171], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v35, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v34, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[34:35], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[196:197], v[206:207], v[236:237] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_write_b32 a3, v3
	v_pk_fma_f32 v[2:3], v[172:173], v[34:35], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[192:193], v[206:207], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v3
	v_accvgpr_write_b32 a6, v2
	v_pk_fma_f32 v[2:3], v[174:175], v[34:35], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v2
	v_accvgpr_write_b32 a1, v3
	v_pk_fma_f32 v[2:3], v[176:177], v[34:35], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[186:187], v[206:207], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v3
	v_accvgpr_write_b32 a8, v2
	v_pk_fma_f32 v[2:3], v[178:179], v[34:35], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v3
	v_accvgpr_write_b32 a146, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[34:35], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[182:183], v[206:207], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v3
	v_accvgpr_write_b32 a148, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[34:35], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v3
	v_accvgpr_write_b32 a150, v2
	v_pk_fma_f32 v[2:3], v[180:181], v[34:35], v[164:165] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 24, v219
	v_accvgpr_write_b32 a153, v3
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v186, v48
	;;#ASMEND
	v_accvgpr_write_b32 a152, v2
	v_pk_fma_f32 v[2:3], v[186:187], v[34:35], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v3
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[2:3], v[188:189], v[34:35], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v3
	v_lshrrev_b32_e32 v44, 24, v211
	v_pk_fma_f32 v[210:211], v[176:177], v[170:171], v[190:191] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v76
	;;#ASMEND
	v_accvgpr_write_b32 a16, v2
	v_pk_fma_f32 v[2:3], v[190:191], v[34:35], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v3
	v_lshrrev_b32_e32 v40, 24, v193
	v_lshrrev_b32_e32 v41, 24, v125
	v_lshlrev_b16_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v192, v44
	;;#ASMEND
	v_accvgpr_write_b32 a18, v2
	v_pk_fma_f32 v[2:3], v[192:193], v[34:35], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v40, 8, v40
	v_lshlrev_b16_e32 v41, 8, v41
	v_pk_fma_f32 v[214:215], v[186:187], v[170:171], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v77
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[158:159], v[170:171], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[190:191], v[170:171], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v69
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[196:197], v[170:171], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v41
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[118:119], v[170:171], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v68
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[114:115], v[170:171], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v40
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[110:111], v[170:171], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v3
	s_waitcnt vmcnt(0)
	ds_read_b128 v[24:27], v124 offset:32
	ds_read2st64_b32 v[72:73], v183 offset0:96 offset1:97
	v_accvgpr_write_b32 a160, v2
	v_pk_fma_f32 v[2:3], v[130:131], v[34:35], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v49, 24, v227
	v_accvgpr_write_b32 a163, v3
	ds_read_b128 v[226:229], v124 offset:160
	v_accvgpr_write_b32 a162, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[34:35], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v3
	v_pk_fma_f32 v[68:69], v[194:195], v[34:35], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a164, v2
	v_pk_fma_f32 v[76:77], v[196:197], v[34:35], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_mov_b64_e32 v[196:197], v[26:27]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v72
	v_and_b32_e32 v3, 0xff00, v72
	v_pk_fma_f32 v[52:53], v[136:137], v[170:171], v[128:129] op_sel_hi:[0,1,1]
	ds_read_b128 a[80:83], v124 offset:48
	ds_read_b128 a[84:87], v124 offset:176
	v_pk_fma_f32 v[128:129], v[198:199], v[34:35], v[86:87] op_sel_hi:[0,1,1]
	ds_read2st64_b32 v[198:199], v183 offset0:98 offset1:99
	ds_read2st64_b32 v[136:137], v183 offset0:100 offset1:101
	ds_read2st64_b32 a[214:215], v183 offset0:102 offset1:103
	v_pk_fma_f32 v[126:127], v[18:19], v[34:35], v[12:13] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[194:195], v[24:25]
	v_pk_fma_f32 v[152:153], v[10:11], v[34:35], v[224:225] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v24, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v25, v3
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[4:5], v[34:35], v[220:221] op_sel_hi:[0,1,1]
	ds_read_b128 v[2:5], v124 offset:288
	ds_read_b128 v[10:13], v124 offset:304
	v_pk_fma_f32 v[140:141], v[42:43], v[34:35], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v0, 8, v226
	v_lshlrev_b16_e32 v1, 8, v194
	v_pk_fma_f32 v[206:207], v[14:15], v[170:171], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v18, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[18:19], v[24:25], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a217, v1
	v_accvgpr_write_b32 a216, v0
	v_pk_fma_f32 v[0:1], v[20:21], v[24:25], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v1
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[10:13], off offset:308
	v_accvgpr_write_b32 a169, v5
	v_lshlrev_b16_e32 v49, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v182, v49
	;;#ASMEND
	v_pk_fma_f32 v[222:223], v[182:183], v[170:171], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[192:193], v[170:171], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[70:71], v[34:35], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[182:183], v[34:35], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[184:185], v[34:35], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[158:159], v[34:35], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[142:143], v[34:35], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[118:119], v[34:35], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[114:115], v[34:35], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[110:111], v[34:35], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[200:201], v[34:35], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[202:203], v[34:35], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[14:15], v[34:35], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a168, v4
	v_accvgpr_write_b32 a167, v3
	v_accvgpr_write_b32 a166, v2
	ds_read_b128 v[2:5], v124 offset:416
	ds_read_b128 v[32:35], v124 offset:432
	;;#ASMSTART
	v_cvt_f32_f16 v12, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[12:13], v[24:25], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a221, v1
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a173, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], off offset:292
	v_accvgpr_write_b32 a220, v0
	v_lshlrev_b32_e32 v0, 8, v2
	v_accvgpr_write_b32 a172, v4
	v_accvgpr_write_b32 a171, v3
	v_accvgpr_write_b32 a170, v2
	ds_read_b128 v[2:5], v124 offset:2080
	ds_read_b128 a[102:105], v124 offset:2096
	;;#ASMSTART
	v_cvt_f32_f16 v34, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[34:35], v[24:25], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v1
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a177, v5
	v_accvgpr_write_b32 a28, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a176, v4
	v_accvgpr_write_b32 a175, v3
	v_accvgpr_write_b32 a174, v2
	ds_read_b128 v[2:5], v124 offset:2208
	ds_read_b128 v[14:17], v124 offset:2224
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[10:11], v[24:25], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a227, v1
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a181, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:324
	v_accvgpr_write_b32 a226, v0
	v_lshlrev_b32_e32 v0, 8, v2
	v_accvgpr_write_b32 a180, v4
	v_accvgpr_write_b32 a179, v3
	v_accvgpr_write_b32 a178, v2
	ds_read_b128 v[2:5], v124 offset:2336
	ds_read_b128 v[14:17], v124 offset:2352
	;;#ASMSTART
	v_cvt_f32_f16 v32, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[32:33], v[24:25], v[204:205] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v1
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a187, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:340
	ds_read_b128 v[104:107], v124 offset:2464
	ds_read_b128 v[14:17], v124 offset:2480
	v_accvgpr_write_b32 a228, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a186, v4
	v_accvgpr_write_b32 a185, v3
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:356
	v_accvgpr_write_b32 a184, v2
	ds_read_b128 v[2:5], v124 offset:4128
	ds_read_b128 v[14:17], v124 offset:4144
	;;#ASMSTART
	v_cvt_f32_f16 v42, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[42:43], v[24:25], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v1
	v_accvgpr_write_b32 a232, v0
	v_lshlrev_b32_e32 v0, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v40, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[40:41], v[24:25], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v1
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:372
	v_accvgpr_write_b32 a193, v5
	v_accvgpr_write_b32 a236, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a192, v4
	v_accvgpr_write_b32 a191, v3
	v_accvgpr_write_b32 a190, v2
	ds_read_b128 v[2:5], v124 offset:4256
	ds_read_b128 v[14:17], v124 offset:4272
	;;#ASMSTART
	v_cvt_f32_f16 v50, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[50:51], v[24:25], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v1
	s_waitcnt lgkmcnt(1)
	v_mov_b64_e32 v[188:189], v[4:5]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:388
	v_accvgpr_write_b32 a242, v0
	v_lshlrev_b32_e32 v0, 8, v2
	v_mov_b64_e32 v[186:187], v[2:3]
	ds_read_b128 v[2:5], v124 offset:4384
	ds_read_b128 a[130:133], v124 offset:4400
	;;#ASMSTART
	v_cvt_f32_f16 v48, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[48:49], v[24:25], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a247, v1
	ds_read_b128 v[234:237], v124 offset:4512
	ds_read_b128 a[126:129], v124 offset:4528
	v_accvgpr_write_b32 a246, v0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a197, v5
	v_accvgpr_write_b32 a196, v4
	v_accvgpr_write_b32 a195, v3
	v_accvgpr_write_b32 a194, v2
	;;#ASMSTART
	v_cvt_f32_f16 v54, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[54:55], v[24:25], v[44:45] op_sel_hi:[0,1,1]
	ds_read_b128 v[2:5], v124 offset:6176
	ds_read_b128 a[134:137], v124 offset:6192
	v_accvgpr_write_b32 a253, v1
	v_accvgpr_write_b32 a252, v0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v80, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[80:81], v[24:25], v[56:57] op_sel_hi:[0,1,1]
	ds_read_b128 v[178:181], v124 offset:6304
	ds_read_b128 a[122:125], v124 offset:6320
	v_accvgpr_write_b32 a5, v1
	s_waitcnt lgkmcnt(3)
	v_accvgpr_write_b32 a201, v5
	v_accvgpr_write_b32 a4, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a200, v4
	v_accvgpr_write_b32 a199, v3
	v_accvgpr_write_b32 a198, v2
	ds_read_b128 v[2:5], v124 offset:6432
	ds_read_b128 a[138:141], v124 offset:6448
	;;#ASMSTART
	v_cvt_f32_f16 v58, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v62, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[62:63], v[24:25], v[84:85] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v6, v124
	v_accvgpr_write_b32 a183, v1
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a205, v5
	v_accvgpr_write_b32 a182, v0
	v_lshlrev_b16_e32 v0, 8, v2
	v_accvgpr_write_b32 a204, v4
	v_accvgpr_write_b32 a203, v3
	v_accvgpr_write_b32 a202, v2
	ds_read_b128 v[2:5], v6 offset:6560
	ds_read_b128 a[118:121], v6 offset:6576
	;;#ASMSTART
	v_cvt_f32_f16 v66, v0
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[66:67], v[24:25], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[58:59], v[24:25], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_mov_b64_e32 v[250:251], v[4:5]
	v_lshlrev_b32_e32 v0, 8, v2
	v_mov_b64_e32 v[248:249], v[2:3]
	ds_read_b128 v[2:5], v6 offset:8224
	ds_read_b128 a[142:145], v6 offset:8240
	;;#ASMSTART
	v_cvt_f32_f16 v70, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[70:71], v[24:25], v[166:167] op_sel_hi:[0,1,1]
	ds_read_b128 v[164:167], v6 offset:8352
	ds_read_b128 a[114:117], v6 offset:8368
	s_waitcnt lgkmcnt(3)
	v_mov_b64_e32 v[174:175], v[4:5]
	v_lshlrev_b16_e32 v0, 8, v2
	v_mov_b64_e32 v[172:173], v[2:3]
	ds_read_b128 v[2:5], v6 offset:8480
	ds_read_b128 a[110:113], v6 offset:8496
	ds_read_b128 v[114:117], v6 offset:8608
	ds_read_b128 a[96:99], v6 offset:8624
	;;#ASMSTART
	v_cvt_f32_f16 v74, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v164
	;;#ASMSTART
	v_cvt_f32_f16 v78, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v114
	;;#ASMSTART
	v_cvt_f32_f16 v94, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:64
	v_accvgpr_write_b32 a209, v5
	v_accvgpr_write_b32 a208, v4
	v_accvgpr_write_b32 a207, v3
	v_accvgpr_write_b32 a206, v2
	s_waitcnt vmcnt(0)
	ds_read_b128 v[2:5], v0 offset:32
	ds_read_b128 a[92:95], v0 offset:48
	v_accvgpr_write_b32 a222, v0
	v_pk_fma_f32 v[154:155], v[94:95], v[24:25], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[74:75], v[24:25], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v92, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:8
	s_waitcnt vmcnt(0)
	ds_read_b128 v[190:193], v0 offset:32
	ds_read_b128 a[88:91], v0 offset:48
	v_accvgpr_write_b32 a213, v5
	v_accvgpr_write_b32 a212, v4
	v_accvgpr_write_b32 a211, v3
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v190
	;;#ASMSTART
	v_cvt_f32_f16 v102, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:24
	s_waitcnt vmcnt(0)
	ds_read_b128 v[218:221], v0 offset:32
	ds_read_b128 a[60:63], v0 offset:48
	v_pk_fma_f32 v[146:147], v[102:103], v[24:25], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a210, v2
	v_pk_fma_f32 v[240:241], v[78:79], v[24:25], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v100, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:28
	v_pk_fma_f32 v[138:139], v[100:101], v[24:25], v[222:223] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[222:225], v0 offset:32
	ds_read_b128 a[64:67], v0 offset:48
	v_pk_fma_f32 v[150:151], v[84:85], v[24:25], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[92:93], v[24:25], v[214:215] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v110, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:32
	s_waitcnt vmcnt(0)
	ds_read_b128 v[230:233], v0 offset:32
	ds_read_b128 a[68:71], v0 offset:48
	v_pk_fma_f32 v[148:149], v[110:111], v[24:25], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v108, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:36
	v_pk_fma_f32 v[36:37], v[108:109], v[24:25], v[242:243] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[242:245], v0 offset:32
	ds_read_b128 a[72:75], v0 offset:48
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v118, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:40
	v_pk_fma_f32 v[30:31], v[118:119], v[24:25], v[252:253] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[252:255], v0 offset:32
	ds_read_b128 a[76:79], v0 offset:48
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v252
	;;#ASMSTART
	v_cvt_f32_f16 v8, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[28:29], v[8:9], v[24:25], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, off offset:44
	s_waitcnt vmcnt(0)
	ds_read_b128 v[158:161], v0 offset:32
	ds_read_b128 a[56:59], v0 offset:48
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v158
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:48
	s_waitcnt vmcnt(0)
	ds_read_b128 v[88:91], v0 offset:32
	ds_read_b128 a[52:55], v0 offset:48
	v_pk_fma_f32 v[26:27], v[122:123], v[24:25], v[210:211] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v88
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	scratch_load_dword v0, off, off offset:52
	v_pk_fma_f32 v[22:23], v[6:7], v[24:25], v[208:209] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[208:211], v0 offset:32
	ds_read_b128 a[48:51], v0 offset:48
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a46
	v_accvgpr_read_b32 v1, a47
	v_pk_fma_f32 v[16:17], v[4:5], v[24:25], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, off offset:60
	s_waitcnt vmcnt(0)
	ds_read_b128 v[202:205], v0 offset:32
	ds_read_b128 a[40:43], v0 offset:48
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a44
	v_accvgpr_read_b32 v1, a45
	v_pk_fma_f32 v[14:15], v[2:3], v[24:25], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, off offset:56
	s_waitcnt vmcnt(0)
	ds_read_b128 v[44:47], v0 offset:32
	ds_read_b128 a[44:47], v0 offset:48
	v_lshlrev_b32_sdwa v1, v135, v72 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v130, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v72
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[10:11], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v11
	v_accvgpr_write_b32 a22, v10
	v_pk_fma_f32 v[10:11], v[32:33], v[0:1], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v11
	v_accvgpr_write_b32 a156, v10
	v_pk_fma_f32 v[10:11], v[42:43], v[0:1], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v11
	v_accvgpr_write_b32 a24, v10
	v_pk_fma_f32 v[10:11], v[40:41], v[0:1], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v11
	v_accvgpr_write_b32 a26, v10
	v_pk_fma_f32 v[10:11], v[50:51], v[0:1], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v11
	v_accvgpr_write_b32 a30, v10
	v_pk_fma_f32 v[10:11], v[48:49], v[0:1], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v11
	v_accvgpr_write_b32 a158, v10
	v_accvgpr_read_b32 v10, a164
	v_accvgpr_read_b32 v11, a165
	v_pk_fma_f32 v[168:169], v[58:59], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a162
	v_accvgpr_read_b32 v11, a163
	v_pk_fma_f32 v[144:145], v[66:67], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a160
	v_accvgpr_read_b32 v11, a161
	v_pk_fma_f32 v[10:11], v[74:75], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v11
	v_accvgpr_write_b32 a160, v10
	v_accvgpr_read_b32 v10, a18
	v_accvgpr_read_b32 v11, a19
	v_pk_fma_f32 v[128:129], v[78:79], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a16
	v_accvgpr_read_b32 v11, a17
	v_pk_fma_f32 v[24:25], v[130:131], v[24:25], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[84:85], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a12
	v_accvgpr_read_b32 v11, a13
	v_pk_fma_f32 v[120:121], v[94:95], v[0:1], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[92:93], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a152
	v_accvgpr_read_b32 v11, a153
	v_pk_fma_f32 v[12:13], v[12:13], v[0:1], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[54:55], v[0:1], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[110:111], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a150
	v_accvgpr_write_b32 a109, v13
	v_accvgpr_read_b32 v11, a151
	v_accvgpr_write_b32 a108, v12
	v_pk_fma_f32 v[12:13], v[34:35], v[0:1], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[108:109], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a148
	v_accvgpr_read_b32 v11, a149
	v_pk_fma_f32 v[108:109], v[118:119], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a146
	v_accvgpr_read_b32 v11, a147
	v_pk_fma_f32 v[112:113], v[102:103], v[0:1], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[8:9], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a8
	v_accvgpr_read_b32 v9, a9
	v_pk_fma_f32 v[110:111], v[122:123], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a1
	v_accvgpr_read_b32 v8, a0
	v_pk_fma_f32 v[216:217], v[6:7], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a6
	v_accvgpr_read_b32 v7, a7
	v_pk_fma_f32 v[18:19], v[18:19], v[0:1], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[4:5], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a3
	v_accvgpr_write_b32 a14, v18
	v_accvgpr_read_b32 v4, a2
	v_accvgpr_write_b32 a15, v19
	v_pk_fma_f32 v[18:19], v[20:21], v[0:1], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[80:81], v[0:1], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[62:63], v[0:1], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[70:71], v[0:1], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[100:101], v[0:1], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[2:3], v[0:1], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[130:131], v[0:1], v[170:171] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v73
	v_and_b32_e32 v1, 0xff00, v73
	;;#ASMSTART
	v_cvt_f32_f16 v118, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v44
	;;#ASMSTART
	v_cvt_f32_f16 v119, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v100, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[100:101], v[118:119], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a231, v1
	v_accvgpr_write_b32 a230, v0
	v_lshrrev_b32_sdwa v0, v135, v202 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[122:123], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v1
	v_accvgpr_write_b32 a234, v0
	v_and_b32_e32 v0, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v126, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[126:127], v[118:119], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a239, v1
	v_accvgpr_write_b32 a238, v0
	v_lshrrev_b32_sdwa v0, v135, v88 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v130, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[130:131], v[118:119], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v1
	v_accvgpr_write_b32 a240, v0
	v_and_b32_e32 v0, 0xff00, v158
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[118:119], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v1
	v_accvgpr_write_b32 a244, v0
	v_lshrrev_b32_sdwa v0, v135, v252 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v182, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[182:183], v[118:119], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a249, v1
	v_accvgpr_write_b32 a248, v0
	v_and_b32_e32 v0, 0xff00, v242
	;;#ASMSTART
	v_cvt_f32_f16 v200, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[200:201], v[118:119], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a251, v1
	v_mov_b64_e32 v[96:97], v[90:91]
	v_accvgpr_write_b32 a250, v0
	v_lshrrev_b32_sdwa v0, v135, v230 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[94:95], v[88:89]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[90:91], v[118:119], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a255, v1
	v_accvgpr_write_b32 a254, v0
	v_and_b32_e32 v0, 0xff00, v222
	;;#ASMSTART
	v_cvt_f32_f16 v82, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[82:83], v[118:119], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v1
	v_accvgpr_write_b32 a218, v0
	v_lshrrev_b32_sdwa v0, v135, v218 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v92, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[92:93], v[118:119], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_accvgpr_write_b32 a38, v0
	v_and_b32_e32 v0, 0xff00, v190
	;;#ASMSTART
	v_cvt_f32_f16 v88, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[88:89], v[118:119], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_read_b32 v74, a210
	v_accvgpr_write_b32 a2, v0
	v_lshrrev_b32_sdwa v0, v135, v74 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v52, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[52:53], v[118:119], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_accvgpr_write_b32 a6, v0
	v_and_b32_e32 v0, 0xff00, v114
	;;#ASMSTART
	v_cvt_f32_f16 v48, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[48:49], v[118:119], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_read_b32 v64, a206
	v_accvgpr_write_b32 a20, v0
	v_lshrrev_b32_sdwa v0, v135, v64 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v80, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[80:81], v[118:119], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v1
	v_accvgpr_write_b32 a18, v0
	v_and_b32_e32 v0, 0xff00, v164
	v_accvgpr_write_b32 a149, v47
	;;#ASMSTART
	v_cvt_f32_f16 v78, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[118:119], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a148, v46
	v_accvgpr_write_b32 a147, v45
	v_accvgpr_write_b32 a146, v44
	v_accvgpr_write_b32 a107, v1
	v_mov_b64_e32 v[44:45], v[172:173]
	v_accvgpr_write_b32 a106, v0
	v_lshrrev_b32_sdwa v0, v135, v44 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v38, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[38:39], v[118:119], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v75, a211
	v_accvgpr_read_b32 v76, a212
	v_accvgpr_read_b32 v77, a213
	v_accvgpr_write_b32 a213, v1
	v_accvgpr_write_b32 a212, v0
	v_and_b32_e32 v0, 0xff00, v248
	;;#ASMSTART
	v_cvt_f32_f16 v72, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[72:73], v[118:119], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a225, v1
	v_accvgpr_read_b32 v40, a202
	v_accvgpr_write_b32 a224, v0
	v_lshrrev_b32_sdwa v0, v135, v40 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v62, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[62:63], v[118:119], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v1
	v_accvgpr_write_b32 a36, v0
	v_and_b32_e32 v0, 0xff00, v178
	;;#ASMSTART
	v_cvt_f32_f16 v28, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a182
	v_accvgpr_read_b32 v1, a183
	v_pk_fma_f32 v[0:1], v[28:29], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v1
	v_accvgpr_read_b32 v34, a198
	v_accvgpr_write_b32 a32, v0
	v_lshrrev_b32_sdwa v0, v135, v34 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v50, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[50:51], v[118:119], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v1
	v_accvgpr_write_b32 a34, v0
	v_and_b32_e32 v0, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v22, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_accvgpr_read_b32 v30, a194
	v_mov_b64_e32 v[46:47], v[174:175]
	v_pk_fma_f32 v[172:173], v[22:23], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v135, v30 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v20, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a252
	v_accvgpr_write_b32 a150, v158
	v_accvgpr_read_b32 v1, a253
	v_accvgpr_write_b32 a189, v19
	v_accvgpr_write_b32 a151, v159
	v_accvgpr_write_b32 a152, v160
	v_accvgpr_write_b32 a153, v161
	v_pk_fma_f32 v[160:161], v[20:21], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v186
	v_accvgpr_write_b32 a188, v18
	;;#ASMSTART
	v_cvt_f32_f16 v18, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a246
	v_accvgpr_read_b32 v1, a247
	v_accvgpr_read_b32 v24, a190
	v_pk_fma_f32 v[148:149], v[18:19], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v135, v24 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a242
	v_accvgpr_read_b32 v1, a243
	v_pk_fma_f32 v[138:139], v[16:17], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v104
	;;#ASMSTART
	v_cvt_f32_f16 v14, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a236
	v_accvgpr_read_b32 v1, a237
	v_accvgpr_read_b32 v58, a184
	v_accvgpr_write_b32 a155, v13
	v_pk_fma_f32 v[146:147], v[14:15], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v135, v58 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a154, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a232
	v_accvgpr_read_b32 v1, a233
	v_accvgpr_read_b32 v84, a178
	v_pk_fma_f32 v[150:151], v[12:13], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v84
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a228
	v_accvgpr_read_b32 v1, a229
	v_accvgpr_read_b32 v54, a174
	v_pk_fma_f32 v[154:155], v[10:11], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v135, v54 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v8, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a226
	v_accvgpr_read_b32 v1, a227
	v_accvgpr_read_b32 v68, a170
	v_pk_fma_f32 v[158:159], v[8:9], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v68
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_read_b32 v241, a169
	v_accvgpr_read_b32 v1, a29
	v_accvgpr_read_b32 v238, a166
	v_pk_fma_f32 v[162:163], v[6:7], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v135, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a220
	v_accvgpr_read_b32 v1, a221
	v_pk_fma_f32 v[124:125], v[4:5], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v226
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_accvgpr_read_b32 v174, a216
	v_pk_fma_f32 v[170:171], v[2:3], v[118:119], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v135, v194 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v175, a217
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[0:1], v[118:119], v[174:175] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v1, 16, v73
	v_lshlrev_b32_sdwa v3, v135, v73 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v175, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v174, v1
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[100:101], v[174:175], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v100
	v_accvgpr_write_b32 a9, v101
	v_pk_fma_f32 v[100:101], v[122:123], v[174:175], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v100
	v_accvgpr_write_b32 a11, v101
	v_pk_fma_f32 v[100:101], v[126:127], v[174:175], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a100, v100
	v_accvgpr_write_b32 a101, v101
	v_pk_fma_f32 v[100:101], v[130:131], v[174:175], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v101
	v_accvgpr_write_b32 a228, v100
	v_pk_fma_f32 v[100:101], v[134:135], v[174:175], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[82:83], v[174:175], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v101
	v_accvgpr_write_b32 a16, v82
	v_accvgpr_write_b32 a232, v100
	v_pk_fma_f32 v[100:101], v[182:183], v[174:175], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v83
	v_pk_fma_f32 v[82:83], v[92:93], v[174:175], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a12, v100
	v_accvgpr_write_b32 a253, v83
	v_accvgpr_write_b32 a13, v101
	v_pk_fma_f32 v[100:101], v[200:201], v[174:175], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a252, v82
	v_pk_fma_f32 v[82:83], v[88:89], v[174:175], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[20:21], v[174:175], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a158
	v_accvgpr_write_b32 a243, v101
	v_accvgpr_read_b32 v21, a159
	v_accvgpr_write_b32 a242, v100
	v_pk_fma_f32 v[100:101], v[62:63], v[174:175], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[22:23], v[174:175], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[18:19], v[174:175], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a30
	v_accvgpr_read_b32 v19, a31
	v_pk_fma_f32 v[206:207], v[16:17], v[174:175], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a26
	v_accvgpr_read_b32 v17, a27
	v_pk_fma_f32 v[48:49], v[48:49], v[174:175], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[14:15], v[174:175], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a24
	v_accvgpr_read_b32 v15, a25
	v_pk_fma_f32 v[176:177], v[12:13], v[174:175], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a156
	v_accvgpr_read_b32 v13, a157
	v_pk_fma_f32 v[20:21], v[10:11], v[174:175], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a22
	v_accvgpr_read_b32 v11, a23
	v_pk_fma_f32 v[90:91], v[90:91], v[174:175], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[8:9], v[174:175], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a154
	v_accvgpr_read_b32 v9, a155
	v_pk_fma_f32 v[52:53], v[52:53], v[174:175], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[28:29], v[174:175], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[6:7], v[174:175], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a108
	v_accvgpr_read_b32 v7, a109
	v_accvgpr_write_b32 a28, v48
	v_pk_fma_f32 v[108:109], v[72:73], v[174:175], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[4:5], v[174:175], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a188
	v_accvgpr_write_b32 a29, v49
	v_accvgpr_read_b32 v48, a160
	v_accvgpr_read_b32 v5, a189
	v_accvgpr_read_b32 v27, a193
	v_accvgpr_read_b32 v49, a161
	v_pk_fma_f32 v[16:17], v[2:3], v[174:175], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a14
	v_accvgpr_read_b32 v25, a191
	v_accvgpr_read_b32 v26, a192
	v_accvgpr_read_b32 v55, a175
	v_accvgpr_read_b32 v56, a176
	v_accvgpr_read_b32 v57, a177
	v_accvgpr_read_b32 v240, a168
	v_accvgpr_read_b32 v239, a167
	v_pk_fma_f32 v[216:217], v[80:81], v[174:175], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[38:39], v[174:175], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[50:51], v[174:175], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a15
	v_mov_b64_e32 v[48:49], v[74:75]
	v_accvgpr_write_b32 a177, v27
	v_lshrrev_b32_e32 v13, 16, v54
	v_accvgpr_write_b32 a158, v238
	v_lshrrev_b32_e32 v19, 16, v194
	v_pk_fma_f32 v[14:15], v[0:1], v[174:175], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v198
	v_and_b32_e32 v1, 0xff00, v198
	;;#ASMSTART
	v_cvt_f32_f16 v62, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v63, v1
	;;#ASMEND
	v_accvgpr_write_b32 a193, v97
	v_lshrrev_b32_e32 v5, 16, v74
	v_mov_b64_e32 v[50:51], v[76:77]
	v_lshrrev_b32_e32 v9, 16, v34
	v_lshrrev_b32_e32 v11, 16, v24
	v_accvgpr_write_b32 a176, v26
	v_accvgpr_write_b32 a175, v25
	v_accvgpr_write_b32 a174, v24
	v_lshrrev_b32_e32 v12, 16, v58
	v_lshlrev_b16_e32 v13, 8, v13
	v_lshrrev_b32_e32 v18, 16, v238
	v_accvgpr_write_b32 a159, v239
	v_accvgpr_write_b32 a160, v240
	v_accvgpr_write_b32 a161, v241
	v_lshlrev_b16_e32 v19, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v74, v19
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[74:75], v[62:63], v[118:119] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v75, 8
	v_mov_b64_e32 v[240:241], v[180:181]
	v_lshrrev_b32_e32 v1, 16, v94
	v_accvgpr_write_b32 a192, v96
	v_accvgpr_write_b32 a191, v95
	v_accvgpr_write_b32 a190, v94
	v_lshrrev_b32_e32 v8, 16, v40
	v_lshlrev_b16_e32 v9, 8, v9
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v94, v13
	;;#ASMEND
	v_lshlrev_b32_sdwa v13, v75, v84 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[238:239], v[178:179]
	v_accvgpr_read_b32 v59, a185
	v_accvgpr_read_b32 v60, a186
	v_accvgpr_read_b32 v61, a187
	v_accvgpr_write_b32 a0, v82
	v_accvgpr_mov_b32 a186, a202
	v_lshlrev_b16_e32 v8, 8, v8
	v_accvgpr_write_b32 a169, v57
	v_lshlrev_b16_e32 v18, 8, v18
	v_lshlrev_b32_sdwa v19, v75, v226 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v98, v13
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v102, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[102:103], v[62:63], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v126, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v75, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v41, a203
	v_accvgpr_read_b32 v42, a204
	v_accvgpr_read_b32 v43, a205
	v_accvgpr_write_b32 a1, v83
	v_accvgpr_mov_b32 a187, a203
	v_accvgpr_mov_b32 a188, a204
	v_accvgpr_mov_b32 a189, a205
	v_accvgpr_write_b32 a168, v56
	v_accvgpr_write_b32 a167, v55
	v_accvgpr_write_b32 a166, v54
	;;#ASMSTART
	v_cvt_f32_f16 v82, v19
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v152, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[152:153], v[62:63], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v13
	v_mov_b64_e32 v[54:55], v[104:105]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v9
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v8
	;;#ASMEND
	v_accvgpr_read_b32 v8, a36
	v_accvgpr_read_b32 v31, a195
	v_accvgpr_read_b32 v32, a196
	v_accvgpr_read_b32 v33, a197
	v_accvgpr_read_b32 v85, a179
	v_accvgpr_write_b32 a109, v25
	v_accvgpr_write_b32 a197, v19
	v_accvgpr_write_b32 a204, v12
	v_lshlrev_b32_sdwa v12, v75, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v9, a37
	v_accvgpr_write_b32 a247, v91
	v_lshrrev_b32_e32 v7, 16, v44
	v_accvgpr_write_b32 a108, v24
	v_pk_fma_f32 v[24:25], v[82:83], v[62:63], v[170:171] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a196, v18
	v_lshlrev_b32_sdwa v18, v75, v68 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[56:57], v[106:107]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[106:107], v[62:63], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[132:133], v[62:63], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v8, v75, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v65, a207
	v_accvgpr_read_b32 v66, a208
	v_accvgpr_read_b32 v67, a209
	v_accvgpr_read_b32 v69, a171
	v_accvgpr_write_b32 a246, v90
	v_pk_fma_f32 v[184:185], v[78:79], v[174:175], v[128:129] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 16, v64
	v_lshlrev_b16_e32 v7, 8, v7
	v_accvgpr_write_b32 a195, v25
	;;#ASMSTART
	v_cvt_f32_f16 v90, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[90:91], v[62:63], v[162:163] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v13
	;;#ASMSTART
	v_cvt_f32_f16 v134, v8
	;;#ASMEND
	v_accvgpr_read_b32 v8, a224
	v_mov_b64_e32 v[78:79], v[164:165]
	v_accvgpr_read_b32 v35, a199
	v_accvgpr_read_b32 v36, a200
	v_accvgpr_read_b32 v37, a201
	v_accvgpr_read_b32 v70, a172
	v_accvgpr_read_b32 v71, a173
	v_lshlrev_b16_e32 v6, 8, v6
	v_lshlrev_b16_e32 v11, 8, v11
	v_accvgpr_write_b32 a162, v226
	v_accvgpr_write_b32 a194, v24
	v_mov_b64_e32 v[24:25], v[68:69]
	v_accvgpr_write_b32 a199, v19
	v_accvgpr_write_b32 a206, v12
	;;#ASMSTART
	v_cvt_f32_f16 v110, v11
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[110:111], v[62:63], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a225
	;;#ASMSTART
	v_cvt_f32_f16 v138, v7
	;;#ASMEND
	v_lshlrev_b32_sdwa v7, v75, v78 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a163, v227
	v_accvgpr_write_b32 a164, v228
	v_accvgpr_write_b32 a165, v229
	v_mov_b64_e32 v[26:27], v[70:71]
	v_accvgpr_write_b32 a198, v18
	v_pk_fma_f32 v[18:19], v[94:95], v[62:63], v[158:159] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[228:229], v[188:189]
	v_pk_fma_f32 v[70:71], v[134:135], v[62:63], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a212
	;;#ASMSTART
	v_cvt_f32_f16 v142, v7
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v146, v6
	;;#ASMEND
	v_accvgpr_read_b32 v6, a18
	v_lshrrev_b32_e32 v4, 16, v218
	v_lshlrev_b16_e32 v5, 8, v5
	v_lshrrev_b32_e32 v10, 16, v30
	v_accvgpr_write_b32 a201, v19
	v_accvgpr_write_b32 a209, v13
	v_mov_b64_e32 v[226:227], v[186:187]
	v_accvgpr_read_b32 v9, a213
	v_accvgpr_read_b32 v7, a19
	v_lshlrev_b16_e32 v4, 8, v4
	v_lshlrev_b16_e32 v10, 8, v10
	v_accvgpr_write_b32 a200, v18
	v_pk_fma_f32 v[18:19], v[98:99], v[62:63], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a208, v12
	v_lshlrev_b32_sdwa v11, v75, v226 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v112, v11
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[112:113], v[62:63], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[138:139], v[62:63], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[62:63], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v6, v75, v114 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v5
	;;#ASMEND
	v_lshlrev_b32_sdwa v5, v75, v190 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshrrev_b32_e32 v3, 16, v230
	;;#ASMSTART
	v_cvt_f32_f16 v118, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[118:119], v[62:63], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v9
	;;#ASMSTART
	v_cvt_f32_f16 v150, v6
	;;#ASMEND
	v_accvgpr_read_b32 v6, a20
	;;#ASMSTART
	v_cvt_f32_f16 v158, v5
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v162, v4
	;;#ASMEND
	v_accvgpr_read_b32 v4, a38
	v_lshrrev_b32_e32 v2, 16, v252
	v_lshlrev_b16_e32 v3, 8, v3
	v_accvgpr_write_b32 a4, v10
	v_accvgpr_write_b32 a236, v8
	v_accvgpr_read_b32 v8, a106
	v_accvgpr_read_b32 v7, a21
	v_accvgpr_read_b32 v5, a39
	v_lshlrev_b16_e32 v2, 8, v2
	v_accvgpr_write_b32 a154, v194
	v_accvgpr_write_b32 a5, v11
	v_lshlrev_b32_sdwa v10, v75, v234 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[80:81], v[166:167]
	v_accvgpr_read_b32 v9, a107
	v_pk_fma_f32 v[180:181], v[150:151], v[62:63], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a6
	v_pk_fma_f32 v[164:165], v[162:163], v[62:63], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v75, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v3
	;;#ASMEND
	v_lshlrev_b32_sdwa v3, v75, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a155, v195
	v_accvgpr_write_b32 a156, v196
	v_accvgpr_write_b32 a157, v197
	;;#ASMSTART
	v_cvt_f32_f16 v122, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[122:123], v[62:63], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[142:143], v[62:63], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a7
	;;#ASMSTART
	v_cvt_f32_f16 v166, v4
	;;#ASMEND
	v_accvgpr_read_b32 v4, a218
	;;#ASMSTART
	v_cvt_f32_f16 v174, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v8, v2
	;;#ASMEND
	v_accvgpr_read_b32 v2, a248
	v_accvgpr_read_b32 v197, a153
	v_accvgpr_write_b32 a217, v11
	v_pk_fma_f32 v[68:69], v[154:155], v[62:63], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a3
	v_accvgpr_read_b32 v5, a219
	v_accvgpr_read_b32 v3, a249
	v_accvgpr_read_b32 v194, a150
	v_accvgpr_write_b32 a216, v10
	v_accvgpr_read_b32 v10, a34
	v_accvgpr_read_b32 v6, a2
	v_pk_fma_f32 v[168:169], v[166:167], v[62:63], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a254
	v_pk_fma_f32 v[38:39], v[8:9], v[62:63], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v75, v194 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v11, a35
	v_pk_fma_f32 v[160:161], v[158:159], v[62:63], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a255
	;;#ASMSTART
	v_cvt_f32_f16 v6, v2
	;;#ASMEND
	v_accvgpr_read_b32 v2, a244
	v_pk_fma_f32 v[104:105], v[126:127], v[62:63], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a32
	v_pk_fma_f32 v[172:173], v[170:171], v[62:63], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a250
	v_accvgpr_read_b32 v3, a245
	v_accvgpr_write_b32 a221, v53
	v_lshrrev_b32_e32 v0, 16, v202
	v_lshlrev_b16_e32 v1, 8, v1
	v_accvgpr_read_b32 v11, a33
	v_accvgpr_read_b32 v5, a251
	v_pk_fma_f32 v[128:129], v[6:7], v[62:63], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a240
	v_accvgpr_write_b32 a220, v52
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[96:97], v[130:131], v[62:63], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[174:175], v[62:63], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v4, v1
	;;#ASMEND
	v_accvgpr_read_b32 v3, a241
	v_lshlrev_b32_sdwa v1, v75, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v10, a238
	v_pk_fma_f32 v[178:179], v[4:5], v[62:63], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v1
	;;#ASMEND
	v_accvgpr_read_b32 v11, a239
	;;#ASMSTART
	v_cvt_f32_f16 v182, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a234
	v_accvgpr_write_b32 a211, v13
	v_pk_fma_f32 v[200:201], v[2:3], v[62:63], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a235
	v_accvgpr_read_b32 v40, a146
	v_accvgpr_read_b32 v10, a230
	v_accvgpr_write_b32 a210, v12
	v_pk_fma_f32 v[12:13], v[182:183], v[62:63], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v75, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v11, a231
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[0:1], v[62:63], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v1, 16, v198
	v_lshlrev_b16_e32 v1, 8, v1
	v_lshlrev_b32_sdwa v3, v75, v198 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v187, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v186, v1
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[74:75], v[186:187], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v11
	v_accvgpr_write_b32 a22, v10
	v_pk_fma_f32 v[10:11], v[82:83], v[186:187], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v11
	v_accvgpr_write_b32 a212, v10
	v_pk_fma_f32 v[10:11], v[152:153], v[186:187], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v11
	v_accvgpr_write_b32 a38, v10
	v_pk_fma_f32 v[10:11], v[90:91], v[186:187], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v11
	v_accvgpr_write_b32 a218, v10
	v_pk_fma_f32 v[10:11], v[94:95], v[186:187], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a255, v11
	v_accvgpr_write_b32 a254, v10
	v_pk_fma_f32 v[10:11], v[98:99], v[186:187], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v10
	v_accvgpr_write_b32 a3, v11
	v_pk_fma_f32 v[10:11], v[102:103], v[186:187], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a225, v11
	v_accvgpr_write_b32 a224, v10
	v_pk_fma_f32 v[10:11], v[106:107], v[186:187], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a227, v11
	v_accvgpr_write_b32 a226, v10
	v_pk_fma_f32 v[10:11], v[110:111], v[186:187], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v10
	v_accvgpr_write_b32 a7, v11
	v_pk_fma_f32 v[10:11], v[112:113], v[186:187], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v11
	v_accvgpr_write_b32 a20, v10
	v_pk_fma_f32 v[10:11], v[118:119], v[186:187], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v11
	v_accvgpr_write_b32 a106, v10
	v_pk_fma_f32 v[10:11], v[122:123], v[186:187], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a231, v11
	v_accvgpr_write_b32 a230, v10
	v_pk_fma_f32 v[10:11], v[126:127], v[186:187], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v11
	v_accvgpr_write_b32 a234, v10
	v_pk_fma_f32 v[10:11], v[130:131], v[186:187], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v11
	v_accvgpr_write_b32 a18, v10
	v_pk_fma_f32 v[10:11], v[132:133], v[186:187], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a239, v11
	v_accvgpr_write_b32 a238, v10
	v_pk_fma_f32 v[10:11], v[134:135], v[186:187], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v11
	v_accvgpr_write_b32 a240, v10
	v_pk_fma_f32 v[10:11], v[138:139], v[186:187], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v11
	v_accvgpr_write_b32 a14, v10
	v_pk_fma_f32 v[10:11], v[142:143], v[186:187], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v11
	v_accvgpr_write_b32 a244, v10
	v_pk_fma_f32 v[10:11], v[146:147], v[186:187], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a251, v11
	v_accvgpr_write_b32 a250, v10
	v_accvgpr_read_b32 v10, a28
	v_accvgpr_read_b32 v11, a29
	v_pk_fma_f32 v[140:141], v[150:151], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a220
	v_accvgpr_read_b32 v11, a221
	v_pk_fma_f32 v[124:125], v[154:155], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a1
	v_mov_b32_e32 v159, 8
	v_accvgpr_read_b32 v10, a0
	v_pk_fma_f32 v[108:109], v[158:159], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a252
	v_accvgpr_read_b32 v11, a253
	v_pk_fma_f32 v[246:247], v[162:163], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a16
	v_accvgpr_read_b32 v11, a17
	v_pk_fma_f32 v[132:133], v[166:167], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a246
	v_accvgpr_read_b32 v86, a180
	v_accvgpr_read_b32 v87, a181
	v_accvgpr_read_b32 v11, a247
	v_pk_fma_f32 v[86:87], v[170:171], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a242
	v_accvgpr_read_b32 v11, a243
	v_pk_fma_f32 v[90:91], v[174:175], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a12
	v_accvgpr_read_b32 v11, a13
	v_pk_fma_f32 v[206:207], v[8:9], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a232
	v_accvgpr_read_b32 v9, a233
	v_pk_fma_f32 v[216:217], v[6:7], v[186:187], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a228
	v_accvgpr_read_b32 v7, a229
	v_pk_fma_f32 v[74:75], v[4:5], v[186:187], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a100
	v_accvgpr_read_b32 v5, a101
	v_pk_fma_f32 v[82:83], v[2:3], v[186:187], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a10
	v_accvgpr_write_b32 a203, v19
	v_accvgpr_read_b32 v3, a11
	v_mov_b64_e32 v[214:215], v[46:47]
	v_accvgpr_write_b32 a173, v61
	v_accvgpr_write_b32 a202, v18
	v_pk_fma_f32 v[94:95], v[182:183], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a8
	v_accvgpr_read_b32 v18, a166
	v_mov_b64_e32 v[212:213], v[44:45]
	v_accvgpr_write_b32 a172, v60
	v_accvgpr_write_b32 a171, v59
	v_accvgpr_write_b32 a170, v58
	v_accvgpr_read_b32 v58, a178
	v_accvgpr_read_b32 v3, a9
	v_mov_b32_e32 v47, v27
	v_lshrrev_b32_e32 v76, 24, v18
	v_pk_fma_f32 v[72:73], v[0:1], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_and_b32_e32 v3, 0xff000000, v24
	v_mov_b32_e32 v46, v26
	v_mov_b32_e32 v45, v25
	v_lshlrev_b16_e32 v101, 8, v76
	v_and_b32_e32 v76, 0xff000000, v58
	v_accvgpr_read_b32 v22, a170
	v_lshrrev_b32_e32 v103, 16, v76
	v_lshrrev_b32_e32 v76, 24, v22
	v_lshlrev_b16_e32 v107, 8, v76
	v_and_b32_e32 v76, 0xff000000, v54
	v_accvgpr_read_b32 v26, a174
	v_lshrrev_b32_e32 v111, 16, v76
	v_lshrrev_b32_e32 v76, 24, v26
	v_lshlrev_b16_e32 v113, 8, v76
	v_and_b32_e32 v76, 0xff000000, v226
	v_lshrrev_b32_e32 v119, 16, v76
	v_lshrrev_b32_e32 v76, 24, v30
	v_mov_b32_e32 v153, v235
	v_lshlrev_b16_e32 v123, 8, v76
	v_and_b32_e32 v76, 0xff000000, v234
	v_mov_b32_e32 v154, v236
	v_mov_b32_e32 v155, v237
	v_mov_b64_e32 v[236:237], v[36:37]
	v_mov_b64_e32 v[234:235], v[34:35]
	v_lshrrev_b32_e32 v131, 16, v76
	v_lshrrev_b32_e32 v76, 24, v234
	v_lshlrev_b16_e32 v135, 8, v76
	v_and_b32_e32 v76, 0xff000000, v238
	v_accvgpr_read_b32 v34, a186
	v_lshrrev_b32_e32 v143, 16, v76
	v_lshrrev_b32_e32 v76, 24, v34
	v_and_b32_e32 v1, 0xff00, v199
	v_accvgpr_read_b32 v4, a162
	v_lshlrev_b16_e32 v151, 8, v76
	v_and_b32_e32 v76, 0xff000000, v248
	;;#ASMSTART
	v_cvt_f32_f16 v99, v1
	;;#ASMEND
	v_and_b32_e32 v1, 0xff000000, v4
	v_lshrrev_b32_e32 v4, 16, v76
	v_lshrrev_b32_e32 v76, 24, v212
	v_lshlrev_b16_e32 v162, 8, v76
	v_and_b32_e32 v76, 0xff000000, v78
	v_lshrrev_b32_e32 v163, 16, v76
	v_lshrrev_b32_e32 v76, 24, v64
	v_lshlrev_b16_e32 v158, 8, v76
	v_and_b32_e32 v76, 0xff000000, v114
	v_lshrrev_b32_e32 v166, 16, v76
	v_lshrrev_b32_e32 v76, 24, v48
	v_lshlrev_b16_e32 v150, 8, v76
	v_and_b32_e32 v76, 0xff000000, v190
	v_lshrrev_b32_e32 v142, 16, v76
	v_lshrrev_b32_e32 v76, 24, v218
	v_lshlrev_b16_e32 v134, 8, v76
	v_and_b32_e32 v76, 0xff000000, v222
	v_lshrrev_b32_e32 v130, 16, v76
	v_lshrrev_b32_e32 v76, 24, v230
	v_lshlrev_b16_e32 v122, 8, v76
	v_and_b32_e32 v76, 0xff000000, v242
	v_accvgpr_read_b32 v19, a167
	v_accvgpr_read_b32 v20, a168
	v_accvgpr_read_b32 v21, a169
	v_accvgpr_write_b32 a169, v51
	v_lshrrev_b32_e32 v118, 16, v76
	v_lshrrev_b32_e32 v76, 24, v252
	v_accvgpr_write_b32 a168, v50
	v_accvgpr_write_b32 a167, v49
	v_lshlrev_b16_e32 v112, 8, v76
	v_and_b32_e32 v76, 0xff000000, v194
	v_accvgpr_read_b32 v48, a190
	v_lshrrev_b32_e32 v110, 16, v76
	v_lshrrev_b32_e32 v76, 24, v48
	v_lshlrev_b16_e32 v106, 8, v76
	v_and_b32_e32 v76, 0xff000000, v208
	v_lshrrev_b32_e32 v102, 16, v76
	v_lshrrev_b32_e32 v76, 24, v202
	v_lshlrev_b16_e32 v100, 8, v76
	v_lshlrev_b16_e32 v0, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v98, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v100, v100
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[100:101], v[98:99], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v12
	v_accvgpr_write_b32 a11, v13
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[106:107], v[98:99], v[178:179] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v12
	v_accvgpr_write_b32 a9, v13
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[110:111], v[98:99], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v13
	v_accvgpr_read_b32 v43, a149
	v_and_b32_e32 v76, 0xff000000, v40
	v_accvgpr_write_b32 a100, v12
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[112:113], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a236
	v_accvgpr_read_b32 v196, a152
	v_accvgpr_read_b32 v195, a151
	v_accvgpr_read_b32 v41, a147
	v_accvgpr_read_b32 v42, a148
	v_accvgpr_write_b32 a153, v43
	v_lshrrev_b32_e32 v76, 16, v76
	v_accvgpr_write_b32 a12, v12
	v_accvgpr_read_b32 v39, a237
	v_accvgpr_read_b32 v8, a158
	v_accvgpr_write_b32 a152, v42
	v_accvgpr_write_b32 a151, v41
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[76:77], v[98:99], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v13
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[118:119], v[98:99], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[150:151], v[98:99], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[162:163], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a216
	v_accvgpr_read_b32 v9, a159
	v_accvgpr_read_b32 v10, a160
	v_accvgpr_read_b32 v11, a161
	v_accvgpr_write_b32 a161, v81
	v_accvgpr_write_b32 a229, v13
	v_accvgpr_read_b32 v39, a217
	v_accvgpr_write_b32 a160, v80
	v_accvgpr_write_b32 a159, v79
	v_accvgpr_write_b32 a228, v12
	;;#ASMSTART
	v_cvt_f32_f16 v122, v122
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[122:123], v[98:99], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v131
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[172:173], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a5
	v_accvgpr_read_b32 v23, a171
	v_accvgpr_read_b32 v24, a172
	v_accvgpr_read_b32 v25, a173
	v_accvgpr_write_b32 a173, v67
	v_accvgpr_read_b32 v38, a4
	v_accvgpr_write_b32 a172, v66
	v_accvgpr_write_b32 a171, v65
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[134:135], v[98:99], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v4
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[164:165], v[98:99], v[70:71] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v123
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[174:175], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a210
	v_accvgpr_write_b32 a149, v117
	v_accvgpr_read_b32 v39, a211
	v_accvgpr_write_b32 a148, v116
	v_accvgpr_write_b32 a147, v115
	;;#ASMSTART
	v_cvt_f32_f16 v176, v119
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[176:177], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a208
	v_accvgpr_read_b32 v39, a209
	;;#ASMSTART
	v_cvt_f32_f16 v178, v113
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[178:179], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a206
	v_mov_b32_e32 v145, v249
	v_accvgpr_read_b32 v39, a207
	v_mov_b32_e32 v146, v250
	v_mov_b32_e32 v147, v251
	;;#ASMSTART
	v_cvt_f32_f16 v156, v166
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[156:157], v[98:99], v[180:181] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[180:181], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a204
	v_accvgpr_write_b32 a233, v13
	v_accvgpr_read_b32 v39, a205
	v_lshrrev_b32_e32 v2, 24, v8
	v_accvgpr_write_b32 a232, v12
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[130:131], v[98:99], v[168:169] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v135
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[170:171], v[98:99], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v107
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[182:183], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a202
	v_accvgpr_read_b32 v14, a154
	v_accvgpr_read_b32 v5, a163
	v_accvgpr_read_b32 v6, a164
	v_accvgpr_read_b32 v7, a165
	v_lshlrev_b16_e32 v2, 8, v2
	v_lshrrev_b32_e32 v3, 16, v3
	v_accvgpr_write_b32 a163, v191
	v_accvgpr_write_b32 a0, v12
	v_accvgpr_read_b32 v39, a203
	v_lshrrev_b32_e32 v0, 24, v14
	v_accvgpr_write_b32 a164, v192
	v_accvgpr_write_b32 a165, v193
	v_accvgpr_write_b32 a1, v13
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[142:143], v[98:99], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v163
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[160:161], v[98:99], v[188:189] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v151
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[166:167], v[98:99], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[184:185], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a200
	;;#ASMSTART
	v_cvt_f32_f16 v188, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v192, v2
	;;#ASMEND
	v_accvgpr_read_b32 v2, a196
	v_accvgpr_read_b32 v15, a155
	v_accvgpr_read_b32 v16, a156
	v_accvgpr_read_b32 v17, a157
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshrrev_b32_e32 v1, 16, v1
	v_accvgpr_write_b32 a155, v195
	v_accvgpr_read_b32 v39, a201
	v_accvgpr_read_b32 v3, a197
	v_accvgpr_write_b32 a156, v196
	v_accvgpr_write_b32 a157, v197
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[102:103], v[98:99], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v143
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[168:169], v[98:99], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v101
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[186:187], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a198
	v_pk_fma_f32 v[88:89], v[192:193], v[98:99], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v1
	;;#ASMEND
	v_accvgpr_read_b32 v2, a194
	;;#ASMSTART
	v_cvt_f32_f16 v200, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v39, a199
	v_accvgpr_read_b32 v3, a195
	v_accvgpr_read_b32 v1, a109
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[158:159], v[98:99], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[188:189], v[98:99], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[196:197], v[98:99], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[200:201], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v199
	v_lshlrev_b32_sdwa v1, v159, v199 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[76:77], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a16, v38
	v_accvgpr_write_b32 a17, v39
	v_pk_fma_f32 v[38:39], v[100:101], v[0:1], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v39
	v_accvgpr_write_b32 a108, v38
	v_pk_fma_f32 v[38:39], v[102:103], v[0:1], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v39
	v_accvgpr_write_b32 a206, v38
	v_pk_fma_f32 v[38:39], v[106:107], v[0:1], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a209, v39
	v_accvgpr_write_b32 a208, v38
	v_pk_fma_f32 v[38:39], v[110:111], v[0:1], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a28, v38
	v_accvgpr_write_b32 a29, v39
	v_pk_fma_f32 v[38:39], v[112:113], v[0:1], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v39
	v_accvgpr_write_b32 a236, v38
	v_pk_fma_f32 v[38:39], v[118:119], v[0:1], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a26, v38
	v_accvgpr_write_b32 a27, v39
	v_pk_fma_f32 v[38:39], v[122:123], v[0:1], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a253, v39
	v_accvgpr_write_b32 a252, v38
	v_pk_fma_f32 v[38:39], v[130:131], v[0:1], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a36, v38
	v_accvgpr_write_b32 a37, v39
	v_pk_fma_f32 v[38:39], v[134:135], v[0:1], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a249, v39
	v_accvgpr_write_b32 a248, v38
	v_pk_fma_f32 v[38:39], v[142:143], v[0:1], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v27, a175
	v_accvgpr_read_b32 v28, a176
	v_accvgpr_read_b32 v29, a177
	v_accvgpr_write_b32 a175, v39
	v_accvgpr_write_b32 a174, v38
	v_accvgpr_read_b32 v38, a250
	v_accvgpr_read_b32 v39, a251
	v_pk_fma_f32 v[90:91], v[158:159], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a244
	v_accvgpr_read_b32 v39, a245
	v_pk_fma_f32 v[38:39], v[160:161], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v39
	v_accvgpr_write_b32 a244, v38
	v_accvgpr_read_b32 v39, a15
	v_accvgpr_read_b32 v73, a7
	v_accvgpr_read_b32 v38, a14
	v_accvgpr_read_b32 v72, a6
	v_pk_fma_f32 v[86:87], v[162:163], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a240
	v_pk_fma_f32 v[82:83], v[178:179], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a226
	v_accvgpr_read_b32 v39, a241
	v_accvgpr_read_b32 v73, a227
	v_pk_fma_f32 v[38:39], v[164:165], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[180:181], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a224
	v_accvgpr_write_b32 a177, v39
	v_accvgpr_read_b32 v73, a225
	v_pk_fma_f32 v[110:111], v[156:157], v[0:1], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a176, v38
	v_accvgpr_read_b32 v38, a238
	v_pk_fma_f32 v[140:141], v[182:183], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a3
	v_accvgpr_read_b32 v39, a239
	v_accvgpr_read_b32 v72, a2
	v_pk_fma_f32 v[76:77], v[166:167], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a19
	v_pk_fma_f32 v[246:247], v[184:185], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a254
	v_accvgpr_read_b32 v38, a18
	v_accvgpr_read_b32 v73, a255
	v_pk_fma_f32 v[38:39], v[168:169], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[186:187], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a218
	v_accvgpr_write_b32 a239, v39
	v_accvgpr_read_b32 v73, a219
	v_accvgpr_write_b32 a238, v38
	v_accvgpr_read_b32 v38, a234
	v_pk_fma_f32 v[194:195], v[188:189], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a39
	v_accvgpr_read_b32 v39, a235
	v_accvgpr_read_b32 v72, a38
	v_pk_fma_f32 v[206:207], v[150:151], v[0:1], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[170:171], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a230
	v_pk_fma_f32 v[124:125], v[192:193], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a212
	v_accvgpr_write_b32 a221, v41
	v_accvgpr_read_b32 v39, a231
	v_accvgpr_read_b32 v73, a213
	v_accvgpr_write_b32 a220, v40
	v_pk_fma_f32 v[40:41], v[172:173], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a106
	v_accvgpr_read_b32 v43, a21
	v_pk_fma_f32 v[94:95], v[196:197], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a23
	v_accvgpr_read_b32 v39, a107
	v_accvgpr_read_b32 v42, a20
	v_accvgpr_read_b32 v72, a22
	v_lshlrev_b16_e32 v100, 8, v136
	v_and_b32_e32 v101, 0xff00, v136
	v_lshlrev_b16_e32 v102, 8, v15
	v_pk_fma_f32 v[38:39], v[174:175], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[176:177], v[0:1], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[200:201], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v100
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v101, v101
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[100:101], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v1
	v_accvgpr_write_b32 a32, v0
	v_lshlrev_b32_e32 v103, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v106, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[106:107], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v1
	v_lshlrev_b16_e32 v2, 8, v9
	v_accvgpr_write_b32 a240, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[100:101], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v1
	v_accvgpr_write_b32 a242, v0
	v_lshlrev_b32_e32 v3, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v112, v3
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[112:113], v[100:101], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v59, a179
	v_accvgpr_write_b32 a247, v1
	v_lshlrev_b16_e32 v3, 8, v19
	v_accvgpr_write_b32 a246, v0
	;;#ASMSTART
	v_cvt_f32_f16 v118, v3
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[100:101], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v3, 8, v59
	v_accvgpr_write_b32 a251, v1
	;;#ASMSTART
	v_cvt_f32_f16 v122, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v23
	v_accvgpr_write_b32 a250, v0
	v_pk_fma_f32 v[0:1], v[122:123], v[100:101], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v55
	v_accvgpr_write_b32 a31, v1
	;;#ASMSTART
	v_cvt_f32_f16 v134, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v27
	v_accvgpr_write_b32 a30, v0
	v_pk_fma_f32 v[0:1], v[130:131], v[100:101], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v227
	v_accvgpr_write_b32 a25, v1
	;;#ASMSTART
	v_cvt_f32_f16 v150, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v31
	v_accvgpr_write_b32 a24, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[100:101], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v153
	v_accvgpr_write_b32 a39, v1
	;;#ASMSTART
	v_cvt_f32_f16 v158, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v235
	v_accvgpr_read_b32 v35, a187
	v_accvgpr_write_b32 a38, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[100:101], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v239
	v_accvgpr_read_b32 v49, a191
	v_accvgpr_read_b32 v50, a192
	v_accvgpr_read_b32 v51, a193
	v_accvgpr_write_b32 a193, v21
	v_accvgpr_write_b32 a197, v25
	v_accvgpr_write_b32 a23, v1
	;;#ASMSTART
	v_cvt_f32_f16 v162, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v35
	v_accvgpr_write_b32 a192, v20
	v_accvgpr_write_b32 a191, v19
	v_accvgpr_write_b32 a196, v24
	v_accvgpr_write_b32 a195, v23
	v_accvgpr_write_b32 a22, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[100:101], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v145
	v_mov_b32_e32 v21, v213
	v_accvgpr_write_b32 a21, v1
	v_pk_fma_f32 v[96:97], v[164:165], v[100:101], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v21
	v_accvgpr_read_b32 v115, a159
	v_accvgpr_read_b32 v60, a180
	v_accvgpr_read_b32 v61, a181
	v_accvgpr_write_b32 a181, v17
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[100:101], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a211, v235
	;;#ASMSTART
	v_cvt_f32_f16 v168, v3
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[168:169], v[100:101], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v3, 8, v115
	v_accvgpr_read_b32 v69, a171
	v_accvgpr_write_b32 a180, v16
	v_accvgpr_write_b32 a179, v15
	v_accvgpr_write_b32 a212, v236
	v_accvgpr_write_b32 a213, v237
	;;#ASMSTART
	v_cvt_f32_f16 v170, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v69
	v_accvgpr_read_b32 v17, a147
	v_accvgpr_read_b32 v237, a169
	v_accvgpr_write_b32 a19, v1
	v_mov_b32_e32 v22, v214
	v_mov_b32_e32 v23, v215
	;;#ASMSTART
	v_cvt_f32_f16 v172, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v17
	v_accvgpr_read_b32 v235, a167
	v_accvgpr_read_b32 v217, a165
	v_accvgpr_write_b32 a18, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[100:101], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v235
	v_accvgpr_read_b32 v215, a163
	v_accvgpr_write_b32 a107, v1
	;;#ASMSTART
	v_cvt_f32_f16 v176, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v215
	v_accvgpr_write_b32 a106, v0
	;;#ASMSTART
	v_cvt_f32_f16 v178, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v219
	v_accvgpr_read_b32 v0, a0
	;;#ASMSTART
	v_cvt_f32_f16 v180, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v223
	v_accvgpr_read_b32 v1, a1
	;;#ASMSTART
	v_cvt_f32_f16 v182, v3
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[182:183], v[100:101], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v3, 8, v231
	v_accvgpr_read_b32 v0, a232
	;;#ASMSTART
	v_cvt_f32_f16 v184, v3
	;;#ASMEND
	v_accvgpr_read_b32 v1, a233
	v_lshlrev_b32_e32 v3, 8, v243
	v_accvgpr_read_b32 v36, a188
	v_accvgpr_read_b32 v37, a189
	v_accvgpr_write_b32 a189, v7
	v_pk_fma_f32 v[84:85], v[170:171], v[100:101], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[178:179], v[100:101], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[184:185], v[100:101], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v3
	;;#ASMEND
	v_accvgpr_read_b32 v0, a228
	v_lshlrev_b16_e32 v3, 8, v253
	v_accvgpr_read_b32 v13, a155
	v_accvgpr_write_b32 a188, v6
	v_accvgpr_write_b32 a187, v5
	v_accvgpr_write_b32 a201, v29
	v_accvgpr_read_b32 v1, a229
	;;#ASMSTART
	v_cvt_f32_f16 v188, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v13
	v_mov_b32_e32 v5, v49
	v_accvgpr_write_b32 a200, v28
	v_accvgpr_write_b32 a199, v27
	v_pk_fma_f32 v[26:27], v[186:187], v[100:101], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	;;#ASMSTART
	v_cvt_f32_f16 v192, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v5
	v_accvgpr_read_b32 v1, a13
	;;#ASMSTART
	v_cvt_f32_f16 v196, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v209
	v_pk_fma_f32 v[24:25], v[188:189], v[100:101], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	;;#ASMSTART
	v_cvt_f32_f16 v200, v3
	;;#ASMEND
	v_lshlrev_b16_e32 v3, 8, v203
	v_accvgpr_read_b32 v79, a151
	v_accvgpr_write_b32 a185, v11
	v_accvgpr_write_b32 a205, v33
	v_accvgpr_read_b32 v1, a101
	;;#ASMSTART
	v_cvt_f32_f16 v4, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v79
	v_accvgpr_write_b32 a184, v10
	v_accvgpr_write_b32 a183, v9
	v_accvgpr_write_b32 a204, v32
	v_accvgpr_write_b32 a203, v31
	v_pk_fma_f32 v[28:29], v[192:193], v[100:101], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v10, a10
	;;#ASMSTART
	v_cvt_f32_f16 v208, v3
	;;#ASMEND
	v_accvgpr_read_b32 v30, a220
	v_lshrrev_b32_e32 v3, 16, v136
	v_accvgpr_read_b32 v1, a9
	v_accvgpr_read_b32 v11, a11
	v_accvgpr_read_b32 v31, a221
	v_lshlrev_b16_e32 v3, 8, v3
	v_pk_fma_f32 v[104:105], v[160:161], v[100:101], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[162:163], v[100:101], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[166:167], v[100:101], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[172:173], v[100:101], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[174:175], v[100:101], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[176:177], v[100:101], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[180:181], v[100:101], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[196:197], v[100:101], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[200:201], v[100:101], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[100:101], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[208:209], v[100:101], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v64, v159, v136 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v101, v64
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v100, v3
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[100:101], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v3
	v_accvgpr_write_b32 a10, v2
	v_pk_fma_f32 v[2:3], v[112:113], v[100:101], v[194:195] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v3
	v_accvgpr_write_b32 a8, v2
	v_pk_fma_f32 v[2:3], v[118:119], v[100:101], v[248:249] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a227, v3
	v_accvgpr_write_b32 a226, v2
	v_pk_fma_f32 v[2:3], v[122:123], v[100:101], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v3
	v_accvgpr_write_b32 a6, v2
	v_pk_fma_f32 v[2:3], v[130:131], v[100:101], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v3
	v_accvgpr_write_b32 a228, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[100:101], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_write_b32 a4, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[100:101], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a231, v3
	v_accvgpr_write_b32 a230, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[100:101], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_write_b32 a3, v3
	v_pk_fma_f32 v[2:3], v[156:157], v[100:101], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v2
	v_accvgpr_write_b32 a1, v3
	v_pk_fma_f32 v[2:3], v[158:159], v[100:101], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v3
	v_accvgpr_write_b32 a34, v2
	v_pk_fma_f32 v[2:3], v[160:161], v[100:101], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v3
	v_accvgpr_write_b32 a100, v2
	v_accvgpr_read_b32 v2, a238
	v_accvgpr_read_b32 v3, a239
	v_pk_fma_f32 v[30:31], v[102:103], v[100:101], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[162:163], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a176
	v_accvgpr_read_b32 v3, a177
	v_pk_fma_f32 v[128:129], v[166:167], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a244
	v_accvgpr_read_b32 v3, a245
	v_pk_fma_f32 v[140:141], v[170:171], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a174
	v_accvgpr_write_b32 a14, v30
	v_accvgpr_read_b32 v3, a175
	v_accvgpr_write_b32 a15, v31
	v_pk_fma_f32 v[30:31], v[106:107], v[100:101], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[178:179], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a248
	v_accvgpr_read_b32 v3, a249
	v_pk_fma_f32 v[74:75], v[180:181], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a36
	v_accvgpr_read_b32 v3, a37
	v_pk_fma_f32 v[82:83], v[182:183], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a252
	v_accvgpr_read_b32 v3, a253
	v_pk_fma_f32 v[122:123], v[168:169], v[100:101], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[184:185], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a26
	v_accvgpr_read_b32 v3, a27
	v_pk_fma_f32 v[120:121], v[172:173], v[100:101], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[186:187], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a236
	v_accvgpr_read_b32 v3, a237
	v_pk_fma_f32 v[102:103], v[176:177], v[100:101], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[188:189], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a28
	v_accvgpr_read_b32 v3, a29
	v_mov_b32_e32 v6, v50
	v_mov_b32_e32 v7, v51
	v_pk_fma_f32 v[50:51], v[192:193], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a208
	v_accvgpr_read_b32 v3, a209
	v_pk_fma_f32 v[52:53], v[196:197], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a206
	v_accvgpr_read_b32 v3, a207
	v_pk_fma_f32 v[66:67], v[200:201], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a108
	v_accvgpr_read_b32 v3, a109
	v_pk_fma_f32 v[194:195], v[164:165], v[100:101], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[4:5], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a16
	v_accvgpr_read_b32 v3, a17
	v_pk_fma_f32 v[106:107], v[174:175], v[100:101], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[208:209], v[100:101], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v137
	v_and_b32_e32 v3, 0xff00, v137
	;;#ASMSTART
	v_cvt_f32_f16 v112, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v79
	;;#ASMSTART
	v_cvt_f32_f16 v113, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v64, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[64:65], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v3
	v_accvgpr_write_b32 a108, v2
	v_lshrrev_b32_sdwa v2, v159, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v62, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[62:63], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v3
	v_accvgpr_write_b32 a16, v2
	v_and_b32_e32 v2, 0xff00, v209
	;;#ASMSTART
	v_cvt_f32_f16 v10, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[10:11], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v1
	v_accvgpr_write_b32 a28, v0
	v_lshrrev_b32_sdwa v11, v159, v5 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v3
	v_accvgpr_write_b32 a26, v2
	v_and_b32_e32 v11, 0xff00, v13
	;;#ASMSTART
	v_cvt_f32_f16 v108, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[108:109], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v3
	v_accvgpr_write_b32 a36, v2
	v_lshrrev_b32_sdwa v11, v159, v253 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v118, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[118:119], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v3
	v_accvgpr_write_b32 a232, v2
	v_and_b32_e32 v11, 0xff00, v243
	;;#ASMSTART
	v_cvt_f32_f16 v24, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[24:25], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v3
	v_accvgpr_write_b32 a234, v2
	v_lshrrev_b32_sdwa v11, v159, v231 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v130, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[130:131], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v3
	v_accvgpr_write_b32 a236, v2
	v_and_b32_e32 v11, 0xff00, v223
	;;#ASMSTART
	v_cvt_f32_f16 v134, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[112:113], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a239, v3
	v_lshrrev_b32_sdwa v11, v159, v219 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v19, a149
	v_accvgpr_read_b32 v15, a157
	v_accvgpr_write_b32 a238, v2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v11
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[142:143], v[112:113], v[138:139] op_sel_hi:[0,1,1]
	v_and_b32_e32 v11, 0xff00, v215
	v_accvgpr_read_b32 v116, a160
	v_accvgpr_read_b32 v117, a161
	v_accvgpr_read_b32 v18, a148
	v_accvgpr_read_b32 v14, a156
	v_accvgpr_write_b32 a161, v15
	v_accvgpr_write_b32 a245, v3
	;;#ASMSTART
	v_cvt_f32_f16 v150, v11
	;;#ASMEND
	v_lshrrev_b32_sdwa v11, v159, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a177, v19
	v_accvgpr_write_b32 a225, v47
	v_accvgpr_read_b32 v70, a172
	v_accvgpr_read_b32 v71, a173
	v_accvgpr_write_b32 a160, v14
	v_accvgpr_write_b32 a159, v13
	v_accvgpr_write_b32 a244, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v11
	;;#ASMEND
	v_and_b32_e32 v11, 0xff00, v17
	v_accvgpr_write_b32 a176, v18
	v_accvgpr_write_b32 a175, v17
	v_mov_b32_e32 v15, v69
	v_accvgpr_write_b32 a224, v46
	v_accvgpr_write_b32 a223, v45
	v_mov_b32_e32 v45, v7
	v_accvgpr_write_b32 a249, v3
	;;#ASMSTART
	v_cvt_f32_f16 v158, v11
	;;#ASMEND
	v_lshrrev_b32_sdwa v11, v159, v15 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a219, v37
	v_mov_b32_e32 v44, v6
	v_mov_b32_e32 v43, v5
	v_mov_b32_e32 v39, v253
	v_accvgpr_write_b32 a248, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v11
	;;#ASMEND
	v_and_b32_e32 v11, 0xff00, v115
	v_mov_b32_e32 v7, v21
	v_accvgpr_write_b32 a218, v36
	v_accvgpr_write_b32 a217, v35
	v_mov_b32_e32 v40, v254
	v_mov_b32_e32 v41, v255
	v_accvgpr_write_b32 a253, v3
	;;#ASMSTART
	v_cvt_f32_f16 v162, v11
	;;#ASMEND
	v_lshrrev_b32_sdwa v11, v159, v7 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v255, a219
	v_accvgpr_write_b32 a252, v2
	v_pk_fma_f32 v[2:3], v[158:159], v[112:113], v[250:251] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v11
	;;#ASMEND
	v_and_b32_e32 v11, 0xff00, v145
	v_accvgpr_read_b32 v253, a217
	v_accvgpr_write_b32 a255, v3
	;;#ASMSTART
	v_cvt_f32_f16 v166, v11
	;;#ASMEND
	v_lshrrev_b32_sdwa v11, v159, v253 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v251, a213
	v_accvgpr_write_b32 a254, v2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v11
	;;#ASMEND
	v_and_b32_e32 v11, 0xff00, v239
	v_accvgpr_read_b32 v249, a211
	v_accvgpr_read_b32 v2, a106
	v_accvgpr_write_b32 a147, v239
	;;#ASMSTART
	v_cvt_f32_f16 v170, v11
	;;#ASMEND
	v_lshrrev_b32_sdwa v11, v159, v249 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v3, a107
	v_accvgpr_write_b32 a148, v240
	v_accvgpr_write_b32 a149, v241
	;;#ASMSTART
	v_cvt_f32_f16 v172, v11
	;;#ASMEND
	v_and_b32_e32 v11, 0xff00, v153
	;;#ASMSTART
	v_cvt_f32_f16 v174, v11
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[174:175], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v241, a205
	v_accvgpr_read_b32 v2, a18
	v_accvgpr_read_b32 v239, a203
	v_accvgpr_read_b32 v3, a19
	v_lshrrev_b32_sdwa v11, v159, v239 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v11
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[176:177], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a20
	v_accvgpr_read_b32 v236, a168
	v_mov_b32_e32 v27, v235
	v_mov_b32_e32 v8, v22
	v_mov_b32_e32 v9, v23
	v_mov_b32_e32 v19, v227
	v_accvgpr_read_b32 v3, a21
	v_mov_b32_e32 v28, v236
	v_mov_b32_e32 v29, v237
	v_and_b32_e32 v11, 0xff00, v19
	;;#ASMSTART
	v_cvt_f32_f16 v178, v11
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[178:179], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a201
	v_accvgpr_read_b32 v2, a22
	v_accvgpr_read_b32 v235, a199
	v_accvgpr_read_b32 v3, a23
	v_mov_b32_e32 v20, v228
	v_mov_b32_e32 v21, v229
	v_lshrrev_b32_sdwa v11, v159, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v11
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[180:181], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v229, v57
	v_accvgpr_read_b32 v2, a38
	v_mov_b32_e32 v35, v231
	v_mov_b32_e32 v227, v55
	v_accvgpr_read_b32 v3, a39
	v_accvgpr_write_b32 a221, v31
	v_mov_b32_e32 v36, v232
	v_mov_b32_e32 v37, v233
	v_and_b32_e32 v11, 0xff00, v227
	;;#ASMSTART
	v_cvt_f32_f16 v182, v11
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[182:183], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v233, a197
	v_accvgpr_read_b32 v2, a24
	v_accvgpr_write_b32 a220, v30
	v_mov_b32_e32 v31, v219
	v_accvgpr_read_b32 v231, a195
	v_accvgpr_read_b32 v3, a25
	v_mov_b32_e32 v32, v220
	v_mov_b32_e32 v33, v221
	v_pk_fma_f32 v[190:191], v[160:161], v[112:113], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[172:173], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v11, v159, v231 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v11
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[184:185], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v221, v61
	v_accvgpr_read_b32 v2, a30
	v_accvgpr_write_b32 a167, v223
	v_accvgpr_write_b32 a12, v190
	v_mov_b32_e32 v219, v59
	v_accvgpr_read_b32 v3, a31
	v_accvgpr_write_b32 a168, v224
	v_accvgpr_write_b32 a169, v225
	v_accvgpr_write_b32 a13, v191
	v_pk_fma_f32 v[190:191], v[162:163], v[112:113], v[84:85] op_sel_hi:[0,1,1]
	v_and_b32_e32 v11, 0xff00, v219
	;;#ASMSTART
	v_cvt_f32_f16 v186, v11
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[186:187], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v225, a193
	v_accvgpr_read_b32 v2, a250
	v_mov_b32_e32 v47, v203
	v_accvgpr_read_b32 v223, a191
	v_accvgpr_read_b32 v3, a251
	v_mov_b32_e32 v48, v204
	v_mov_b32_e32 v49, v205
	v_accvgpr_write_b32 a155, v209
	v_pk_fma_f32 v[202:203], v[168:169], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v11, v159, v223 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v11
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[188:189], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a246
	v_accvgpr_read_b32 v216, a164
	v_accvgpr_write_b32 a156, v210
	v_accvgpr_write_b32 a157, v211
	v_accvgpr_write_b32 a171, v215
	v_accvgpr_read_b32 v211, a223
	v_accvgpr_read_b32 v3, a247
	v_accvgpr_write_b32 a172, v216
	v_accvgpr_write_b32 a173, v217
	v_pk_fma_f32 v[148:149], v[166:167], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	v_and_b32_e32 v11, 0xff00, v211
	;;#ASMSTART
	v_cvt_f32_f16 v192, v11
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[192:193], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v217, a185
	v_accvgpr_read_b32 v2, a242
	v_accvgpr_write_b32 a163, v243
	v_accvgpr_read_b32 v215, a183
	v_accvgpr_read_b32 v3, a243
	v_accvgpr_write_b32 a164, v244
	v_accvgpr_write_b32 a165, v245
	v_pk_fma_f32 v[208:209], v[164:165], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v11, v159, v215 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v11
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[196:197], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a187
	v_accvgpr_read_b32 v12, a240
	v_accvgpr_read_b32 v247, a181
	v_and_b32_e32 v11, 0xff00, v3
	v_accvgpr_read_b32 v13, a241
	v_accvgpr_read_b32 v245, a179
	;;#ASMSTART
	v_cvt_f32_f16 v200, v11
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[200:201], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v11, v159, v245 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v12, a32
	;;#ASMSTART
	v_cvt_f32_f16 v204, v11
	;;#ASMEND
	v_accvgpr_read_b32 v13, a33
	v_lshrrev_b32_e32 v11, 16, v137
	v_pk_fma_f32 v[242:243], v[170:171], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[204:205], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v13, v159, v137 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v11, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v113, v13
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v112, v11
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v216, a184
	v_accvgpr_write_b32 a185, v1
	v_accvgpr_write_b32 a184, v0
	v_pk_fma_f32 v[0:1], v[108:109], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v254, a218
	v_accvgpr_write_b32 a217, v1
	v_accvgpr_write_b32 a216, v0
	v_pk_fma_f32 v[0:1], v[118:119], v[112:113], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v1
	v_accvgpr_write_b32 a240, v0
	v_pk_fma_f32 v[0:1], v[24:25], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a188
	v_accvgpr_read_b32 v5, a189
	v_accvgpr_write_b32 a189, v1
	v_accvgpr_write_b32 a188, v0
	v_pk_fma_f32 v[0:1], v[130:131], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v224, a192
	v_accvgpr_write_b32 a191, v1
	v_accvgpr_write_b32 a190, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v1
	v_accvgpr_write_b32 a242, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a247, v1
	v_accvgpr_write_b32 a246, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_accvgpr_write_b32 a38, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a251, v1
	v_accvgpr_write_b32 a250, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v1
	v_accvgpr_write_b32 a218, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v212, a224
	v_accvgpr_read_b32 v213, a225
	v_accvgpr_write_b32 a225, v1
	v_accvgpr_write_b32 a224, v0
	v_pk_fma_f32 v[0:1], v[168:169], v[112:113], v[194:195] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[170:171], v[112:113], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v1
	v_pk_fma_f32 v[136:137], v[162:163], v[112:113], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a32, v0
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_write_b32 a30, v136
	v_accvgpr_read_b32 v1, a101
	v_accvgpr_write_b32 a31, v137
	v_pk_fma_f32 v[136:137], v[164:165], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[172:173], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a24, v136
	v_accvgpr_write_b32 a107, v1
	v_accvgpr_write_b32 a25, v137
	v_pk_fma_f32 v[136:137], v[166:167], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a106, v0
	v_accvgpr_read_b32 v0, a34
	v_accvgpr_write_b32 a22, v136
	v_accvgpr_read_b32 v1, a35
	v_accvgpr_write_b32 a23, v137
	v_pk_fma_f32 v[136:137], v[174:175], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_read_b32 v1, a1
	v_pk_fma_f32 v[0:1], v[176:177], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v1
	v_accvgpr_write_b32 a18, v0
	v_accvgpr_read_b32 v0, a2
	v_accvgpr_write_b32 a187, v137
	v_accvgpr_read_b32 v1, a3
	v_accvgpr_write_b32 a186, v136
	v_pk_fma_f32 v[136:137], v[178:179], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a230
	v_accvgpr_read_b32 v1, a231
	v_pk_fma_f32 v[106:107], v[180:181], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[118:119], v[182:183], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a228
	v_accvgpr_read_b32 v1, a229
	v_pk_fma_f32 v[198:199], v[184:185], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_write_b32 a209, v117
	v_accvgpr_read_b32 v1, a7
	v_accvgpr_write_b32 a208, v116
	v_accvgpr_write_b32 a207, v115
	v_pk_fma_f32 v[116:117], v[186:187], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a226
	v_accvgpr_read_b32 v1, a227
	v_pk_fma_f32 v[108:109], v[188:189], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v1, a9
	v_pk_fma_f32 v[12:13], v[64:65], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[192:193], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_pk_fma_f32 v[130:131], v[196:197], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a220
	v_accvgpr_read_b32 v1, a221
	v_pk_fma_f32 v[102:103], v[200:201], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_mov_b32_e32 v16, v70
	v_mov_b32_e32 v17, v71
	v_accvgpr_read_b32 v1, a15
	v_accvgpr_read_b32 v68, a214
	v_pk_fma_f32 v[94:95], v[204:205], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v47
	v_lshlrev_b16_e32 v143, 8, v0
	v_lshrrev_b32_e32 v0, 16, v43
	v_mov_b32_e32 v123, v49
	v_lshlrev_b16_e32 v151, 8, v0
	v_lshrrev_b32_e32 v0, 16, v39
	v_mov_b32_e32 v122, v48
	v_mov_b32_e32 v121, v47
	v_lshlrev_b16_e32 v157, 8, v0
	v_lshrrev_b32_e32 v0, 16, v35
	v_mov_b32_e32 v51, v9
	v_lshlrev_b16_e32 v2, 8, v0
	v_lshrrev_b32_e32 v0, 16, v31
	v_mov_b32_e32 v50, v8
	v_mov_b32_e32 v49, v7
	v_lshrrev_b32_e32 v8, 16, v245
	v_lshlrev_b16_e32 v161, 8, v0
	v_lshrrev_b32_e32 v0, 16, v27
	v_lshlrev_b16_e32 v8, 8, v8
	v_and_b32_e32 v1, 0xff00, v68
	;;#ASMSTART
	v_cvt_f32_f16 v135, v1
	;;#ASMEND
	v_lshlrev_b16_e32 v163, 8, v0
	v_lshrrev_b32_e32 v0, 16, v15
	;;#ASMSTART
	v_cvt_f32_f16 v142, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[142:143], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v220, v60
	v_lshlrev_b16_e32 v165, 8, v0
	v_lshrrev_b32_e32 v0, 16, v7
	v_lshrrev_b32_e32 v7, 16, v215
	v_accvgpr_write_b32 a15, v9
	v_mov_b32_e32 v61, v5
	v_lshlrev_b16_e32 v7, 8, v7
	v_accvgpr_write_b32 a14, v8
	v_lshlrev_b32_sdwa v8, v159, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v60, v4
	v_mov_b32_e32 v59, v3
	;;#ASMSTART
	v_cvt_f32_f16 v98, v8
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[98:99], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v7
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[110:111], v[134:135], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v4
	v_accvgpr_write_b32 a1, v5
	v_lshlrev_b32_sdwa v7, v159, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v88, v7
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[88:89], v[134:135], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v166, 8, v0
	v_lshrrev_b32_e32 v0, 16, v253
	v_lshrrev_b32_e32 v6, 16, v223
	v_accvgpr_write_b32 a2, v4
	v_lshlrev_b16_e32 v162, 8, v0
	v_lshrrev_b32_e32 v0, 16, v249
	v_lshlrev_b16_e32 v6, 8, v6
	v_accvgpr_write_b32 a3, v5
	;;#ASMSTART
	v_cvt_f32_f16 v92, v6
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[92:93], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v158, 8, v0
	v_lshrrev_b32_e32 v0, 16, v239
	v_lshrrev_b32_e32 v1, 16, v231
	v_accvgpr_write_b32 a4, v4
	v_accvgpr_read_b32 v81, a153
	v_accvgpr_read_b32 v246, a180
	v_accvgpr_write_b32 a179, v13
	v_lshlrev_b16_e32 v150, 8, v0
	v_lshrrev_b32_e32 v0, 16, v235
	v_lshlrev_b16_e32 v1, 8, v1
	v_accvgpr_write_b32 a5, v5
	v_lshlrev_b32_sdwa v6, v159, v219 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v96, v6
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[96:97], v[134:135], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a178, v12
	v_pk_fma_f32 v[12:13], v[62:63], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[10:11], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v115, v45
	v_mov_b32_e32 v83, v41
	v_lshlrev_b16_e32 v0, 8, v0
	v_accvgpr_write_b32 a193, v5
	;;#ASMSTART
	v_cvt_f32_f16 v84, v1
	;;#ASMEND
	v_lshlrev_b32_sdwa v1, v159, v227 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v114, v44
	v_mov_b32_e32 v113, v43
	v_mov_b32_e32 v82, v40
	v_mov_b32_e32 v81, v39
	v_accvgpr_read_b32 v41, a199
	v_accvgpr_write_b32 a192, v4
	v_pk_fma_f32 v[4:5], v[84:85], v[134:135], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v104, v1
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[104:105], v[134:135], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[134:135], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v236, a200
	v_accvgpr_read_b32 v42, a200
	v_accvgpr_read_b32 v43, a201
	v_accvgpr_write_b32 a199, v1
	v_lshlrev_b32_sdwa v66, v159, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a198, v0
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[66:67], v[134:135], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a201, v1
	v_mov_b32_e32 v228, v56
	v_mov_b32_e32 v55, v17
	v_accvgpr_write_b32 a200, v0
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[134:135], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v240, a204
	v_mov_b32_e32 v54, v16
	v_mov_b32_e32 v53, v15
	v_accvgpr_write_b32 a203, v1
	v_mov_b32_e32 v15, v153
	v_mov_b32_e32 v45, v253
	v_accvgpr_write_b32 a202, v0
	v_lshlrev_b32_sdwa v67, v159, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v67
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[134:135], v[132:133] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v46, v254
	v_mov_b32_e32 v47, v255
	v_mov_b32_e32 v255, v213
	v_accvgpr_write_b32 a205, v1
	v_mov_b32_e32 v254, v212
	v_mov_b32_e32 v253, v211
	v_mov_b32_e32 v213, v21
	v_accvgpr_write_b32 a204, v0
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[134:135], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v250, a212
	v_mov_b32_e32 v212, v20
	v_mov_b32_e32 v211, v19
	v_accvgpr_write_b32 a211, v1
	v_accvgpr_read_b32 v21, a147
	v_accvgpr_write_b32 a210, v0
	v_lshlrev_b32_sdwa v67, v159, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v67
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[134:135], v[242:243] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v1
	v_accvgpr_write_b32 a212, v0
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[134:135], v[202:203] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v203, v147
	v_accvgpr_read_b32 v69, a215
	v_accvgpr_write_b32 a215, v1
	v_mov_b32_e32 v201, v145
	v_accvgpr_write_b32 a214, v0
	v_lshlrev_b32_sdwa v67, v159, v201 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v193, a207
	v_accvgpr_read_b32 v0, a254
	;;#ASMSTART
	v_cvt_f32_f16 v164, v67
	;;#ASMEND
	v_lshlrev_b32_sdwa v67, v159, v193 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v127, a175
	v_accvgpr_read_b32 v1, a255
	v_mov_b32_e32 v65, v29
	v_mov_b32_e32 v16, v154
	v_mov_b32_e32 v17, v155
	;;#ASMSTART
	v_cvt_f32_f16 v168, v67
	;;#ASMEND
	v_lshlrev_b32_sdwa v67, v159, v127 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v67
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[172:173], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a252
	v_mov_b32_e32 v64, v28
	v_mov_b32_e32 v63, v27
	v_mov_b32_e32 v25, v245
	v_accvgpr_read_b32 v1, a253
	v_mov_b32_e32 v26, v246
	v_mov_b32_e32 v27, v247
	;;#ASMSTART
	v_cvt_f32_f16 v174, v163
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[174:175], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v245, a173
	v_accvgpr_read_b32 v0, a248
	v_accvgpr_read_b32 v243, a171
	v_accvgpr_read_b32 v1, a249
	v_accvgpr_write_b32 a183, v11
	v_mov_b32_e32 v73, v33
	v_mov_b32_e32 v202, v146
	v_lshlrev_b32_sdwa v67, v159, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v67
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[176:177], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a244
	v_accvgpr_write_b32 a182, v10
	v_mov_b32_e32 v72, v32
	v_mov_b32_e32 v71, v31
	v_mov_b32_e32 v29, v223
	v_mov_b32_e32 v9, v219
	v_accvgpr_read_b32 v1, a245
	v_mov_b32_e32 v77, v37
	v_mov_b32_e32 v30, v224
	v_mov_b32_e32 v31, v225
	v_mov_b32_e32 v10, v220
	v_mov_b32_e32 v11, v221
	;;#ASMSTART
	v_cvt_f32_f16 v178, v161
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[178:179], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v223, a169
	v_accvgpr_read_b32 v0, a238
	v_mov_b32_e32 v76, v36
	v_mov_b32_e32 v75, v35
	v_accvgpr_read_b32 v37, a195
	v_accvgpr_read_b32 v221, a167
	v_accvgpr_read_b32 v1, a239
	v_accvgpr_read_b32 v232, a196
	v_accvgpr_read_b32 v38, a196
	v_accvgpr_read_b32 v39, a197
	v_accvgpr_write_b32 a195, v5
	v_lshlrev_b32_sdwa v67, v159, v221 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v67
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[180:181], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a236
	v_accvgpr_write_b32 a194, v4
	v_mov_b32_e32 v3, v227
	v_accvgpr_read_b32 v1, a237
	v_mov_b32_e32 v4, v228
	v_mov_b32_e32 v5, v229
	;;#ASMSTART
	v_cvt_f32_f16 v182, v2
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[182:183], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v231, a165
	v_accvgpr_read_b32 v0, a234
	v_accvgpr_read_b32 v229, a163
	v_accvgpr_read_b32 v1, a235
	v_pk_fma_f32 v[232:233], v[164:165], v[134:135], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v67, v159, v229 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v67
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[184:185], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a232
	v_accvgpr_read_b32 v1, a233
	;;#ASMSTART
	v_cvt_f32_f16 v186, v157
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[186:187], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a36
	v_accvgpr_read_b32 v33, a159
	v_accvgpr_read_b32 v1, a37
	v_lshlrev_b32_sdwa v67, v159, v33 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v67
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[188:189], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_write_b32 a181, v13
	v_accvgpr_read_b32 v1, a27
	v_accvgpr_write_b32 a180, v12
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[166:167], v[134:135], v[208:209] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v151
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[192:193], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v209, a157
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_write_b32 a197, v7
	v_accvgpr_read_b32 v207, a155
	v_accvgpr_read_b32 v1, a29
	v_accvgpr_read_b32 v237, a153
	v_accvgpr_write_b32 a196, v6
	v_lshlrev_b32_sdwa v67, v159, v207 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v67
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[196:197], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v235, a151
	v_accvgpr_read_b32 v1, a17
	v_lshlrev_b32_sdwa v67, v159, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[224:225], v[168:169], v[134:135], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v191, a13
	;;#ASMSTART
	v_cvt_f32_f16 v200, v143
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[200:201], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v67
	;;#ASMEND
	v_accvgpr_read_b32 v0, a108
	v_lshrrev_b32_e32 v67, 16, v68
	v_accvgpr_read_b32 v190, a12
	v_accvgpr_read_b32 v1, a109
	v_lshlrev_b16_e32 v67, 8, v67
	;;#ASMSTART
	v_cvt_f32_f16 v170, v165
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[170:171], v[134:135], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[204:205], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v68, v159, v68 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v135, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v134, v67
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[66:67], v[134:135], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v67, a19
	v_accvgpr_read_b32 v66, a18
	v_pk_fma_f32 v[94:95], v[142:143], v[134:135], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[150:151], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a106
	v_accvgpr_write_b32 a239, v95
	v_accvgpr_read_b32 v67, a107
	v_accvgpr_write_b32 a238, v94
	v_pk_fma_f32 v[94:95], v[98:99], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v136, a186
	v_pk_fma_f32 v[124:125], v[158:159], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v67, a33
	v_accvgpr_write_b32 a221, v95
	v_accvgpr_read_b32 v137, a187
	v_accvgpr_read_b32 v66, a32
	v_accvgpr_write_b32 a220, v94
	v_pk_fma_f32 v[94:95], v[110:111], v[134:135], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[88:89], v[134:135], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[84:85], v[134:135], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[156:157], v[134:135], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[160:161], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v67, a21
	v_accvgpr_read_b32 v137, a23
	v_accvgpr_write_b32 a245, v95
	v_accvgpr_write_b32 a227, v89
	v_accvgpr_read_b32 v66, a20
	v_accvgpr_read_b32 v136, a22
	v_accvgpr_write_b32 a244, v94
	v_accvgpr_write_b32 a226, v88
	v_pk_fma_f32 v[88:89], v[92:93], v[134:135], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[162:163], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[164:165], v[134:135], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v137, a25
	v_accvgpr_read_b32 v66, a224
	v_accvgpr_read_b32 v136, a24
	v_accvgpr_read_b32 v67, a225
	v_pk_fma_f32 v[144:145], v[166:167], v[134:135], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v137, a31
	v_pk_fma_f32 v[170:171], v[170:171], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a218
	v_accvgpr_read_b32 v136, a30
	v_accvgpr_read_b32 v67, a219
	v_pk_fma_f32 v[166:167], v[168:169], v[134:135], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[172:173], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a250
	v_accvgpr_write_b32 a229, v89
	v_accvgpr_read_b32 v67, a251
	v_accvgpr_write_b32 a228, v88
	v_pk_fma_f32 v[88:89], v[96:97], v[134:135], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[174:175], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v67, a39
	v_accvgpr_write_b32 a231, v89
	v_accvgpr_read_b32 v66, a38
	v_accvgpr_write_b32 a230, v88
	v_pk_fma_f32 v[88:89], v[176:177], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a246
	v_accvgpr_read_b32 v67, a247
	v_pk_fma_f32 v[174:175], v[178:179], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a242
	v_accvgpr_read_b32 v96, a182
	v_accvgpr_read_b32 v67, a243
	v_accvgpr_read_b32 v97, a183
	v_pk_fma_f32 v[78:79], v[78:79], v[134:135], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[180:181], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a190
	v_pk_fma_f32 v[196:197], v[196:197], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v96, a180
	v_accvgpr_write_b32 a237, v79
	v_accvgpr_read_b32 v67, a191
	v_accvgpr_read_b32 v97, a181
	v_accvgpr_write_b32 a236, v78
	v_pk_fma_f32 v[78:79], v[182:183], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a188
	v_pk_fma_f32 v[180:181], v[200:201], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v96, a178
	v_accvgpr_read_b32 v67, a189
	v_accvgpr_read_b32 v97, a179
	v_lshlrev_b16_e32 v68, 8, v69
	v_pk_fma_f32 v[176:177], v[184:185], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[204:205], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v68
	;;#ASMEND
	v_lshrrev_b32_e32 v68, 24, v25
	v_lshlrev_b16_e32 v101, 8, v68
	v_and_b32_e32 v68, 0xff000000, v59
	v_accvgpr_write_b32 a233, v85
	v_lshrrev_b32_e32 v103, 16, v68
	v_lshrrev_b32_e32 v68, 24, v215
	v_accvgpr_write_b32 a232, v84
	v_pk_fma_f32 v[84:85], v[104:105], v[134:135], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a240
	v_lshlrev_b16_e32 v105, 8, v68
	v_and_b32_e32 v68, 0xff000000, v253
	v_accvgpr_write_b32 a235, v85
	v_accvgpr_read_b32 v67, a241
	v_lshrrev_b32_e32 v107, 16, v68
	v_lshrrev_b32_e32 v68, 24, v29
	v_accvgpr_write_b32 a234, v84
	v_pk_fma_f32 v[84:85], v[186:187], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a216
	v_lshlrev_b16_e32 v109, 8, v68
	v_and_b32_e32 v68, 0xff000000, v9
	v_accvgpr_read_b32 v67, a217
	v_lshrrev_b32_e32 v111, 16, v68
	v_lshrrev_b32_e32 v68, 24, v37
	v_pk_fma_f32 v[186:187], v[188:189], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a184
	v_lshlrev_b16_e32 v119, 8, v68
	v_and_b32_e32 v68, 0xff000000, v3
	v_accvgpr_read_b32 v67, a185
	v_lshrrev_b32_e32 v131, 16, v68
	v_lshrrev_b32_e32 v68, 24, v41
	v_pk_fma_f32 v[66:67], v[192:193], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v135, 8, v68
	v_and_b32_e32 v68, 0xff000000, v211
	v_lshrrev_b32_e32 v142, 16, v68
	v_lshrrev_b32_e32 v68, 24, v239
	v_lshlrev_b16_e32 v143, 8, v68
	v_and_b32_e32 v68, 0xff000000, v15
	v_lshrrev_b32_e32 v150, 16, v68
	v_lshrrev_b32_e32 v68, 24, v249
	v_lshlrev_b16_e32 v151, 8, v68
	v_and_b32_e32 v68, 0xff000000, v21
	v_lshrrev_b32_e32 v156, 16, v68
	v_lshrrev_b32_e32 v68, 24, v45
	v_lshlrev_b16_e32 v134, 8, v68
	v_and_b32_e32 v68, 0xff000000, v201
	v_lshrrev_b32_e32 v157, 16, v68
	v_lshrrev_b32_e32 v68, 24, v49
	v_lshlrev_b16_e32 v130, 8, v68
	v_and_b32_e32 v68, 0xff000000, v193
	v_lshrrev_b32_e32 v158, 16, v68
	v_lshrrev_b32_e32 v68, 24, v53
	v_lshlrev_b16_e32 v3, 8, v68
	v_and_b32_e32 v68, 0xff000000, v127
	v_lshrrev_b32_e32 v118, 16, v68
	v_lshrrev_b32_e32 v68, 24, v63
	v_lshlrev_b16_e32 v110, 8, v68
	v_and_b32_e32 v68, 0xff000000, v243
	v_lshrrev_b32_e32 v108, 16, v68
	v_lshrrev_b32_e32 v68, 24, v71
	v_lshlrev_b16_e32 v106, 8, v68
	v_and_b32_e32 v68, 0xff000000, v221
	v_lshrrev_b32_e32 v104, 16, v68
	v_lshrrev_b32_e32 v68, 24, v75
	v_lshlrev_b16_e32 v160, 8, v68
	v_and_b32_e32 v68, 0xff000000, v229
	v_lshrrev_b32_e32 v102, 16, v68
	v_lshrrev_b32_e32 v68, 24, v81
	v_lshlrev_b16_e32 v161, 8, v68
	v_and_b32_e32 v68, 0xff000000, v33
	v_lshrrev_b32_e32 v162, 16, v68
	v_lshrrev_b32_e32 v68, 24, v113
	v_lshlrev_b16_e32 v163, 8, v68
	v_and_b32_e32 v68, 0xff000000, v207
	v_lshrrev_b32_e32 v164, 16, v68
	v_lshrrev_b32_e32 v68, 24, v121
	v_lshlrev_b16_e32 v100, 8, v68
	v_and_b32_e32 v68, 0xff000000, v235
	v_and_b32_e32 v97, 0xff00, v69
	v_lshrrev_b32_e32 v68, 16, v68
	;;#ASMSTART
	v_cvt_f32_f16 v97, v97
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[68:69], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a152
	v_accvgpr_read_b32 v244, a172
	v_accvgpr_read_b32 v236, a152
	v_accvgpr_write_b32 a153, v27
	v_accvgpr_write_b32 a173, v1
	v_accvgpr_write_b32 a152, v26
	v_accvgpr_write_b32 a172, v0
	;;#ASMSTART
	v_cvt_f32_f16 v26, v164
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[26:27], v[96:97], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v128, a176
	v_accvgpr_read_b32 v129, a177
	v_accvgpr_write_b32 a175, v1
	v_accvgpr_write_b32 a174, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v163
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[96:97], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a148
	v_accvgpr_read_b32 v23, a149
	v_accvgpr_write_b32 a177, v1
	v_mov_b64_e32 v[214:215], v[22:23]
	v_accvgpr_write_b32 a176, v0
	;;#ASMSTART
	v_cvt_f32_f16 v22, v162
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[22:23], v[96:97], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a179, v1
	v_accvgpr_write_b32 a178, v0
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[104:105], v[96:97], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a181, v1
	v_accvgpr_write_b32 a180, v0
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[106:107], v[96:97], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a183, v1
	v_accvgpr_write_b32 a182, v0
	;;#ASMSTART
	v_cvt_f32_f16 v108, v108
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[108:109], v[96:97], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v1
	v_accvgpr_write_b32 a184, v0
	v_accvgpr_read_b32 v0, a214
	v_accvgpr_read_b32 v34, a160
	v_accvgpr_read_b32 v35, a161
	v_accvgpr_write_b32 a158, v216
	v_accvgpr_read_b32 v1, a215
	v_accvgpr_write_b32 a159, v217
	v_mov_b64_e32 v[216:217], v[30:31]
	;;#ASMSTART
	v_cvt_f32_f16 v30, v160
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[30:31], v[96:97], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[110:111], v[96:97], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[134:135], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a212
	v_accvgpr_write_b32 a149, v73
	v_accvgpr_read_b32 v1, a213
	v_accvgpr_write_b32 a148, v72
	;;#ASMSTART
	v_cvt_f32_f16 v116, v156
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[116:117], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a210
	v_accvgpr_read_b32 v1, a211
	;;#ASMSTART
	v_cvt_f32_f16 v120, v151
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[120:121], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a204
	v_accvgpr_read_b32 v1, a205
	;;#ASMSTART
	v_cvt_f32_f16 v138, v150
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[138:139], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_read_b32 v1, a203
	;;#ASMSTART
	v_cvt_f32_f16 v80, v143
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[80:81], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_write_b32 a147, v77
	v_accvgpr_read_b32 v1, a201
	v_mov_b64_e32 v[36:37], v[4:5]
	v_accvgpr_write_b32 a146, v76
	;;#ASMSTART
	v_cvt_f32_f16 v100, v100
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[100:101], v[96:97], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v18, v161
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v70, v142
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[70:71], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a198
	v_accvgpr_read_b32 v4, a196
	v_accvgpr_read_b32 v1, a199
	v_accvgpr_read_b32 v5, a197
	v_mov_b64_e32 v[242:243], v[114:115]
	v_pk_fma_f32 v[112:113], v[18:19], v[96:97], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[118:119], v[96:97], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v157
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v114, v135
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[114:115], v[96:97], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v0, v131
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[0:1], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a194
	v_mov_b64_e32 v[228:229], v[122:123]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v3
	;;#ASMEND
	v_accvgpr_read_b32 v5, a195
	v_lshrrev_b32_e32 v1, 16, v69
	v_lshlrev_b32_sdwa v3, v159, v69 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_mov_b64_e32 v[58:59], v[16:17]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[102:103], v[96:97], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v119
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[16:17], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a192
	v_lshlrev_b16_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v25, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v24, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[24:25], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a193
	v_accvgpr_write_b32 a193, v3
	v_accvgpr_write_b32 a192, v2
	v_pk_fma_f32 v[2:3], v[22:23], v[24:25], v[186:187] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v3
	v_accvgpr_write_b32 a194, v2
	v_pk_fma_f32 v[2:3], v[18:19], v[24:25], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a197, v3
	v_accvgpr_write_b32 a196, v2
	v_pk_fma_f32 v[2:3], v[102:103], v[24:25], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v3
	v_accvgpr_write_b32 a198, v2
	v_pk_fma_f32 v[2:3], v[30:31], v[24:25], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a201, v3
	v_accvgpr_write_b32 a200, v2
	v_pk_fma_f32 v[2:3], v[104:105], v[24:25], v[178:179] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v3
	v_accvgpr_write_b32 a202, v2
	v_pk_fma_f32 v[2:3], v[106:107], v[24:25], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v3
	v_accvgpr_write_b32 a204, v2
	v_pk_fma_f32 v[2:3], v[108:109], v[24:25], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v194, a208
	v_accvgpr_read_b32 v195, a209
	v_accvgpr_write_b32 a207, v3
	v_accvgpr_write_b32 a206, v2
	v_pk_fma_f32 v[2:3], v[110:111], v[24:25], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a209, v3
	v_accvgpr_write_b32 a208, v2
	v_pk_fma_f32 v[2:3], v[118:119], v[24:25], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a211, v3
	v_accvgpr_write_b32 a210, v2
	v_pk_fma_f32 v[2:3], v[122:123], v[24:25], v[170:171] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v3
	;;#ASMSTART
	v_cvt_f32_f16 v126, v158
	;;#ASMEND
	v_accvgpr_write_b32 a212, v2
	v_pk_fma_f32 v[2:3], v[126:127], v[24:25], v[166:167] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a215, v3
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_accvgpr_write_b32 a214, v2
	v_pk_fma_f32 v[2:3], v[130:131], v[24:25], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a217, v3
	v_accvgpr_write_b32 a216, v2
	v_accvgpr_read_b32 v2, a236
	v_accvgpr_write_b32 a109, v83
	v_accvgpr_read_b32 v3, a237
	v_accvgpr_write_b32 a108, v82
	v_pk_fma_f32 v[82:83], v[122:123], v[96:97], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[120:121], v[24:25], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[114:115], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a234
	v_accvgpr_read_b32 v3, a235
	v_pk_fma_f32 v[0:1], v[0:1], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a232
	v_accvgpr_read_b32 v3, a233
	v_pk_fma_f32 v[26:27], v[26:27], v[24:25], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[16:17], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a230
	v_accvgpr_read_b32 v222, a168
	v_accvgpr_write_b32 a168, v250
	v_accvgpr_read_b32 v3, a231
	v_accvgpr_write_b32 a169, v251
	;;#ASMSTART
	v_cvt_f32_f16 v142, v111
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[142:143], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a228
	v_accvgpr_read_b32 v3, a229
	v_pk_fma_f32 v[6:7], v[142:143], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v12, v109
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[12:13], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a226
	v_accvgpr_read_b32 v3, a227
	v_accvgpr_read_b32 v4, a4
	;;#ASMSTART
	v_cvt_f32_f16 v8, v107
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[68:69], v[24:25], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[8:9], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a244
	v_accvgpr_write_b32 a167, v11
	v_accvgpr_read_b32 v5, a5
	v_accvgpr_write_b32 a187, v41
	v_accvgpr_read_b32 v3, a245
	v_accvgpr_write_b32 a166, v10
	v_pk_fma_f32 v[28:29], v[12:13], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a3
	;;#ASMSTART
	v_cvt_f32_f16 v10, v105
	;;#ASMEND
	v_accvgpr_write_b32 a186, v40
	v_pk_fma_f32 v[40:41], v[100:101], v[24:25], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[10:11], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a220
	v_accvgpr_read_b32 v4, a2
	v_accvgpr_read_b32 v3, a221
	v_pk_fma_f32 v[136:137], v[8:9], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a1
	;;#ASMSTART
	v_cvt_f32_f16 v14, v103
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[14:15], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a238
	v_accvgpr_read_b32 v230, a164
	v_accvgpr_write_b32 a151, v65
	v_accvgpr_write_b32 a163, v35
	v_accvgpr_read_b32 v4, a0
	v_accvgpr_read_b32 v3, a239
	v_accvgpr_read_b32 v208, a156
	v_accvgpr_write_b32 a157, v61
	v_accvgpr_write_b32 a150, v64
	v_accvgpr_write_b32 a162, v34
	v_pk_fma_f32 v[64:65], v[132:133], v[96:97], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[10:11], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v101
	;;#ASMEND
	v_accvgpr_read_b32 v4, a14
	v_pk_fma_f32 v[252:253], v[132:133], v[24:25], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[138:139], v[24:25], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[70:71], v[24:25], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[20:21], v[24:25], v[2:3] op_sel_hi:[0,1,1]
	ds_read2st64_b32 v[2:3], v183 offset0:104 offset1:105
	ds_read2st64_b32 v[132:133], v183 offset0:106 offset1:107
	ds_read2st64_b32 v[84:85], v183 offset0:108 offset1:109
	ds_read2st64_b32 v[204:205], v183 offset0:110 offset1:111
	v_accvgpr_read_b32 v247, a153
	v_accvgpr_write_b32 a156, v60
	v_accvgpr_read_b32 v5, a15
	v_accvgpr_read_b32 v246, a152
	v_accvgpr_read_b32 v249, a157
	v_pk_fma_f32 v[4:5], v[20:21], v[96:97], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v8, 8, v2
	v_and_b32_e32 v9, 0xff00, v2
	v_lshlrev_b16_e32 v10, 8, v246
	v_accvgpr_read_b32 v248, a156
	v_accvgpr_read_b32 v201, a159
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v9, v9
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[10:11], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v248
	v_accvgpr_read_b32 v200, a158
	;;#ASMSTART
	v_cvt_f32_f16 v12, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v200
	v_mov_b64_e32 v[210:211], v[254:255]
	v_pk_fma_f32 v[32:33], v[14:15], v[96:97], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v14, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v210
	v_pk_fma_f32 v[206:207], v[126:127], v[96:97], v[224:225] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v18, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v216
	v_accvgpr_read_b32 v126, a166
	v_mov_b64_e32 v[188:189], v[38:39]
	v_accvgpr_write_b32 a191, v27
	;;#ASMSTART
	v_cvt_f32_f16 v22, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v126
	v_accvgpr_write_b32 a190, v26
	;;#ASMSTART
	v_cvt_f32_f16 v26, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v188
	v_mov_b64_e32 v[198:199], v[36:37]
	v_mov_b64_e32 v[60:61], v[212:213]
	v_pk_fma_f32 v[220:221], v[134:135], v[24:25], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[116:117], v[24:25], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[80:81], v[24:25], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[22:23], v[8:9], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[26:27], v[8:9], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v30, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v198
	v_mov_b64_e32 v[6:7], v[42:43]
	v_mov_b64_e32 v[38:39], v[42:43]
	v_pk_fma_f32 v[16:17], v[14:15], v[8:9], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v34, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v6
	v_mov_b64_e32 v[232:233], v[60:61]
	;;#ASMSTART
	v_cvt_f32_f16 v38, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v232
	v_accvgpr_write_b32 a165, v47
	;;#ASMSTART
	v_cvt_f32_f16 v42, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v240
	v_mov_b64_e32 v[224:225], v[58:59]
	v_accvgpr_read_b32 v255, a169
	v_accvgpr_write_b32 a164, v46
	v_accvgpr_write_b32 a161, v51
	;;#ASMSTART
	v_cvt_f32_f16 v46, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v224
	v_accvgpr_read_b32 v254, a168
	v_accvgpr_write_b32 a160, v50
	v_accvgpr_write_b32 a155, v55
	;;#ASMSTART
	v_cvt_f32_f16 v50, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v254
	v_mov_b64_e32 v[56:57], v[214:215]
	v_accvgpr_read_b32 v171, a165
	v_accvgpr_write_b32 a154, v54
	;;#ASMSTART
	v_cvt_f32_f16 v54, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v56
	v_accvgpr_read_b32 v170, a164
	;;#ASMSTART
	v_cvt_f32_f16 v58, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v170
	v_mov_b64_e32 v[60:61], v[202:203]
	v_accvgpr_read_b32 v187, a161
	;;#ASMSTART
	v_cvt_f32_f16 v62, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v60
	v_accvgpr_read_b32 v186, a160
	v_pk_fma_f32 v[74:75], v[130:131], v[96:97], v[218:219] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v66, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v186
	v_pk_fma_f32 v[174:175], v[58:59], v[8:9], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v70, v11
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[70:71], v[8:9], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v194
	;;#ASMSTART
	v_cvt_f32_f16 v74, v11
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[74:75], v[8:9], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v207, a155
	v_accvgpr_read_b32 v206, a154
	v_lshlrev_b16_e32 v11, 8, v206
	v_mov_b64_e32 v[202:203], v[128:129]
	v_accvgpr_read_b32 v215, a151
	v_accvgpr_write_b32 a189, v41
	;;#ASMSTART
	v_cvt_f32_f16 v78, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v202
	v_accvgpr_read_b32 v214, a150
	v_accvgpr_write_b32 a188, v40
	v_pk_fma_f32 v[40:41], v[38:39], v[8:9], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[66:67], v[8:9], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[78:79], v[8:9], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v214
	v_mov_b64_e32 v[156:157], v[244:245]
	v_accvgpr_read_b32 v227, a149
	v_pk_fma_f32 v[80:81], v[82:83], v[8:9], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v156
	v_accvgpr_read_b32 v226, a148
	v_pk_fma_f32 v[88:89], v[86:87], v[8:9], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v226
	v_mov_b64_e32 v[218:219], v[222:223]
	v_accvgpr_read_b32 v223, a147
	;;#ASMSTART
	v_cvt_f32_f16 v94, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v218
	v_accvgpr_read_b32 v222, a146
	;;#ASMSTART
	v_cvt_f32_f16 v98, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v102, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v106, v11
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[106:107], v[8:9], v[234:235] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v235, a109
	v_pk_fma_f32 v[104:105], v[102:103], v[8:9], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v234, a108
	v_accvgpr_read_b32 v239, a163
	v_lshlrev_b16_e32 v11, 8, v234
	v_accvgpr_read_b32 v238, a162
	;;#ASMSTART
	v_cvt_f32_f16 v110, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v114, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v242
	v_mov_b64_e32 v[244:245], v[208:209]
	v_accvgpr_read_b32 v128, a174
	;;#ASMSTART
	v_cvt_f32_f16 v118, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v244
	v_accvgpr_read_b32 v129, a175
	v_mov_b64_e32 v[140:141], v[228:229]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v11
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[122:123], v[8:9], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v11, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v128, v11
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[128:129], v[8:9], v[76:77] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[76:77], v[236:237]
	v_pk_fma_f32 v[20:21], v[18:19], v[8:9], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v92, a184
	v_accvgpr_read_b32 v96, a182
	v_accvgpr_read_b32 v100, a180
	v_accvgpr_read_b32 v116, a178
	v_accvgpr_read_b32 v120, a176
	v_lshlrev_b32_e32 v11, 8, v76
	v_accvgpr_read_b32 v136, a172
	v_accvgpr_read_b32 v93, a185
	v_accvgpr_read_b32 v97, a183
	v_accvgpr_read_b32 v101, a181
	v_accvgpr_read_b32 v117, a179
	v_accvgpr_read_b32 v121, a177
	;;#ASMSTART
	v_cvt_f32_f16 v134, v11
	;;#ASMEND
	v_accvgpr_read_b32 v137, a173
	v_lshrrev_b32_e32 v11, 16, v2
	v_pk_fma_f32 v[212:213], v[12:13], v[8:9], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[30:31], v[8:9], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[34:35], v[8:9], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[42:43], v[8:9], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[46:47], v[8:9], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[50:51], v[8:9], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[54:55], v[8:9], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[62:63], v[8:9], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[90:91], v[8:9], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[94:95], v[8:9], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[98:99], v[8:9], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[110:111], v[8:9], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[114:115], v[8:9], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[118:119], v[8:9], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[134:135], v[8:9], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v11, 8, v11
	v_lshlrev_b32_sdwa v2, v159, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v137, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v11
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[34:35], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a216
	v_accvgpr_read_b32 v1, a217
	v_pk_fma_f32 v[70:71], v[70:71], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a214
	v_accvgpr_read_b32 v1, a215
	v_pk_fma_f32 v[236:237], v[12:13], v[136:137], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[74:75], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a212
	v_accvgpr_read_b32 v1, a213
	v_pk_fma_f32 v[78:79], v[78:79], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a210
	v_accvgpr_read_b32 v1, a211
	v_pk_fma_f32 v[82:83], v[82:83], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a208
	v_accvgpr_read_b32 v1, a209
	v_pk_fma_f32 v[86:87], v[86:87], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a206
	v_accvgpr_read_b32 v1, a207
	v_pk_fma_f32 v[90:91], v[90:91], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a204
	v_accvgpr_read_b32 v1, a205
	v_pk_fma_f32 v[94:95], v[94:95], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_read_b32 v1, a203
	v_pk_fma_f32 v[98:99], v[98:99], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_read_b32 v1, a201
	v_pk_fma_f32 v[102:103], v[102:103], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a198
	v_accvgpr_read_b32 v1, a199
	v_pk_fma_f32 v[106:107], v[106:107], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a196
	v_accvgpr_read_b32 v1, a197
	v_pk_fma_f32 v[110:111], v[110:111], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a194
	v_accvgpr_read_b32 v1, a195
	v_pk_fma_f32 v[114:115], v[114:115], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a192
	v_accvgpr_read_b32 v1, a193
	v_pk_fma_f32 v[118:119], v[118:119], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a190
	v_accvgpr_read_b32 v1, a191
	v_pk_fma_f32 v[122:123], v[122:123], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a188
	v_accvgpr_read_b32 v1, a189
	v_pk_fma_f32 v[128:129], v[128:129], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a186
	v_accvgpr_read_b32 v1, a187
	v_pk_fma_f32 v[10:11], v[10:11], v[136:137], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[136:137], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[18:19], v[136:137], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[22:23], v[136:137], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[26:27], v[136:137], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[136:137], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[38:39], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[42:43], v[136:137], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[46:47], v[136:137], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[50:51], v[136:137], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[54:55], v[136:137], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[58:59], v[136:137], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[62:63], v[136:137], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[66:67], v[136:137], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[134:135], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v137, 0xff00, v3
	v_lshrrev_b32_sdwa v138, v159, v140 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b16_e32 v2, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v136, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v137, v137
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_and_b32_e32 v139, 0xff00, v244
	;;#ASMSTART
	v_cvt_f32_f16 v140, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a153, v1
	;;#ASMSTART
	v_cvt_f32_f16 v142, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v238
	v_accvgpr_write_b32 a152, v0
	v_pk_fma_f32 v[0:1], v[140:141], v[136:137], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v148, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v218
	;;#ASMSTART
	v_cvt_f32_f16 v152, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v156
	v_mov_b64_e32 v[124:125], v[156:157]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v214 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v202
	v_accvgpr_write_b32 a0, v10
	;;#ASMSTART
	v_cvt_f32_f16 v160, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a1, v11
	;;#ASMSTART
	v_cvt_f32_f16 v162, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v194
	v_mov_b64_e32 v[10:11], v[186:187]
	v_accvgpr_write_b32 a149, v77
	;;#ASMSTART
	v_cvt_f32_f16 v164, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v10 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_and_b32_e32 v2, 0xff00, v76
	v_accvgpr_write_b32 a148, v76
	v_mov_b64_e32 v[74:75], v[194:195]
	v_pk_fma_f32 v[194:195], v[164:165], v[136:137], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v60
	v_mov_b64_e32 v[76:77], v[60:61]
	v_mov_b64_e32 v[60:61], v[170:171]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v60 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v56
	v_accvgpr_write_b32 a157, v1
	;;#ASMSTART
	v_cvt_f32_f16 v172, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v254 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[252:253], v[228:229]
	v_accvgpr_write_b32 a156, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[172:173], v[136:137], v[174:175] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v224
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[2:3], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v1
	v_pk_fma_f32 v[8:9], v[174:175], v[136:137], v[176:177] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a160, v0
	v_pk_fma_f32 v[0:1], v[144:145], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[154:155], v[136:137], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[166:167], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[170:171], v[136:137], v[178:179] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v232
	v_mov_b64_e32 v[72:73], v[6:7]
	v_accvgpr_write_b32 a146, v232
	;;#ASMSTART
	v_cvt_f32_f16 v180, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v72 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[6:7], v[198:199]
	v_accvgpr_write_b32 a147, v233
	;;#ASMSTART
	v_cvt_f32_f16 v182, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v6
	v_mov_b64_e32 v[232:233], v[188:189]
	v_accvgpr_read_b32 v221, a167
	v_accvgpr_write_b32 a108, v224
	;;#ASMSTART
	v_cvt_f32_f16 v184, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v220, a166
	v_accvgpr_write_b32 a165, v1
	v_accvgpr_write_b32 a109, v225
	;;#ASMSTART
	v_cvt_f32_f16 v186, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v220
	v_mov_b64_e32 v[224:225], v[216:217]
	v_accvgpr_write_b32 a164, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[136:137], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v224 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v217, a159
	v_accvgpr_write_b32 a169, v1
	;;#ASMSTART
	v_cvt_f32_f16 v192, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v210
	v_accvgpr_read_b32 v216, a158
	v_accvgpr_write_b32 a168, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[156:157], v[136:137], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[168:169], v[136:137], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v139
	;;#ASMEND
	v_lshrrev_b32_sdwa v139, v159, v216 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[68:69], v[248:249]
	v_accvgpr_write_b32 a171, v1
	v_pk_fma_f32 v[130:131], v[150:151], v[136:137], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[160:161], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v139
	;;#ASMEND
	v_and_b32_e32 v139, 0xff00, v68
	v_mov_b64_e32 v[80:81], v[246:247]
	v_accvgpr_write_b32 a170, v0
	v_pk_fma_f32 v[120:121], v[152:153], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[158:159], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[162:163], v[136:137], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[176:177], v[136:137], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[178:179], v[136:137], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[180:181], v[136:137], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[182:183], v[136:137], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[184:185], v[136:137], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[186:187], v[136:137], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[188:189], v[136:137], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[192:193], v[136:137], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[196:197], v[136:137], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[200:201], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[208:209], v[136:137], v[212:213] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v139, v159, v80 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v212, v139
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[212:213], v[136:137], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 16, v3
	v_lshlrev_b32_sdwa v3, v159, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v136, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v137, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[136:137], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_write_b32 a3, v3
	v_pk_fma_f32 v[2:3], v[138:139], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_write_b32 a4, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v3
	v_accvgpr_write_b32 a6, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v3
	v_accvgpr_write_b32 a8, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v3
	v_accvgpr_write_b32 a10, v2
	v_accvgpr_read_b32 v3, a1
	v_accvgpr_read_b32 v2, a0
	v_pk_fma_f32 v[246:247], v[142:143], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[148:149], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[150:151], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[152:153], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[154:155], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[156:157], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[158:159], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[160:161], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[162:163], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[164:165], v[136:137], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[166:167], v[136:137], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[168:169], v[136:137], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[170:171], v[136:137], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[172:173], v[136:137], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[174:175], v[136:137], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[176:177], v[136:137], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[178:179], v[136:137], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[180:181], v[136:137], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[182:183], v[136:137], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[184:185], v[136:137], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[186:187], v[136:137], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[188:189], v[136:137], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[192:193], v[136:137], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[196:197], v[136:137], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[200:201], v[136:137], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[208:209], v[136:137], v[236:237] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[212:213], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 16, v252
	v_lshlrev_b16_e32 v137, 8, v136
	v_lshrrev_b32_e32 v136, 16, v242
	v_lshlrev_b16_e32 v139, 8, v136
	v_lshrrev_b32_e32 v136, 16, v234
	v_lshlrev_b16_e32 v141, 8, v136
	v_lshrrev_b32_e32 v136, 16, v222
	v_lshlrev_b16_e32 v143, 8, v136
	v_lshrrev_b32_e32 v136, 16, v226
	v_lshlrev_b16_e32 v145, 8, v136
	v_lshrrev_b32_e32 v136, 16, v214
	v_lshlrev_b16_e32 v147, 8, v136
	v_lshrrev_b32_e32 v136, 16, v206
	v_lshlrev_b16_e32 v149, 8, v136
	v_lshrrev_b32_e32 v136, 16, v10
	v_lshlrev_b16_e32 v151, 8, v136
	v_lshrrev_b32_e32 v136, 16, v60
	v_lshlrev_b16_e32 v153, 8, v136
	v_lshrrev_b32_e32 v136, 16, v254
	v_lshlrev_b16_e32 v155, 8, v136
	v_lshrrev_b32_e32 v136, 16, v240
	v_lshlrev_b16_e32 v156, 8, v136
	v_lshrrev_b32_e32 v136, 16, v72
	v_lshlrev_b16_e32 v152, 8, v136
	v_lshrrev_b32_e32 v136, 16, v232
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v134, 8, v132
	v_and_b32_e32 v135, 0xff00, v132
	v_lshlrev_b16_e32 v148, 8, v136
	v_lshrrev_b32_e32 v136, 16, v224
	v_lshlrev_b32_sdwa v138, v159, v68 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v135, v135
	;;#ASMEND
	v_lshlrev_b16_e32 v144, 8, v136
	v_lshrrev_b32_e32 v136, 16, v216
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v140, 8, v136
	v_accvgpr_write_b32 a151, v1
	v_accvgpr_write_b32 a150, v0
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[140:141], v[134:135], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v1
	v_lshlrev_b32_sdwa v142, v159, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v70, a158
	v_accvgpr_write_b32 a154, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[134:135], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v71, a159
	v_accvgpr_write_b32 a159, v1
	v_accvgpr_write_b32 a158, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[134:135], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v1
	v_lshlrev_b32_sdwa v146, v159, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshrrev_b32_e32 v136, 16, v80
	v_accvgpr_write_b32 a162, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[134:135], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v155
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[160:161], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a170
	v_lshlrev_b16_e32 v136, 8, v136
	v_accvgpr_read_b32 v9, a171
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[136:137], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v147
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[176:177], v[134:135], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v159, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v186, v143
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[186:187], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a168
	v_accvgpr_read_b32 v9, a169
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[152:153], v[134:135], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v153
	;;#ASMEND
	v_lshlrev_b32_sdwa v153, v159, v76 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v153
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[166:167], v[134:135], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v147, v159, v124 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v178, v147
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[134:135], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v141
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[188:189], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a164
	v_mov_b64_e32 v[64:65], v[56:57]
	v_mov_b64_e32 v[56:57], v[10:11]
	v_mov_b64_e32 v[10:11], v[210:211]
	v_accvgpr_read_b32 v211, a147
	v_accvgpr_read_b32 v9, a165
	v_accvgpr_read_b32 v210, a146
	;;#ASMSTART
	v_cvt_f32_f16 v168, v151
	;;#ASMEND
	v_pk_fma_f32 v[220:221], v[168:169], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v145
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[180:181], v[134:135], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v141, v159, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v141
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[192:193], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a160
	v_lshlrev_b32_sdwa v154, v159, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v9, a161
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[154:155], v[134:135], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v155, v159, v64 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v155
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[162:163], v[134:135], v[228:229] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v149
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[172:173], v[134:135], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v145, v159, v218 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v145
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[182:183], v[134:135], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v139
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[196:197], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a156
	v_accvgpr_read_b32 v127, a167
	v_accvgpr_read_b32 v9, a157
	v_mov_b64_e32 v[62:63], v[60:61]
	v_accvgpr_read_b32 v60, a166
	v_lshlrev_b32_sdwa v139, v159, v244 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v139
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[200:201], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a152
	v_accvgpr_read_b32 v249, a149
	v_accvgpr_read_b32 v61, a167
	v_accvgpr_write_b32 a167, v1
	v_lshlrev_b32_sdwa v150, v159, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v2, a108
	v_accvgpr_read_b32 v9, a153
	v_accvgpr_read_b32 v248, a148
	v_accvgpr_write_b32 a166, v0
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[148:149], v[134:135], v[32:33] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[12:13], v[6:7]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[150:151], v[134:135], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[156:157], v[134:135], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v157, v159, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v157
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[158:159], v[134:135], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[164:165], v[134:135], v[250:251] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v151, v159, v74 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v151
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[134:135], v[194:195] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v149, v159, v202 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v149
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[174:175], v[134:135], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[184:185], v[134:135], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v137
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[208:209], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v137, v159, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v212, v137
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[212:213], v[134:135], v[190:191] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v132
	v_lshlrev_b16_e32 v134, 8, v134
	v_lshlrev_b32_sdwa v132, v159, v132 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v135, v132
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[138:139], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a109
	v_accvgpr_write_b32 a109, v15
	v_accvgpr_write_b32 a108, v14
	v_pk_fma_f32 v[14:15], v[140:141], v[134:135], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[144:145], v[134:135], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[164:165], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v87, a11
	v_accvgpr_write_b32 a39, v15
	v_accvgpr_read_b32 v86, a10
	v_accvgpr_write_b32 a38, v14
	v_pk_fma_f32 v[14:15], v[142:143], v[134:135], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[168:169], v[134:135], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[178:179], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[188:189], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v87, a9
	v_accvgpr_read_b32 v86, a8
	v_pk_fma_f32 v[18:19], v[170:171], v[134:135], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[180:181], v[134:135], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[192:193], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v87, a7
	v_accvgpr_read_b32 v86, a6
	v_mov_b64_e32 v[54:55], v[240:241]
	v_pk_fma_f32 v[240:241], v[146:147], v[134:135], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[162:163], v[134:135], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[174:175], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[184:185], v[134:135], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[200:201], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v87, a5
	v_accvgpr_write_b32 a147, v15
	v_accvgpr_read_b32 v86, a4
	v_accvgpr_write_b32 a146, v14
	v_pk_fma_f32 v[14:15], v[176:177], v[134:135], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[186:187], v[134:135], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[208:209], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v87, a3
	v_pk_fma_f32 v[136:137], v[136:137], v[134:135], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v86, a2
	v_lshlrev_b16_e32 v132, 8, v133
	v_mov_b64_e32 v[58:59], v[224:225]
	v_accvgpr_write_b32 a0, v136
	v_pk_fma_f32 v[224:225], v[148:149], v[134:135], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[150:151], v[134:135], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[152:153], v[134:135], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[154:155], v[134:135], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[156:157], v[134:135], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[158:159], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[160:161], v[134:135], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[166:167], v[134:135], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[172:173], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[182:183], v[134:135], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[196:197], v[134:135], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[212:213], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v132
	;;#ASMEND
	v_lshrrev_b32_e32 v132, 24, v80
	v_accvgpr_write_b32 a1, v137
	v_lshlrev_b16_e32 v137, 8, v132
	v_and_b32_e32 v132, 0xff000000, v68
	v_lshrrev_b32_e32 v139, 16, v132
	v_lshrrev_b32_e32 v132, 24, v70
	v_lshlrev_b16_e32 v141, 8, v132
	v_and_b32_e32 v132, 0xff000000, v10
	v_lshrrev_b32_e32 v143, 16, v132
	v_lshrrev_b32_e32 v132, 24, v58
	v_lshlrev_b16_e32 v145, 8, v132
	v_and_b32_e32 v132, 0xff000000, v60
	v_lshrrev_b32_e32 v147, 16, v132
	v_lshrrev_b32_e32 v132, 24, v232
	v_lshlrev_b16_e32 v149, 8, v132
	v_and_b32_e32 v132, 0xff000000, v12
	v_lshrrev_b32_e32 v151, 16, v132
	v_lshrrev_b32_e32 v132, 24, v72
	v_lshlrev_b16_e32 v153, 8, v132
	v_and_b32_e32 v132, 0xff000000, v210
	v_lshrrev_b32_e32 v155, 16, v132
	v_lshrrev_b32_e32 v132, 24, v54
	v_lshlrev_b16_e32 v157, 8, v132
	v_and_b32_e32 v132, 0xff000000, v2
	v_lshrrev_b32_e32 v10, 16, v132
	v_lshrrev_b32_e32 v132, 24, v254
	v_lshlrev_b16_e32 v161, 8, v132
	v_and_b32_e32 v132, 0xff000000, v64
	v_lshrrev_b32_e32 v163, 16, v132
	v_lshrrev_b32_e32 v132, 24, v62
	v_lshlrev_b16_e32 v165, 8, v132
	v_and_b32_e32 v132, 0xff000000, v76
	v_lshrrev_b32_e32 v166, 16, v132
	v_lshrrev_b32_e32 v132, 24, v56
	v_lshlrev_b16_e32 v164, 8, v132
	v_and_b32_e32 v132, 0xff000000, v74
	v_lshrrev_b32_e32 v162, 16, v132
	v_lshrrev_b32_e32 v132, 24, v206
	v_lshlrev_b16_e32 v160, 8, v132
	v_and_b32_e32 v132, 0xff000000, v202
	v_lshrrev_b32_e32 v158, 16, v132
	v_lshrrev_b32_e32 v132, 24, v214
	v_lshlrev_b16_e32 v156, 8, v132
	v_and_b32_e32 v132, 0xff000000, v124
	v_lshrrev_b32_e32 v154, 16, v132
	v_lshrrev_b32_e32 v132, 24, v226
	v_lshlrev_b16_e32 v152, 8, v132
	v_and_b32_e32 v132, 0xff000000, v218
	v_lshrrev_b32_e32 v150, 16, v132
	v_lshrrev_b32_e32 v132, 24, v222
	v_lshlrev_b16_e32 v148, 8, v132
	v_and_b32_e32 v132, 0xff000000, v230
	v_and_b32_e32 v135, 0xff00, v133
	v_lshrrev_b32_e32 v146, 16, v132
	v_lshrrev_b32_e32 v132, 24, v234
	;;#ASMSTART
	v_cvt_f32_f16 v135, v135
	;;#ASMEND
	v_lshlrev_b16_e32 v144, 8, v132
	v_and_b32_e32 v132, 0xff000000, v238
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[156:157], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a166
	v_lshrrev_b32_e32 v142, 16, v132
	v_lshrrev_b32_e32 v132, 24, v242
	v_accvgpr_read_b32 v5, a167
	v_lshlrev_b16_e32 v140, 8, v132
	v_and_b32_e32 v132, 0xff000000, v244
	;;#ASMSTART
	v_cvt_f32_f16 v172, v161
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[172:173], v[134:135], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v147
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[186:187], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a162
	v_lshrrev_b32_e32 v138, 16, v132
	v_lshrrev_b32_e32 v132, 24, v252
	v_accvgpr_read_b32 v5, a163
	v_lshlrev_b16_e32 v136, 8, v132
	v_and_b32_e32 v132, 0xff000000, v248
	;;#ASMSTART
	v_cvt_f32_f16 v170, v163
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[170:171], v[134:135], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v145
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[188:189], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a158
	v_mov_b32_e32 v169, v3
	v_lshrrev_b32_e32 v132, 16, v132
	v_accvgpr_read_b32 v5, a159
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[134:135], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[162:163], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v165
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[134:135], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v143
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[190:191], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a154
	v_mov_b32_e32 v167, v211
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_read_b32 v5, a155
	v_accvgpr_write_b32 a4, v2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[166:167], v[134:135], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v141
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[192:193], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a150
	v_accvgpr_read_b32 v5, a151
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[136:137], v[134:135], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[138:139], v[134:135], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[140:141], v[134:135], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[142:143], v[134:135], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[144:145], v[134:135], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[146:147], v[134:135], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[148:149], v[134:135], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[150:151], v[134:135], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[152:153], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[154:155], v[134:135], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[158:159], v[134:135], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[160:161], v[134:135], v[228:229] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[164:165], v[134:135], v[220:221] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v10
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[174:175], v[134:135], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v157
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[176:177], v[134:135], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v155
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[178:179], v[134:135], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v153
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[180:181], v[134:135], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v151
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[182:183], v[134:135], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v149
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[184:185], v[134:135], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v139
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[194:195], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v137
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[196:197], v[134:135], v[236:237] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v133
	v_lshlrev_b32_sdwa v133, v159, v133 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v135, v133
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[132:133], v[134:135], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[136:137], v[134:135], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[140:141], v[134:135], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[144:145], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[156:157], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a146
	v_accvgpr_read_b32 v133, a109
	v_accvgpr_read_b32 v15, a147
	v_accvgpr_read_b32 v132, a108
	v_pk_fma_f32 v[246:247], v[162:163], v[134:135], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[190:191], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a38
	v_pk_fma_f32 v[136:137], v[194:195], v[134:135], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v133, a1
	v_accvgpr_write_b32 a2, v86
	v_accvgpr_read_b32 v15, a39
	v_accvgpr_read_b32 v132, a0
	v_accvgpr_write_b32 a3, v87
	v_pk_fma_f32 v[220:221], v[138:139], v[134:135], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[142:143], v[134:135], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[146:147], v[134:135], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[148:149], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[150:151], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[152:153], v[134:135], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[154:155], v[134:135], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[158:159], v[134:135], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[160:161], v[134:135], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[164:165], v[134:135], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[166:167], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[168:169], v[134:135], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[170:171], v[134:135], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[172:173], v[134:135], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[174:175], v[134:135], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[176:177], v[134:135], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[178:179], v[134:135], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[180:181], v[134:135], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[182:183], v[134:135], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[184:185], v[134:135], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[186:187], v[134:135], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[188:189], v[134:135], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[192:193], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[196:197], v[134:135], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v132, 8, v84
	v_and_b32_e32 v133, 0xff00, v84
	v_lshlrev_b16_e32 v134, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[134:135], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v5
	v_accvgpr_write_b32 a150, v4
	v_lshlrev_b32_e32 v4, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[4:5], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v7
	v_accvgpr_write_b32 a152, v6
	v_lshlrev_b16_e32 v5, 8, v71
	;;#ASMSTART
	v_cvt_f32_f16 v138, v5
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[138:139], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v7
	v_lshlrev_b32_e32 v5, 8, v11
	v_accvgpr_write_b32 a154, v6
	;;#ASMSTART
	v_cvt_f32_f16 v16, v5
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[16:17], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v5, 8, v59
	v_accvgpr_write_b32 a157, v7
	;;#ASMSTART
	v_cvt_f32_f16 v142, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v61
	v_accvgpr_write_b32 a156, v6
	v_pk_fma_f32 v[6:7], v[142:143], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v24, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v146, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v148, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v73
	;;#ASMSTART
	v_cvt_f32_f16 v150, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v167
	;;#ASMSTART
	v_cvt_f32_f16 v152, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v154, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v169
	;;#ASMSTART
	v_cvt_f32_f16 v156, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v255
	;;#ASMSTART
	v_cvt_f32_f16 v158, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v65
	;;#ASMSTART
	v_cvt_f32_f16 v160, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v63
	;;#ASMSTART
	v_cvt_f32_f16 v162, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v77
	;;#ASMSTART
	v_cvt_f32_f16 v164, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v166, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v75
	;;#ASMSTART
	v_cvt_f32_f16 v168, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v170, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v172, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v174, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v125
	;;#ASMSTART
	v_cvt_f32_f16 v176, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v178, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v180, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v182, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v184, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v186, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v188, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v243
	v_pk_fma_f32 v[208:209], v[160:161], v[132:133], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[162:163], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v245
	v_accvgpr_read_b32 v0, a4
	;;#ASMSTART
	v_cvt_f32_f16 v192, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v253
	v_accvgpr_read_b32 v1, a5
	v_accvgpr_write_b32 a159, v7
	v_pk_fma_f32 v[20:21], v[166:167], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v196, v5
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[196:197], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v159, v84 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_accvgpr_write_b32 a158, v6
	v_pk_fma_f32 v[240:241], v[24:25], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[146:147], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[148:149], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[150:151], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[152:153], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[154:155], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[156:157], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[158:159], v[132:133], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[164:165], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[168:169], v[132:133], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[170:171], v[132:133], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[172:173], v[132:133], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[174:175], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[176:177], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[178:179], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[180:181], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[182:183], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[184:185], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[186:187], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[188:189], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[190:191], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[192:193], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[194:195], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v133, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a2
	v_lshrrev_b32_e32 v5, 16, v84
	v_accvgpr_read_b32 v1, a3
	v_lshlrev_b16_e32 v5, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v132, v5
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[196:197], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v85
	v_pk_fma_f32 v[250:251], v[134:135], v[132:133], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[4:5], v[132:133], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[138:139], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[16:17], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[142:143], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[24:25], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[146:147], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[148:149], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[150:151], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[152:153], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[154:155], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[156:157], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[158:159], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[160:161], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[162:163], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[164:165], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[166:167], v[132:133], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[168:169], v[132:133], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[170:171], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[172:173], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[174:175], v[132:133], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[176:177], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[178:179], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[180:181], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[182:183], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[186:187], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[188:189], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[190:191], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[192:193], v[132:133], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[194:195], v[132:133], v[236:237] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v85
	;;#ASMSTART
	v_cvt_f32_f16 v132, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v249
	;;#ASMSTART
	v_cvt_f32_f16 v133, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[0:1], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v5
	v_lshrrev_b32_sdwa v8, v159, v253 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a108, v4
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[8:9], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_and_b32_e32 v9, 0xff00, v245
	v_accvgpr_write_b32 a147, v5
	;;#ASMSTART
	v_cvt_f32_f16 v130, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v243 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a146, v4
	v_pk_fma_f32 v[4:5], v[130:131], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v126, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v239
	v_pk_fma_f32 v[246:247], v[126:127], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v120, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v138, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v142, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v223 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v219
	;;#ASMSTART
	v_cvt_f32_f16 v148, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v125
	;;#ASMSTART
	v_cvt_f32_f16 v152, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v215 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v203
	;;#ASMSTART
	v_cvt_f32_f16 v156, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v207 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[100:101], v[148:149], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v75
	v_mov_b32_e32 v149, v57
	;;#ASMSTART
	v_cvt_f32_f16 v160, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v149 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v77
	v_mov_b32_e32 v189, v63
	;;#ASMSTART
	v_cvt_f32_f16 v164, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v189 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v65
	v_mov_b32_e32 v187, v255
	;;#ASMSTART
	v_cvt_f32_f16 v168, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v187 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v169
	v_mov_b32_e32 v185, v55
	;;#ASMSTART
	v_cvt_f32_f16 v172, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v185 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v167
	v_mov_b32_e32 v181, v73
	;;#ASMSTART
	v_cvt_f32_f16 v176, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v181 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v178, v9
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[178:179], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v179, v13
	v_pk_fma_f32 v[44:45], v[176:177], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_and_b32_e32 v9, 0xff00, v179
	v_mov_b32_e32 v177, v233
	v_pk_fma_f32 v[48:49], v[174:175], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v177 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v175, v61
	v_pk_fma_f32 v[52:53], v[172:173], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v175
	v_mov_b32_e32 v173, v59
	v_pk_fma_f32 v[198:199], v[170:171], v[132:133], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v173 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v171, v11
	;;#ASMSTART
	v_cvt_f32_f16 v186, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v171
	v_mov_b32_e32 v13, v71
	v_pk_fma_f32 v[236:237], v[158:159], v[132:133], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[164:165], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v13 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v165, v69
	;;#ASMSTART
	v_cvt_f32_f16 v190, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v165
	v_mov_b32_e32 v11, v81
	;;#ASMSTART
	v_cvt_f32_f16 v192, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v159, v11 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v194, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v85
	v_lshlrev_b32_sdwa v1, v159, v85 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v137, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v9
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v204
	v_pk_fma_f32 v[112:113], v[138:139], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[138:139], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v2
	;;#ASMEND
	v_lshrrev_b32_e32 v2, 16, v253
	v_pk_fma_f32 v[108:109], v[142:143], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[142:143], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v2
	v_lshrrev_b32_e32 v2, 16, v243
	v_pk_fma_f32 v[104:105], v[146:147], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[146:147], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v147, 8, v2
	v_lshrrev_b32_e32 v2, 16, v235
	v_pk_fma_f32 v[96:97], v[150:151], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[150:151], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v151, 8, v2
	v_lshrrev_b32_e32 v2, 16, v223
	v_pk_fma_f32 v[92:93], v[152:153], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[152:153], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v153, 8, v2
	v_lshrrev_b32_e32 v2, 16, v227
	v_accvgpr_write_b32 a149, v5
	v_pk_fma_f32 v[88:89], v[154:155], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[154:155], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v155, 8, v2
	v_lshrrev_b32_e32 v2, 16, v215
	v_accvgpr_write_b32 a148, v4
	v_pk_fma_f32 v[4:5], v[156:157], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[156:157], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v157, 8, v2
	v_lshrrev_b32_e32 v2, 16, v207
	v_pk_fma_f32 v[70:71], v[162:163], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v16, 8, v2
	v_lshrrev_b32_e32 v2, 16, v149
	v_pk_fma_f32 v[196:197], v[160:161], v[132:133], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a158
	v_pk_fma_f32 v[62:63], v[160:161], v[136:137], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v161, 8, v2
	v_lshrrev_b32_e32 v2, 16, v189
	v_accvgpr_read_b32 v7, a159
	v_lshlrev_b16_e32 v160, 8, v2
	v_lshrrev_b32_e32 v2, 16, v187
	v_pk_fma_f32 v[144:145], v[186:187], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a156
	v_lshlrev_b16_e32 v156, 8, v2
	v_lshrrev_b32_e32 v2, 16, v185
	v_accvgpr_read_b32 v7, a157
	v_lshlrev_b16_e32 v152, 8, v2
	v_lshrrev_b32_e32 v2, 16, v181
	v_pk_fma_f32 v[220:221], v[162:163], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[188:189], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a154
	v_pk_fma_f32 v[58:59], v[168:169], v[136:137], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v22, 8, v2
	v_lshrrev_b32_e32 v2, 16, v177
	v_accvgpr_read_b32 v7, a155
	v_lshlrev_b16_e32 v14, 8, v2
	v_lshrrev_b32_e32 v2, 16, v173
	v_pk_fma_f32 v[140:141], v[190:191], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a152
	v_accvgpr_read_b32 v54, a150
	v_lshlrev_b16_e32 v10, 8, v2
	v_lshrrev_b32_e32 v2, 16, v13
	v_accvgpr_read_b32 v7, a153
	v_accvgpr_read_b32 v55, a151
	v_pk_fma_f32 v[128:129], v[8:9], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v8, 8, v2
	v_pk_fma_f32 v[116:117], v[120:121], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[166:167], v[132:133], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[168:169], v[132:133], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[180:181], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[182:183], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[184:185], v[132:133], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[192:193], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[194:195], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v11
	v_lshlrev_b32_sdwa v9, v159, v165 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v8
	;;#ASMEND
	v_lshlrev_b32_sdwa v8, v159, v171 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v12, v159, v175 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[122:123], v[130:131], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[126:127], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[120:121], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[148:149], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[158:159], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[164:165], v[136:137], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[166:167], v[136:137], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[170:171], v[136:137], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[172:173], v[136:137], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[174:175], v[136:137], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[176:177], v[136:137], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[178:179], v[136:137], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[180:181], v[136:137], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[182:183], v[136:137], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[184:185], v[136:137], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[186:187], v[136:137], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[188:189], v[136:137], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[190:191], v[136:137], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[192:193], v[136:137], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[194:195], v[136:137], v[250:251] op_sel_hi:[0,1,1]
	v_and_b32_e32 v3, 0xff00, v204
	;;#ASMSTART
	v_cvt_f32_f16 v139, v3
	;;#ASMEND
	v_mov_b32_e32 v163, v149
	v_mov_b32_e32 v195, v189
	v_mov_b32_e32 v189, v255
	v_mov_b32_e32 v177, v173
	v_mov_b32_e32 v173, v13
	v_mov_b32_e32 v193, v11
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v2
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[142:143], v[138:139], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v9
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[146:147], v[138:139], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[140:141], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[150:151], v[138:139], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[144:145], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v28, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[28:29], v[138:139], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v20, v159, v179 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v29, v159, v167 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v32, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[32:33], v[138:139], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v36, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[36:37], v[138:139], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v40, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v65 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v77 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v75 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v203 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v125 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v219 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[82:83], v[170:171], v[138:139], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v4, a148
	;;#ASMSTART
	v_cvt_f32_f16 v182, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v239 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v5, a149
	;;#ASMSTART
	v_cvt_f32_f16 v186, v29
	;;#ASMEND
	v_lshlrev_b32_sdwa v29, v159, v245 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v190, v29
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[190:191], v[138:139], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a146
	v_accvgpr_read_b32 v5, a147
	;;#ASMSTART
	v_cvt_f32_f16 v168, v16
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v192, v143
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[192:193], v[138:139], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v29, v159, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v4, a108
	v_mov_b32_e32 v187, v185
	v_mov_b32_e32 v185, v73
	v_mov_b32_e32 v181, v233
	;;#ASMSTART
	v_cvt_f32_f16 v194, v29
	;;#ASMEND
	v_accvgpr_read_b32 v5, a109
	v_lshrrev_b32_e32 v29, 16, v204
	v_pk_fma_f32 v[6:7], v[132:133], v[138:139], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[40:41], v[138:139], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[152:153], v[138:139], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[154:155], v[138:139], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[156:157], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[158:159], v[138:139], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[138:139], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[162:163], v[138:139], v[228:229] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v161
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[164:165], v[138:139], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[166:167], v[138:139], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[168:169], v[138:139], v[236:237] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v157
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[172:173], v[138:139], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[174:175], v[138:139], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v155
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[176:177], v[138:139], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[178:179], v[138:139], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v153
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[180:181], v[138:139], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[182:183], v[138:139], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v151
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[184:185], v[138:139], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[186:187], v[138:139], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v147
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[188:189], v[138:139], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[194:195], v[138:139], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v29, 8, v29
	v_lshlrev_b32_sdwa v33, v159, v204 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v139, v33
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v138, v29
	;;#ASMEND
	v_pk_fma_f32 v[220:221], v[174:175], v[138:139], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[182:183], v[138:139], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[190:191], v[138:139], v[122:123] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v123, 24, v181
	v_pk_fma_f32 v[200:201], v[142:143], v[138:139], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[146:147], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[150:151], v[138:139], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[28:29], v[138:139], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[32:33], v[138:139], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[36:37], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[40:41], v[138:139], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[154:155], v[138:139], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[156:157], v[138:139], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[164:165], v[138:139], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[172:173], v[138:139], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[176:177], v[138:139], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[178:179], v[138:139], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[180:181], v[138:139], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[184:185], v[138:139], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[138:139], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[188:189], v[138:139], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[192:193], v[138:139], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[194:195], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v193
	v_lshrrev_b32_e32 v1, 24, v173
	v_lshrrev_b32_e32 v122, 24, v177
	v_lshrrev_b32_e32 v128, 24, v185
	v_lshrrev_b32_e32 v130, 24, v189
	v_and_b32_e32 v142, 0xff000000, v65
	v_and_b32_e32 v150, 0xff000000, v219
	v_lshrrev_b32_e32 v151, 24, v235
	v_and_b32_e32 v155, 0xff000000, v245
	v_lshrrev_b32_e32 v156, 24, v253
	v_and_b32_e32 v157, 0xff000000, v249
	v_lshlrev_b16_e32 v118, 8, v205
	v_and_b32_e32 v119, 0xff00, v205
	v_lshlrev_b16_e32 v123, 8, v123
	v_pk_fma_f32 v[26:27], v[144:145], v[138:139], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[158:159], v[138:139], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[162:163], v[138:139], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v145, 0xff000000, v203
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v119, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v158, 8, v0
	v_lshlrev_b16_e32 v162, 8, v1
	v_lshlrev_b16_e32 v164, 8, v122
	v_lshlrev_b16_e32 v1, 8, v128
	v_lshlrev_b16_e32 v173, 8, v130
	v_lshrrev_b32_e32 v174, 16, v142
	v_lshrrev_b32_e32 v142, 16, v150
	v_lshrrev_b32_e32 v130, 16, v155
	v_lshlrev_b16_e32 v128, 8, v156
	v_lshrrev_b32_e32 v0, 16, v157
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[122:123], v[118:119], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v128
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[150:151], v[118:119], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v130
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[16:17], v[118:119], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[132:133], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 24, v163
	v_lshrrev_b32_e32 v154, 24, v243
	v_accvgpr_write_b32 a109, v5
	v_pk_fma_f32 v[126:127], v[140:141], v[138:139], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[152:153], v[138:139], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[160:161], v[138:139], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[166:167], v[138:139], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[168:169], v[138:139], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[170:171], v[138:139], v[80:81] op_sel_hi:[0,1,1]
	v_and_b32_e32 v139, 0xff000000, v179
	v_lshlrev_b16_e32 v179, 8, v132
	v_lshlrev_b16_e32 v132, 8, v154
	v_accvgpr_write_b32 a108, v4
	;;#ASMSTART
	v_cvt_f32_f16 v18, v132
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[18:19], v[118:119], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 24, v215
	v_and_b32_e32 v153, 0xff000000, v239
	v_accvgpr_write_b32 a147, v5
	v_lshlrev_b16_e32 v161, 8, v134
	v_lshrrev_b32_e32 v134, 16, v153
	v_accvgpr_write_b32 a146, v4
	;;#ASMSTART
	v_cvt_f32_f16 v24, v134
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[24:25], v[118:119], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 24, v227
	v_and_b32_e32 v144, 0xff000000, v75
	v_accvgpr_write_b32 a149, v5
	v_and_b32_e32 v140, 0xff000000, v167
	v_lshrrev_b32_e32 v147, 24, v223
	v_lshrrev_b32_e32 v176, 16, v144
	v_lshlrev_b16_e32 v144, 8, v136
	v_lshlrev_b16_e32 v136, 8, v151
	v_accvgpr_write_b32 a148, v4
	;;#ASMSTART
	v_cvt_f32_f16 v116, v136
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[116:117], v[118:119], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v129, 24, v187
	v_lshrrev_b32_e32 v131, 24, v195
	v_and_b32_e32 v138, 0xff000000, v175
	v_and_b32_e32 v141, 0xff000000, v169
	v_and_b32_e32 v143, 0xff000000, v77
	v_and_b32_e32 v152, 0xff000000, v231
	v_lshrrev_b32_e32 v170, 16, v140
	v_lshlrev_b16_e32 v140, 8, v147
	v_accvgpr_write_b32 a151, v5
	v_and_b32_e32 v135, 0xff000000, v165
	v_and_b32_e32 v137, 0xff000000, v171
	v_lshrrev_b32_e32 v165, 16, v138
	v_lshlrev_b16_e32 v171, 8, v129
	v_lshrrev_b32_e32 v172, 16, v141
	v_lshlrev_b16_e32 v175, 8, v131
	v_lshrrev_b32_e32 v178, 16, v143
	v_lshrrev_b32_e32 v138, 16, v152
	v_accvgpr_write_b32 a150, v4
	;;#ASMSTART
	v_cvt_f32_f16 v112, v138
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[112:113], v[118:119], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v108, v140
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v76, v179
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[76:77], v[118:119], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v72, v178
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[72:73], v[118:119], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v175
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[68:69], v[118:119], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v205
	v_lshlrev_b32_sdwa v3, v159, v205 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v3, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[16:17], v[2:3], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v17
	v_accvgpr_write_b32 a162, v16
	v_pk_fma_f32 v[16:17], v[18:19], v[2:3], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v17
	v_accvgpr_write_b32 a164, v16
	v_pk_fma_f32 v[16:17], v[24:25], v[2:3], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a167, v17
	v_accvgpr_write_b32 a166, v16
	v_pk_fma_f32 v[16:17], v[116:117], v[2:3], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a169, v17
	v_accvgpr_write_b32 a168, v16
	v_pk_fma_f32 v[16:17], v[112:113], v[2:3], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a171, v17
	v_accvgpr_write_b32 a170, v16
	v_pk_fma_f32 v[16:17], v[108:109], v[2:3], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v5
	v_accvgpr_write_b32 a173, v17
	v_accvgpr_write_b32 a152, v4
	v_pk_fma_f32 v[4:5], v[108:109], v[118:119], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v104, v142
	;;#ASMEND
	v_accvgpr_write_b32 a172, v16
	v_pk_fma_f32 v[16:17], v[104:105], v[2:3], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v5
	v_accvgpr_write_b32 a175, v17
	v_accvgpr_write_b32 a154, v4
	v_pk_fma_f32 v[4:5], v[104:105], v[118:119], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v144
	;;#ASMEND
	v_accvgpr_write_b32 a174, v16
	v_pk_fma_f32 v[16:17], v[100:101], v[2:3], v[210:211] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff000000, v125
	v_accvgpr_write_b32 a177, v17
	v_lshrrev_b32_e32 v160, 16, v145
	v_lshrrev_b32_e32 v146, 16, v146
	v_pk_fma_f32 v[144:145], v[100:101], v[118:119], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v146
	;;#ASMEND
	v_accvgpr_write_b32 a176, v16
	v_pk_fma_f32 v[16:17], v[96:97], v[2:3], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a179, v17
	v_pk_fma_f32 v[146:147], v[96:97], v[118:119], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v92, v161
	;;#ASMEND
	v_accvgpr_write_b32 a178, v16
	v_pk_fma_f32 v[16:17], v[92:93], v[2:3], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a181, v17
	v_pk_fma_f32 v[142:143], v[92:93], v[118:119], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v160
	;;#ASMEND
	v_accvgpr_write_b32 a180, v16
	v_pk_fma_f32 v[16:17], v[88:89], v[2:3], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v133, 24, v207
	v_accvgpr_write_b32 a183, v17
	v_lshlrev_b16_e32 v168, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v84, v168
	;;#ASMEND
	v_accvgpr_write_b32 a182, v16
	v_pk_fma_f32 v[16:17], v[84:85], v[2:3], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v17
	;;#ASMSTART
	v_cvt_f32_f16 v80, v176
	;;#ASMEND
	v_accvgpr_write_b32 a184, v16
	v_pk_fma_f32 v[16:17], v[80:81], v[2:3], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a187, v17
	v_accvgpr_write_b32 a186, v16
	v_pk_fma_f32 v[16:17], v[76:77], v[2:3], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a189, v17
	v_accvgpr_write_b32 a188, v16
	v_pk_fma_f32 v[16:17], v[68:69], v[2:3], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v17
	;;#ASMSTART
	v_cvt_f32_f16 v64, v174
	;;#ASMEND
	v_accvgpr_write_b32 a190, v16
	v_pk_fma_f32 v[16:17], v[64:65], v[2:3], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a193, v17
	;;#ASMSTART
	v_cvt_f32_f16 v60, v173
	;;#ASMEND
	v_accvgpr_write_b32 a192, v16
	v_pk_fma_f32 v[16:17], v[60:61], v[2:3], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v57, 16, v135
	v_accvgpr_write_b32 a195, v17
	;;#ASMSTART
	v_cvt_f32_f16 v56, v172
	;;#ASMEND
	v_accvgpr_write_b32 a194, v16
	v_pk_fma_f32 v[16:17], v[56:57], v[2:3], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a197, v17
	v_pk_fma_f32 v[188:189], v[56:57], v[118:119], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v52, v171
	;;#ASMEND
	v_accvgpr_write_b32 a196, v16
	v_pk_fma_f32 v[16:17], v[52:53], v[2:3], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v17
	v_pk_fma_f32 v[228:229], v[52:53], v[118:119], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v48, v170
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[122:123], v[2:3], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a198, v16
	v_pk_fma_f32 v[16:17], v[48:49], v[2:3], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v75
	v_accvgpr_write_b32 a201, v17
	v_lshrrev_b32_e32 v163, 16, v137
	v_lshrrev_b32_e32 v166, 16, v139
	v_pk_fma_f32 v[234:235], v[48:49], v[118:119], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v44, v1
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[44:45], v[118:119], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v22, v166
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[22:23], v[118:119], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v123
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[20:21], v[118:119], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v14, v165
	;;#ASMEND
	v_pk_fma_f32 v[242:243], v[14:15], v[118:119], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v12, v164
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[12:13], v[118:119], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v10, v163
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[10:11], v[118:119], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v8, v162
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[8:9], v[118:119], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v226, v57
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[226:227], v[118:119], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v230, v158
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[230:231], v[118:119], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a158, v74
	v_pk_fma_f32 v[74:75], v[150:151], v[2:3], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[72:73], v[2:3], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a200, v16
	v_pk_fma_f32 v[16:17], v[44:45], v[2:3], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[22:23], v[2:3], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[20:21], v[2:3], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[14:15], v[2:3], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[12:13], v[2:3], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[10:11], v[2:3], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[8:9], v[2:3], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[226:227], v[2:3], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[230:231], v[2:3], v[200:201] op_sel_hi:[0,1,1]
	ds_read2st64_b32 v[2:3], v183 offset0:112 offset1:113
	ds_read2st64_b32 v[150:151], v183 offset0:114 offset1:115
	ds_read2st64_b32 v[254:255], v183 offset0:116 offset1:117
	ds_read2st64_b32 a[204:205], v183 offset0:118 offset1:119
	scratch_load_dwordx4 v[204:207], off, off offset:308
	scratch_load_dwordx4 v[192:195], off, off offset:292
	v_accvgpr_write_b32 a157, v5
	v_accvgpr_write_b32 a156, v4
	v_pk_fma_f32 v[4:5], v[60:61], v[118:119], v[198:199] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[198:201], off, off offset:324
	scratch_load_dwordx4 v[216:219], off, off offset:340
	v_pk_fma_f32 v[132:133], v[80:81], v[118:119], v[208:209] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[208:211], off, off offset:356
	scratch_load_dwordx4 v[220:223], off, off offset:372
	scratch_load_dwordx4 v[178:181], off, off offset:388
	v_accvgpr_read_b32 v10, a80
	v_accvgpr_read_b32 v249, a87
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v8, 8, v2
	v_and_b32_e32 v9, 0xff00, v2
	v_accvgpr_read_b32 v11, a81
	v_lshlrev_b16_e32 v10, 8, v10
	v_accvgpr_read_b32 v246, a84
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v9, v9
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[10:11], v[8:9], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v246
	;;#ASMSTART
	v_cvt_f32_f16 v182, v11
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[64:65], v[118:119], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v215, a105
	v_accvgpr_read_b32 v212, a102
	v_accvgpr_write_b32 a207, v7
	v_accvgpr_read_b32 v214, a104
	v_accvgpr_read_b32 v213, a103
	v_accvgpr_write_b32 a206, v6
	v_pk_fma_f32 v[6:7], v[182:183], v[8:9], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v248, a86
	v_accvgpr_read_b32 v247, a85
	v_accvgpr_write_b32 a85, v7
	v_accvgpr_write_b32 a84, v6
	v_accvgpr_read_b32 v227, a133
	v_accvgpr_read_b32 v224, a130
	v_accvgpr_read_b32 v177, a129
	v_accvgpr_read_b32 v174, a126
	v_accvgpr_read_b32 v187, a137
	v_accvgpr_read_b32 v184, a134
	v_accvgpr_read_b32 v171, a141
	v_accvgpr_read_b32 v168, a138
	v_accvgpr_read_b32 v167, a145
	v_accvgpr_read_b32 v164, a142
	v_accvgpr_write_b32 a161, v75
	v_accvgpr_write_b32 a160, v74
	v_pk_fma_f32 v[134:135], v[84:85], v[118:119], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[88:89], v[118:119], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v36, a88
	v_accvgpr_read_b32 v32, a60
	v_accvgpr_read_b32 v28, a64
	v_accvgpr_read_b32 v24, a68
	v_accvgpr_read_b32 v20, a72
	v_accvgpr_write_b32 a203, v17
	v_accvgpr_write_b32 a202, v16
	v_accvgpr_read_b32 v16, a76
	v_accvgpr_read_b32 v12, a82
	v_accvgpr_read_b32 v13, a83
	v_accvgpr_read_b32 v12, a108
	v_accvgpr_read_b32 v13, a109
	v_accvgpr_read_b32 v17, a77
	v_accvgpr_read_b32 v18, a78
	v_accvgpr_read_b32 v19, a79
	v_accvgpr_read_b32 v226, a132
	v_accvgpr_read_b32 v225, a131
	v_accvgpr_read_b32 v166, a144
	v_accvgpr_read_b32 v165, a143
	v_accvgpr_read_b32 v176, a128
	v_accvgpr_read_b32 v175, a127
	v_accvgpr_read_b32 v33, a61
	v_accvgpr_read_b32 v34, a62
	v_accvgpr_read_b32 v35, a63
	v_accvgpr_read_b32 v29, a65
	v_accvgpr_read_b32 v30, a66
	v_accvgpr_read_b32 v31, a67
	v_accvgpr_read_b32 v25, a69
	v_accvgpr_read_b32 v26, a70
	v_accvgpr_read_b32 v27, a71
	s_waitcnt vmcnt(6)
	v_lshlrev_b16_e32 v11, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v56, v11
	;;#ASMEND
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v11, 8, v192
	;;#ASMSTART
	v_cvt_f32_f16 v60, v11
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[60:61], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	v_lshlrev_b16_e32 v11, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v64, v11
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[64:65], v[8:9], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v1
	v_accvgpr_write_b32 a102, v0
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v11, 8, v198
	;;#ASMSTART
	v_cvt_f32_f16 v68, v11
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[68:69], v[8:9], v[242:243] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_pk_fma_f32 v[6:7], v[56:57], v[8:9], v[250:251] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v0
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v11, 8, v216
	;;#ASMSTART
	v_cvt_f32_f16 v76, v11
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[76:77], v[8:9], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v7
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_write_b32 a86, v6
	v_accvgpr_write_b32 a104, v0
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v11, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v0, v11
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[0:1], v[8:9], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v7
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v11, 8, v220
	v_accvgpr_write_b32 a106, v6
	;;#ASMSTART
	v_cvt_f32_f16 v42, v11
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[42:43], v[8:9], v[236:237] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v11, 8, v178
	v_accvgpr_write_b32 a9, v7
	;;#ASMSTART
	v_cvt_f32_f16 v46, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v224
	v_accvgpr_write_b32 a8, v6
	v_pk_fma_f32 v[6:7], v[46:47], v[8:9], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v50, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v174
	v_accvgpr_read_b32 v237, a125
	;;#ASMSTART
	v_cvt_f32_f16 v54, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v184
	v_accvgpr_read_b32 v234, a122
	;;#ASMSTART
	v_cvt_f32_f16 v58, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v234
	v_accvgpr_read_b32 v241, a121
	v_pk_fma_f32 v[4:5], v[58:59], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v62, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v168
	v_accvgpr_read_b32 v238, a118
	v_accvgpr_write_b32 a17, v5
	;;#ASMSTART
	v_cvt_f32_f16 v66, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v238
	v_accvgpr_read_b32 v245, a117
	v_accvgpr_write_b32 a16, v4
	v_pk_fma_f32 v[4:5], v[62:63], v[8:9], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v70, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v164
	v_accvgpr_read_b32 v242, a114
	v_accvgpr_read_b32 v125, a113
	v_accvgpr_write_b32 a11, v7
	;;#ASMSTART
	v_cvt_f32_f16 v74, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v242
	v_accvgpr_read_b32 v122, a110
	v_accvgpr_read_b32 v253, a99
	v_accvgpr_write_b32 a10, v6
	v_pk_fma_f32 v[6:7], v[50:51], v[8:9], v[228:229] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v122
	v_accvgpr_read_b32 v250, a96
	v_accvgpr_read_b32 v231, a95
	;;#ASMSTART
	v_cvt_f32_f16 v82, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v250
	v_accvgpr_read_b32 v228, a92
	v_accvgpr_write_b32 a19, v5
	;;#ASMSTART
	v_cvt_f32_f16 v86, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v228
	v_accvgpr_write_b32 a18, v4
	;;#ASMSTART
	v_cvt_f32_f16 v90, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v36
	v_accvgpr_read_b32 v4, a156
	;;#ASMSTART
	v_cvt_f32_f16 v92, v11
	;;#ASMEND
	v_lshlrev_b16_e32 v11, 8, v32
	v_accvgpr_read_b32 v5, a157
	;;#ASMSTART
	v_cvt_f32_f16 v96, v11
	;;#ASMEND
	v_lshlrev_b32_e32 v11, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v100, v11
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[100:101], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a154
	v_accvgpr_read_b32 v5, a155
	v_lshlrev_b16_e32 v11, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v104, v11
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[104:105], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a152
	v_accvgpr_read_b32 v5, a153
	v_lshlrev_b32_e32 v11, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v108, v11
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[108:109], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a150
	v_accvgpr_read_b32 v5, a151
	v_pk_fma_f32 v[172:173], v[70:71], v[8:9], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[86:87], v[8:9], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[90:91], v[8:9], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v11, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v112, v11
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[112:113], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v143, a59
	v_accvgpr_read_b32 v4, a148
	v_accvgpr_write_b32 a13, v7
	v_accvgpr_read_b32 v140, a56
	v_accvgpr_read_b32 v5, a149
	v_accvgpr_write_b32 a12, v6
	v_pk_fma_f32 v[6:7], v[54:55], v[8:9], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[92:93], v[8:9], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[96:97], v[8:9], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v116, v11
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[116:117], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v147, a55
	v_accvgpr_read_b32 v4, a146
	v_accvgpr_write_b32 a15, v7
	v_accvgpr_read_b32 v144, a52
	v_accvgpr_read_b32 v5, a147
	v_accvgpr_write_b32 a14, v6
	v_pk_fma_f32 v[196:197], v[66:67], v[8:9], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[74:75], v[8:9], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v11, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v120, v11
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[120:121], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a48
	v_accvgpr_read_b32 v131, a43
	v_lshlrev_b32_e32 v11, 8, v4
	v_accvgpr_read_b32 v128, a40
	;;#ASMSTART
	v_cvt_f32_f16 v126, v11
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[126:127], v[8:9], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v11, 8, v128
	v_accvgpr_read_b32 v12, a44
	v_pk_fma_f32 v[88:89], v[78:79], v[8:9], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[82:83], v[8:9], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v11
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[132:133], v[8:9], v[232:233] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v11, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v134, v11
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[134:135], v[8:9], v[202:203] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 16, v2
	v_lshlrev_b16_e32 v8, 8, v8
	v_lshlrev_b32_sdwa v2, v159, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v9, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[8:9], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v1
	v_accvgpr_write_b32 a78, v0
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_read_b32 v1, a203
	v_pk_fma_f32 v[0:1], v[42:43], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v230, a94
	v_accvgpr_read_b32 v229, a93
	v_accvgpr_write_b32 a93, v1
	v_accvgpr_write_b32 a92, v0
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_read_b32 v1, a201
	v_pk_fma_f32 v[0:1], v[46:47], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a94, v0
	v_accvgpr_read_b32 v0, a198
	v_accvgpr_read_b32 v1, a199
	v_pk_fma_f32 v[0:1], v[50:51], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v1
	v_accvgpr_write_b32 a132, v0
	v_accvgpr_read_b32 v0, a196
	v_accvgpr_read_b32 v1, a197
	v_pk_fma_f32 v[0:1], v[54:55], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v1
	v_accvgpr_write_b32 a144, v0
	v_accvgpr_read_b32 v0, a194
	v_accvgpr_read_b32 v1, a195
	v_pk_fma_f32 v[0:1], v[58:59], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v1
	v_accvgpr_write_b32 a146, v0
	v_accvgpr_read_b32 v0, a192
	v_accvgpr_read_b32 v1, a193
	v_pk_fma_f32 v[0:1], v[62:63], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v1
	v_accvgpr_write_b32 a148, v0
	v_accvgpr_read_b32 v0, a190
	v_accvgpr_read_b32 v1, a191
	v_pk_fma_f32 v[0:1], v[66:67], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v1
	v_accvgpr_write_b32 a142, v0
	v_pk_fma_f32 v[0:1], v[70:71], v[8:9], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v1
	v_accvgpr_write_b32 a150, v0
	v_accvgpr_read_b32 v0, a188
	v_accvgpr_read_b32 v1, a189
	v_pk_fma_f32 v[0:1], v[74:75], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v1
	v_accvgpr_write_b32 a126, v0
	v_accvgpr_read_b32 v0, a186
	v_accvgpr_read_b32 v1, a187
	v_pk_fma_f32 v[0:1], v[78:79], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v1
	v_accvgpr_write_b32 a130, v0
	v_accvgpr_read_b32 v0, a184
	v_accvgpr_read_b32 v1, a185
	v_pk_fma_f32 v[232:233], v[82:83], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a182
	v_accvgpr_read_b32 v1, a183
	v_pk_fma_f32 v[202:203], v[86:87], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a180
	v_accvgpr_read_b32 v1, a181
	v_pk_fma_f32 v[86:87], v[90:91], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a178
	v_accvgpr_read_b32 v1, a179
	v_pk_fma_f32 v[78:79], v[92:93], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a176
	v_accvgpr_read_b32 v1, a177
	v_pk_fma_f32 v[96:97], v[96:97], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a174
	v_accvgpr_read_b32 v1, a175
	v_pk_fma_f32 v[100:101], v[100:101], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a172
	v_accvgpr_read_b32 v1, a173
	v_pk_fma_f32 v[104:105], v[104:105], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a170
	v_accvgpr_read_b32 v1, a171
	v_pk_fma_f32 v[108:109], v[108:109], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a168
	v_accvgpr_read_b32 v1, a169
	v_pk_fma_f32 v[112:113], v[112:113], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a166
	v_accvgpr_read_b32 v1, a167
	v_pk_fma_f32 v[116:117], v[116:117], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a164
	v_accvgpr_read_b32 v1, a165
	v_pk_fma_f32 v[50:51], v[120:121], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a162
	v_accvgpr_read_b32 v1, a163
	v_pk_fma_f32 v[120:121], v[126:127], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a160
	v_pk_fma_f32 v[10:11], v[10:11], v[8:9], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a161
	v_accvgpr_read_b32 v146, a54
	v_accvgpr_read_b32 v145, a53
	v_accvgpr_write_b32 a53, v11
	v_pk_fma_f32 v[126:127], v[132:133], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a158
	v_lshlrev_b16_e32 v2, 8, v3
	v_accvgpr_write_b32 a52, v10
	v_pk_fma_f32 v[10:11], v[182:183], v[8:9], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a159
	v_and_b32_e32 v133, 0xff00, v3
	;;#ASMSTART
	v_cvt_f32_f16 v132, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v12
	v_accvgpr_read_b32 v142, a58
	v_accvgpr_read_b32 v141, a57
	v_accvgpr_write_b32 a57, v11
	v_pk_fma_f32 v[46:47], v[134:135], v[8:9], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a56, v10
	v_pk_fma_f32 v[10:11], v[56:57], v[8:9], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v1
	v_lshrrev_b32_sdwa v134, v159, v128 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a61, v11
	v_accvgpr_write_b32 a54, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[132:133], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a60, v10
	v_pk_fma_f32 v[10:11], v[60:61], v[8:9], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v1
	v_accvgpr_write_b32 a65, v11
	v_accvgpr_write_b32 a58, v0
	v_and_b32_e32 v135, 0xff00, v4
	;;#ASMSTART
	v_cvt_f32_f16 v136, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[136:137], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a64, v10
	v_pk_fma_f32 v[10:11], v[64:65], v[8:9], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v1
	v_accvgpr_write_b32 a69, v11
	v_accvgpr_mov_b32 a30, a48
	v_accvgpr_write_b32 a62, v0
	v_lshrrev_b32_sdwa v135, v159, v144 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v138, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a49
	v_accvgpr_read_b32 v6, a50
	v_accvgpr_read_b32 v7, a51
	v_accvgpr_write_b32 a68, v10
	v_pk_fma_f32 v[10:11], v[68:69], v[8:9], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a31, a49
	v_accvgpr_mov_b32 a32, a50
	v_accvgpr_mov_b32 a33, a51
	v_accvgpr_write_b32 a67, v1
	v_accvgpr_write_b32 a48, v140
	v_accvgpr_read_b32 v21, a73
	v_accvgpr_read_b32 v22, a74
	v_accvgpr_read_b32 v23, a75
	v_accvgpr_write_b32 a73, v11
	v_accvgpr_write_b32 a66, v0
	v_and_b32_e32 v135, 0xff00, v140
	v_accvgpr_write_b32 a49, v141
	v_accvgpr_write_b32 a50, v142
	v_accvgpr_write_b32 a51, v143
	;;#ASMSTART
	v_cvt_f32_f16 v140, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[140:141], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a72, v10
	v_pk_fma_f32 v[10:11], v[76:77], v[8:9], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v1
	v_accvgpr_read_b32 v13, a45
	v_accvgpr_write_b32 a75, v11
	v_accvgpr_write_b32 a70, v0
	v_lshrrev_b32_sdwa v135, v159, v16 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a74, v10
	v_mov_b64_e32 v[10:11], v[144:145]
	v_accvgpr_write_b32 a77, v1
	v_mov_b64_e32 v[12:13], v[146:147]
	v_accvgpr_write_b32 a76, v0
	v_and_b32_e32 v135, 0xff00, v20
	;;#ASMSTART
	v_cvt_f32_f16 v144, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v37, a89
	v_accvgpr_read_b32 v38, a90
	v_accvgpr_read_b32 v39, a91
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_write_b32 a88, v0
	v_lshrrev_b32_sdwa v135, v159, v24 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v1
	v_accvgpr_write_b32 a90, v0
	v_and_b32_e32 v135, 0xff00, v28
	;;#ASMSTART
	v_cvt_f32_f16 v148, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	v_lshrrev_b32_sdwa v135, v159, v32 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_accvgpr_write_b32 a38, v0
	v_and_b32_e32 v135, 0xff00, v36
	;;#ASMSTART
	v_cvt_f32_f16 v154, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	v_lshrrev_b32_sdwa v135, v159, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v156, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[132:133], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_accvgpr_write_b32 a6, v0
	v_and_b32_e32 v135, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v158, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[132:133], v[162:163] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_lshrrev_b32_sdwa v135, v159, v122 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v160, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v244, a116
	v_accvgpr_read_b32 v243, a115
	v_accvgpr_write_b32 a115, v1
	v_accvgpr_write_b32 a114, v0
	v_and_b32_e32 v135, 0xff00, v242
	;;#ASMSTART
	v_cvt_f32_f16 v162, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v240, a120
	v_accvgpr_read_b32 v239, a119
	v_accvgpr_write_b32 a119, v1
	v_mov_b64_e32 v[6:7], v[164:165]
	v_accvgpr_read_b32 v74, a110
	v_accvgpr_write_b32 a118, v0
	v_mov_b64_e32 v[8:9], v[166:167]
	v_lshrrev_b32_sdwa v135, v159, v6 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v164, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[132:133], v[188:189] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v124, a112
	v_accvgpr_read_b32 v123, a111
	v_accvgpr_read_b32 v75, a111
	v_accvgpr_read_b32 v76, a112
	v_accvgpr_read_b32 v77, a113
	v_accvgpr_write_b32 a111, v1
	v_accvgpr_write_b32 a110, v0
	v_and_b32_e32 v135, 0xff00, v238
	;;#ASMSTART
	v_cvt_f32_f16 v166, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[132:133], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v236, a124
	v_accvgpr_read_b32 v235, a123
	v_accvgpr_read_b32 v130, a42
	v_accvgpr_read_b32 v129, a41
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_read_b32 v252, a98
	v_accvgpr_read_b32 v251, a97
	v_accvgpr_write_b32 a122, v0
	v_accvgpr_read_b32 v128, a138
	v_accvgpr_read_b32 v0, a18
	v_accvgpr_read_b32 v170, a140
	v_mov_b64_e32 v[70:71], v[228:229]
	v_lshrrev_b32_sdwa v135, v159, v128 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[252:253], v[236:237]
	v_accvgpr_read_b32 v1, a19
	v_mov_b64_e32 v[72:73], v[230:231]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v234
	v_mov_b64_e32 v[250:251], v[234:235]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v135
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[170:171], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v231, a137
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v228, a134
	v_accvgpr_read_b32 v1, a17
	v_lshrrev_b32_sdwa v135, v159, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v135
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[172:173], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_write_b32 a18, v174
	v_accvgpr_read_b32 v1, a15
	v_and_b32_e32 v135, 0xff00, v174
	v_accvgpr_write_b32 a19, v175
	v_accvgpr_write_b32 a20, v176
	v_accvgpr_write_b32 a21, v177
	;;#ASMSTART
	v_cvt_f32_f16 v174, v135
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[174:175], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v1, a13
	v_lshrrev_b32_sdwa v135, v159, v224 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v135
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[176:177], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_write_b32 a14, v178
	v_accvgpr_read_b32 v1, a11
	v_and_b32_e32 v135, 0xff00, v178
	v_accvgpr_write_b32 a15, v179
	v_accvgpr_write_b32 a16, v180
	v_accvgpr_write_b32 a17, v181
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[178:179], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v1, a9
	v_accvgpr_read_b32 v40, a40
	v_lshrrev_b32_sdwa v135, v159, v220 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v135
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[180:181], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v41, a41
	v_accvgpr_read_b32 v42, a42
	v_accvgpr_read_b32 v43, a43
	v_mov_b64_e32 v[84:85], v[38:39]
	v_accvgpr_write_b32 a40, v242
	v_accvgpr_read_b32 v1, a107
	v_mov_b64_e32 v[82:83], v[36:37]
	v_accvgpr_write_b32 a41, v243
	v_accvgpr_write_b32 a42, v244
	v_accvgpr_write_b32 a43, v245
	v_and_b32_e32 v135, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v182, v135
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[182:183], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[244:245], v[218:219]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v185, a135
	v_mov_b64_e32 v[242:243], v[216:217]
	v_accvgpr_read_b32 v1, a105
	v_lshrrev_b32_sdwa v135, v159, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v135
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[184:185], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v186, a136
	v_accvgpr_write_b32 a10, v208
	v_accvgpr_read_b32 v1, a5
	v_accvgpr_write_b32 a11, v209
	v_accvgpr_write_b32 a12, v210
	v_accvgpr_write_b32 a13, v211
	v_and_b32_e32 v135, 0xff00, v198
	;;#ASMSTART
	v_cvt_f32_f16 v186, v135
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[186:187], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_mov_b64_e32 v[210:211], v[194:195]
	v_accvgpr_read_b32 v14, a46
	v_accvgpr_read_b32 v15, a47
	v_mov_b64_e32 v[60:61], v[26:27]
	v_mov_b64_e32 v[92:93], v[30:31]
	v_mov_b64_e32 v[68:69], v[34:35]
	v_lshrrev_b32_sdwa v135, v159, v212 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v1, a103
	v_mov_b64_e32 v[208:209], v[192:193]
	v_accvgpr_write_b32 a37, v23
	v_mov_b64_e32 v[58:59], v[24:25]
	v_mov_b64_e32 v[90:91], v[28:29]
	v_mov_b64_e32 v[66:67], v[32:33]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[188:189], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v135, 0xff00, v208
	v_accvgpr_read_b32 v0, a100
	v_mov_b64_e32 v[26:27], v[204:205]
	v_accvgpr_read_b32 v14, a84
	v_mov_b64_e32 v[56:57], v[18:19]
	v_accvgpr_write_b32 a36, v22
	v_accvgpr_write_b32 a35, v21
	v_accvgpr_write_b32 a34, v20
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_accvgpr_read_b32 v1, a101
	v_lshrrev_b32_sdwa v135, v159, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[22:23], v[246:247]
	v_accvgpr_read_b32 v15, a85
	v_mov_b64_e32 v[54:55], v[16:17]
	v_pk_fma_f32 v[4:5], v[190:191], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v135
	;;#ASMEND
	v_accvgpr_read_b32 v0, a86
	v_and_b32_e32 v135, 0xff00, v22
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[194:195], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a206
	v_accvgpr_read_b32 v169, a139
	v_accvgpr_read_b32 v1, a87
	v_accvgpr_read_b32 v18, a80
	v_accvgpr_read_b32 v15, a207
	v_pk_fma_f32 v[118:119], v[168:169], v[132:133], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[192:193], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v159, v18 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v135
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[196:197], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v3
	v_lshlrev_b32_sdwa v3, v159, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v133, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v3
	v_accvgpr_mov_b32 a22, a96
	v_accvgpr_write_b32 a8, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a23, a97
	v_accvgpr_mov_b32 a24, a98
	v_accvgpr_mov_b32 a25, a99
	v_accvgpr_write_b32 a97, v3
	v_accvgpr_write_b32 a96, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v3
	v_accvgpr_write_b32 a98, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v3
	v_accvgpr_write_b32 a102, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v3
	v_accvgpr_write_b32 a106, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v3
	v_accvgpr_write_b32 a112, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v3
	v_accvgpr_write_b32 a116, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v3
	v_accvgpr_write_b32 a120, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v3
	v_accvgpr_write_b32 a124, v2
	v_pk_fma_f32 v[2:3], v[152:153], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v3
	v_accvgpr_write_b32 a128, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v230, a136
	v_accvgpr_read_b32 v229, a135
	v_accvgpr_write_b32 a135, v3
	v_accvgpr_write_b32 a134, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v129, a139
	v_accvgpr_read_b32 v130, a140
	v_accvgpr_read_b32 v131, a141
	v_accvgpr_write_b32 a139, v3
	v_accvgpr_write_b32 a138, v2
	v_pk_fma_f32 v[2:3], v[158:159], v[132:133], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v3
	v_accvgpr_write_b32 a140, v2
	v_pk_fma_f32 v[2:3], v[160:161], v[132:133], v[232:233] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v3
	v_accvgpr_write_b32 a136, v2
	v_accvgpr_read_b32 v2, a130
	v_accvgpr_read_b32 v3, a131
	v_pk_fma_f32 v[2:3], v[162:163], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v3
	v_accvgpr_write_b32 a130, v2
	v_accvgpr_read_b32 v2, a126
	v_accvgpr_read_b32 v3, a127
	v_pk_fma_f32 v[2:3], v[164:165], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v3
	v_accvgpr_write_b32 a126, v2
	v_accvgpr_read_b32 v2, a150
	v_accvgpr_write_b32 a26, v238
	v_accvgpr_read_b32 v3, a151
	v_accvgpr_write_b32 a27, v239
	v_accvgpr_write_b32 a28, v240
	v_accvgpr_write_b32 a29, v241
	v_pk_fma_f32 v[238:239], v[166:167], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a142
	v_accvgpr_read_b32 v3, a143
	v_pk_fma_f32 v[2:3], v[168:169], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v3
	v_accvgpr_write_b32 a142, v2
	v_accvgpr_read_b32 v2, a148
	v_accvgpr_read_b32 v3, a149
	v_pk_fma_f32 v[240:241], v[170:171], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a146
	v_accvgpr_read_b32 v3, a147
	v_pk_fma_f32 v[202:203], v[172:173], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a144
	v_accvgpr_read_b32 v3, a145
	v_pk_fma_f32 v[120:121], v[174:175], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a132
	v_accvgpr_read_b32 v3, a133
	v_pk_fma_f32 v[116:117], v[176:177], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a94
	v_accvgpr_read_b32 v3, a95
	v_pk_fma_f32 v[112:113], v[178:179], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a92
	v_accvgpr_read_b32 v3, a93
	v_pk_fma_f32 v[108:109], v[180:181], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a78
	v_accvgpr_read_b32 v3, a79
	v_pk_fma_f32 v[104:105], v[182:183], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a74
	v_accvgpr_read_b32 v3, a75
	v_pk_fma_f32 v[100:101], v[184:185], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a72
	v_accvgpr_read_b32 v3, a73
	v_pk_fma_f32 v[98:99], v[186:187], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a68
	v_accvgpr_read_b32 v3, a69
	v_pk_fma_f32 v[96:97], v[188:189], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a64
	v_accvgpr_read_b32 v3, a65
	v_pk_fma_f32 v[50:51], v[190:191], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a60
	v_accvgpr_read_b32 v3, a61
	v_pk_fma_f32 v[46:47], v[192:193], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a56
	v_accvgpr_read_b32 v3, a57
	v_pk_fma_f32 v[52:53], v[194:195], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a52
	v_accvgpr_read_b32 v3, a53
	v_pk_fma_f32 v[94:95], v[196:197], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v40
	v_lshlrev_b16_e32 v133, 8, v132
	v_lshrrev_b32_e32 v132, 16, v10
	v_lshlrev_b16_e32 v135, 8, v132
	v_lshrrev_b32_e32 v132, 16, v54
	v_lshlrev_b16_e32 v137, 8, v132
	v_lshrrev_b32_e32 v132, 16, v58
	v_lshlrev_b16_e32 v139, 8, v132
	v_lshrrev_b32_e32 v132, 16, v66
	v_lshlrev_b16_e32 v141, 8, v132
	v_lshrrev_b32_e32 v132, 16, v70
	v_lshlrev_b16_e32 v143, 8, v132
	v_lshrrev_b32_e32 v132, 16, v74
	v_lshlrev_b16_e32 v145, 8, v132
	v_lshrrev_b32_e32 v132, 16, v6
	v_lshlrev_b16_e32 v147, 8, v132
	v_lshrrev_b32_e32 v132, 16, v128
	v_lshlrev_b16_e32 v149, 8, v132
	v_lshrrev_b32_e32 v132, 16, v228
	v_lshlrev_b16_e32 v153, 8, v132
	v_lshrrev_b32_e32 v132, 16, v224
	v_lshlrev_b16_e32 v154, 8, v132
	v_lshrrev_b32_e32 v132, 16, v220
	v_lshlrev_b16_e32 v148, 8, v132
	v_lshrrev_b32_e32 v132, 16, v242
	v_lshlrev_b16_e32 v144, 8, v132
	v_lshrrev_b32_e32 v132, 16, v212
	v_lshlrev_b16_e32 v140, 8, v132
	v_lshrrev_b32_e32 v132, 16, v26
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v126, 8, v150
	v_and_b32_e32 v127, 0xff00, v150
	v_lshlrev_b16_e32 v136, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[136:137], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v1
	v_mov_b64_e32 v[28:29], v[206:207]
	v_accvgpr_write_b32 a60, v0
	v_lshlrev_b32_sdwa v138, v159, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v138
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[204:205], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[80:81], v[8:9]
	v_accvgpr_write_b32 a65, v1
	v_mov_b64_e32 v[78:79], v[6:7]
	v_accvgpr_write_b32 a64, v0
	;;#ASMSTART
	v_cvt_f32_f16 v206, v140
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[206:207], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[62:63], v[198:199]
	v_mov_b32_e32 v8, 8
	v_accvgpr_write_b32 a69, v1
	v_lshlrev_b32_sdwa v142, v8, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[24:25], v[248:249]
	v_mov_b64_e32 v[248:249], v[214:215]
	v_accvgpr_write_b32 a68, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[246:247], v[212:213]
	v_accvgpr_write_b32 a73, v1
	v_accvgpr_read_b32 v215, a13
	v_accvgpr_write_b32 a72, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v212, a10
	v_accvgpr_write_b32 a75, v1
	v_lshlrev_b32_sdwa v146, v8, v212 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a74, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v1
	v_accvgpr_read_b32 v219, a17
	v_accvgpr_write_b32 a78, v0
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v216, a14
	v_accvgpr_read_b32 v19, a81
	v_accvgpr_read_b32 v20, a82
	v_accvgpr_read_b32 v21, a83
	v_accvgpr_write_b32 a81, v1
	v_lshlrev_b32_sdwa v152, v8, v216 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a80, v0
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[234:235], v[222:223]
	v_accvgpr_write_b32 a83, v1
	v_mov_b64_e32 v[232:233], v[220:221]
	v_accvgpr_write_b32 a82, v0
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v223, a21
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_read_b32 v220, a18
	v_accvgpr_write_b32 a4, v0
	v_lshlrev_b32_sdwa v155, v8, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v155
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[126:127], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v1
	v_accvgpr_write_b32 a84, v0
	;;#ASMSTART
	v_cvt_f32_f16 v158, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[126:127], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v1
	v_accvgpr_write_b32 a86, v0
	v_lshlrev_b32_sdwa v153, v8, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[126:127], v[236:237] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v18
	v_accvgpr_write_b32 a93, v1
	v_lshlrev_b16_e32 v132, 8, v132
	v_accvgpr_write_b32 a92, v0
	;;#ASMSTART
	v_cvt_f32_f16 v162, v149
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[126:127], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[126:127], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a53, v3
	v_lshlrev_b32_sdwa v134, v159, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a94, v0
	v_accvgpr_read_b32 v0, a122
	v_accvgpr_write_b32 a52, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[126:127], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a26
	v_accvgpr_read_b32 v1, a123
	v_lshlrev_b32_sdwa v149, v8, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v149
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	v_accvgpr_read_b32 v0, a110
	v_accvgpr_read_b32 v1, a111
	;;#ASMSTART
	v_cvt_f32_f16 v166, v147
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	v_mov_b64_e32 v[32:33], v[12:13]
	v_accvgpr_write_b32 a110, v0
	v_accvgpr_read_b32 v0, a118
	v_mov_b64_e32 v[30:31], v[10:11]
	v_accvgpr_read_b32 v10, a40
	v_accvgpr_read_b32 v1, a119
	v_lshlrev_b32_sdwa v147, v8, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v147
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[168:169], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v1, a115
	;;#ASMSTART
	v_cvt_f32_f16 v170, v145
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v1
	v_accvgpr_write_b32 a132, v0
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v4, a22
	v_accvgpr_read_b32 v1, a109
	v_lshlrev_b32_sdwa v145, v8, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v145
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[172:173], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v1, a7
	;;#ASMSTART
	v_cvt_f32_f16 v174, v143
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[174:175], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a2
	v_accvgpr_read_b32 v1, a3
	v_lshlrev_b32_sdwa v143, v8, v82 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[176:177], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a38
	v_accvgpr_read_b32 v1, a39
	;;#ASMSTART
	v_cvt_f32_f16 v178, v141
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[178:179], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_read_b32 v1, a1
	v_lshlrev_b32_sdwa v141, v8, v90 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v141
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[180:181], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v1, a91
	v_mov_b64_e32 v[64:65], v[200:201]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v139
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[182:183], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v201, a37
	v_accvgpr_read_b32 v0, a88
	v_accvgpr_read_b32 v198, a34
	v_accvgpr_read_b32 v1, a89
	v_lshlrev_b32_sdwa v139, v8, v198 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v139
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[184:185], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_accvgpr_write_b32 a57, v3
	v_accvgpr_read_b32 v1, a77
	v_accvgpr_read_b32 v125, a33
	v_accvgpr_write_b32 a56, v2
	;;#ASMSTART
	v_cvt_f32_f16 v186, v137
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[186:187], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a48
	v_accvgpr_read_b32 v122, a30
	v_lshlrev_b32_sdwa v137, v8, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_lshlrev_b32_sdwa v135, v8, v122 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v8, a62
	v_mov_b64_e32 v[86:87], v[128:129]
	v_accvgpr_read_b32 v103, a71
	v_accvgpr_read_b32 v9, a63
	v_mov_b64_e32 v[88:89], v[130:131]
	v_accvgpr_read_b32 v102, a70
	;;#ASMSTART
	v_cvt_f32_f16 v192, v135
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[192:193], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a58
	;;#ASMSTART
	v_cvt_f32_f16 v188, v137
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[188:189], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v103, a67
	v_accvgpr_read_b32 v9, a59
	v_accvgpr_read_b32 v102, a66
	;;#ASMSTART
	v_cvt_f32_f16 v194, v133
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[194:195], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v141, a47
	v_accvgpr_read_b32 v8, a54
	v_pk_fma_f32 v[102:103], v[190:191], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v191, 8
	v_accvgpr_read_b32 v138, a44
	v_accvgpr_read_b32 v9, a55
	v_lshlrev_b32_sdwa v133, v191, v138 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v133
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[196:197], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v126, 16, v150
	v_lshlrev_b16_e32 v126, 8, v126
	v_lshlrev_b32_sdwa v127, v191, v150 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[136:137], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a49
	v_accvgpr_read_b32 v2, a50
	v_accvgpr_read_b32 v3, a51
	v_accvgpr_write_b32 a49, v47
	v_accvgpr_write_b32 a48, v46
	v_pk_fma_f32 v[46:47], v[204:205], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v47
	v_accvgpr_write_b32 a50, v46
	v_pk_fma_f32 v[46:47], v[206:207], v[126:127], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v46
	v_accvgpr_write_b32 a3, v47
	v_pk_fma_f32 v[46:47], v[142:143], v[126:127], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v47
	v_accvgpr_write_b32 a54, v46
	v_pk_fma_f32 v[46:47], v[144:145], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v47
	v_accvgpr_write_b32 a66, v46
	v_pk_fma_f32 v[46:47], v[146:147], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v46
	v_accvgpr_write_b32 a7, v47
	v_pk_fma_f32 v[46:47], v[148:149], v[126:127], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v47
	v_accvgpr_write_b32 a70, v46
	v_pk_fma_f32 v[46:47], v[152:153], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v47
	v_accvgpr_write_b32 a88, v46
	v_pk_fma_f32 v[46:47], v[154:155], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v47
	v_accvgpr_write_b32 a90, v46
	v_pk_fma_f32 v[46:47], v[156:157], v[126:127], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v47
	v_accvgpr_write_b32 a104, v46
	v_pk_fma_f32 v[46:47], v[158:159], v[126:127], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v47
	v_accvgpr_write_b32 a108, v46
	v_pk_fma_f32 v[46:47], v[160:161], v[126:127], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[132:133], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v47
	v_lshrrev_b32_e32 v132, 24, v18
	v_accvgpr_write_b32 a114, v46
	v_accvgpr_read_b32 v46, a142
	v_lshlrev_b16_e32 v133, 8, v132
	v_lshrrev_b32_e32 v132, 24, v26
	v_pk_fma_f32 v[52:53], v[134:135], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v47, a143
	v_lshlrev_b16_e32 v135, 8, v132
	v_and_b32_e32 v132, 0xff000000, v22
	v_accvgpr_write_b32 a0, v94
	v_pk_fma_f32 v[46:47], v[162:163], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v137, 16, v132
	v_and_b32_e32 v132, 0xff000000, v208
	v_accvgpr_write_b32 a1, v95
	v_accvgpr_write_b32 a119, v47
	v_lshrrev_b32_e32 v94, 16, v132
	v_lshrrev_b32_e32 v132, 24, v246
	v_accvgpr_write_b32 a118, v46
	v_pk_fma_f32 v[46:47], v[164:165], v[126:127], v[238:239] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v165, 8, v132
	v_lshrrev_b32_e32 v132, 24, v242
	v_lshlrev_b16_e32 v143, 8, v132
	v_and_b32_e32 v132, 0xff000000, v62
	v_lshrrev_b32_e32 v145, 16, v132
	v_and_b32_e32 v132, 0xff000000, v212
	v_lshrrev_b32_e32 v147, 16, v132
	v_lshrrev_b32_e32 v132, 24, v232
	v_lshlrev_b16_e32 v149, 8, v132
	v_lshrrev_b32_e32 v132, 24, v224
	v_lshlrev_b16_e32 v153, 8, v132
	v_and_b32_e32 v132, 0xff000000, v216
	v_accvgpr_write_b32 a123, v47
	v_lshrrev_b32_e32 v155, 16, v132
	v_and_b32_e32 v132, 0xff000000, v220
	v_accvgpr_write_b32 a122, v46
	v_accvgpr_read_b32 v46, a126
	v_lshrrev_b32_e32 v157, 16, v132
	v_lshrrev_b32_e32 v132, 24, v228
	v_accvgpr_read_b32 v140, a46
	v_accvgpr_read_b32 v139, a45
	v_accvgpr_write_b32 a46, v52
	v_accvgpr_read_b32 v47, a127
	v_lshlrev_b16_e32 v159, 8, v132
	v_lshrrev_b32_e32 v132, 24, v86
	v_accvgpr_write_b32 a47, v53
	v_pk_fma_f32 v[46:47], v[166:167], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a124
	v_lshlrev_b16_e32 v161, 8, v132
	v_and_b32_e32 v132, 0xff000000, v250
	v_accvgpr_write_b32 a127, v47
	v_accvgpr_read_b32 v53, a125
	v_lshrrev_b32_e32 v163, 16, v132
	v_and_b32_e32 v132, 0xff000000, v14
	v_accvgpr_write_b32 a126, v46
	v_accvgpr_read_b32 v46, a130
	v_pk_fma_f32 v[100:101], v[180:181], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a120
	v_lshrrev_b32_e32 v164, 16, v132
	v_lshrrev_b32_e32 v132, 24, v78
	v_accvgpr_read_b32 v47, a131
	v_accvgpr_read_b32 v53, a121
	v_lshlrev_b16_e32 v162, 8, v132
	v_lshrrev_b32_e32 v132, 24, v74
	v_pk_fma_f32 v[46:47], v[168:169], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[182:183], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a116
	v_lshlrev_b16_e32 v158, 8, v132
	v_and_b32_e32 v132, 0xff000000, v10
	v_accvgpr_write_b32 a131, v47
	v_accvgpr_read_b32 v53, a117
	v_lshrrev_b32_e32 v160, 16, v132
	v_and_b32_e32 v132, 0xff000000, v4
	v_accvgpr_write_b32 a130, v46
	v_accvgpr_read_b32 v46, a136
	v_pk_fma_f32 v[108:109], v[184:185], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a112
	v_lshrrev_b32_e32 v156, 16, v132
	v_lshrrev_b32_e32 v132, 24, v70
	v_accvgpr_read_b32 v47, a137
	v_accvgpr_read_b32 v53, a113
	v_lshlrev_b16_e32 v154, 8, v132
	v_lshrrev_b32_e32 v132, 24, v66
	v_pk_fma_f32 v[46:47], v[170:171], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[186:187], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a106
	v_lshlrev_b16_e32 v150, 8, v132
	v_and_b32_e32 v132, 0xff000000, v82
	v_accvgpr_write_b32 a137, v47
	v_accvgpr_read_b32 v53, a107
	v_lshrrev_b32_e32 v152, 16, v132
	v_and_b32_e32 v132, 0xff000000, v90
	v_accvgpr_write_b32 a136, v46
	v_accvgpr_read_b32 v46, a140
	v_pk_fma_f32 v[116:117], v[188:189], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a102
	v_lshrrev_b32_e32 v148, 16, v132
	v_lshrrev_b32_e32 v132, 24, v58
	v_accvgpr_read_b32 v47, a141
	v_accvgpr_read_b32 v53, a103
	v_lshlrev_b16_e32 v146, 8, v132
	v_lshrrev_b32_e32 v132, 24, v54
	v_pk_fma_f32 v[206:207], v[172:173], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a138
	v_pk_fma_f32 v[98:99], v[190:191], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a98
	v_lshlrev_b16_e32 v142, 8, v132
	v_and_b32_e32 v132, 0xff000000, v198
	v_accvgpr_read_b32 v47, a139
	v_accvgpr_read_b32 v53, a99
	v_lshrrev_b32_e32 v144, 16, v132
	v_and_b32_e32 v132, 0xff000000, v0
	v_accvgpr_read_b32 v218, a16
	v_accvgpr_read_b32 v217, a15
	v_pk_fma_f32 v[240:241], v[174:175], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a134
	v_pk_fma_f32 v[120:121], v[192:193], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a96
	v_accvgpr_write_b32 a17, v3
	v_lshrrev_b32_e32 v0, 16, v132
	v_lshrrev_b32_e32 v132, 24, v30
	v_accvgpr_read_b32 v47, a135
	v_accvgpr_read_b32 v53, a97
	v_accvgpr_write_b32 a16, v2
	v_accvgpr_write_b32 a15, v1
	v_lshlrev_b16_e32 v1, 8, v132
	v_and_b32_e32 v132, 0xff000000, v122
	v_pk_fma_f32 v[50:51], v[176:177], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a128
	v_pk_fma_f32 v[238:239], v[194:195], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v53, a9
	v_lshrrev_b32_e32 v136, 16, v132
	v_lshrrev_b32_e32 v132, 24, v40
	v_accvgpr_read_b32 v47, a129
	v_accvgpr_read_b32 v52, a8
	v_lshlrev_b16_e32 v134, 8, v132
	v_and_b32_e32 v132, 0xff000000, v138
	v_pk_fma_f32 v[46:47], v[178:179], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[196:197], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v126, 8, v151
	v_and_b32_e32 v127, 0xff00, v151
	v_lshrrev_b32_e32 v132, 16, v132
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v3
	v_accvgpr_write_b32 a58, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[126:127], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v3
	v_accvgpr_write_b32 a62, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[136:137], v[126:127], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v3
	v_accvgpr_read_b32 v199, a35
	v_accvgpr_write_b32 a76, v2
	v_accvgpr_read_b32 v2, a84
	v_accvgpr_read_b32 v5, a23
	v_accvgpr_read_b32 v6, a24
	v_accvgpr_read_b32 v7, a25
	v_accvgpr_read_b32 v200, a36
	v_accvgpr_write_b32 a23, v199
	v_accvgpr_read_b32 v3, a85
	v_accvgpr_write_b32 a24, v200
	v_accvgpr_write_b32 a25, v201
	;;#ASMSTART
	v_cvt_f32_f16 v172, v157
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[172:173], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a4
	v_accvgpr_read_b32 v3, a5
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[174:175], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a82
	v_accvgpr_read_b32 v15, a27
	v_accvgpr_read_b32 v16, a28
	v_accvgpr_read_b32 v17, a29
	v_accvgpr_write_b32 a29, v7
	v_accvgpr_read_b32 v3, a83
	v_accvgpr_write_b32 a28, v6
	v_accvgpr_write_b32 a27, v5
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[160:161], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v155
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[176:177], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a80
	v_accvgpr_read_b32 v3, a81
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[154:155], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v149
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[178:179], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a78
	v_accvgpr_read_b32 v11, a41
	v_accvgpr_read_b32 v12, a42
	v_accvgpr_read_b32 v13, a43
	v_accvgpr_write_b32 a39, v41
	v_accvgpr_read_b32 v3, a79
	v_accvgpr_write_b32 a40, v42
	v_accvgpr_write_b32 a41, v43
	;;#ASMSTART
	v_cvt_f32_f16 v180, v147
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[180:181], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a74
	v_accvgpr_read_b32 v214, a12
	v_accvgpr_read_b32 v213, a11
	v_accvgpr_write_b32 a11, v139
	v_accvgpr_read_b32 v3, a75
	v_accvgpr_write_b32 a12, v140
	v_accvgpr_write_b32 a13, v141
	;;#ASMSTART
	v_cvt_f32_f16 v138, v1
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[138:139], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[152:153], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a132
	;;#ASMSTART
	v_cvt_f32_f16 v182, v143
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[182:183], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a72
	v_accvgpr_write_b32 a37, v17
	v_accvgpr_write_b32 a45, v33
	v_accvgpr_read_b32 v1, a133
	v_accvgpr_read_b32 v3, a73
	v_accvgpr_read_b32 v123, a31
	v_accvgpr_write_b32 a36, v16
	v_accvgpr_write_b32 a35, v15
	v_accvgpr_write_b32 a44, v32
	v_accvgpr_write_b32 a43, v31
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[158:159], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a110
	;;#ASMSTART
	v_cvt_f32_f16 v184, v145
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[184:185], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a68
	v_accvgpr_read_b32 v222, a20
	v_accvgpr_read_b32 v221, a19
	v_accvgpr_read_b32 v124, a32
	v_accvgpr_write_b32 a33, v13
	v_accvgpr_write_b32 a19, v123
	v_accvgpr_read_b32 v1, a111
	v_accvgpr_read_b32 v3, a69
	v_accvgpr_write_b32 a32, v12
	v_accvgpr_write_b32 a31, v11
	v_accvgpr_write_b32 a20, v124
	v_accvgpr_write_b32 a21, v125
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[142:143], v[126:127], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[146:147], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[150:151], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[162:163], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	;;#ASMSTART
	v_cvt_f32_f16 v186, v165
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[186:187], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a64
	v_accvgpr_read_b32 v1, a101
	v_accvgpr_read_b32 v3, a65
	v_mov_b32_e32 v205, v65
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[164:165], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	;;#ASMSTART
	v_cvt_f32_f16 v188, v94
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[188:189], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a60
	v_mov_b32_e32 v204, v64
	v_mov_b32_e32 v203, v63
	v_mov_b32_e32 v63, v213
	v_accvgpr_read_b32 v1, a95
	v_accvgpr_read_b32 v3, a61
	v_mov_b32_e32 v64, v214
	v_mov_b32_e32 v65, v215
	v_pk_fma_f32 v[128:129], v[140:141], v[126:127], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[144:145], v[126:127], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[148:149], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v161
	;;#ASMEND
	v_pk_fma_f32 v[214:215], v[166:167], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[190:191], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a56
	v_accvgpr_read_b32 v1, a93
	v_accvgpr_read_b32 v3, a57
	;;#ASMSTART
	v_cvt_f32_f16 v168, v163
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[168:169], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	;;#ASMSTART
	v_cvt_f32_f16 v192, v137
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[192:193], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a52
	v_accvgpr_read_b32 v1, a87
	v_accvgpr_read_b32 v3, a53
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[156:157], v[126:127], v[236:237] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v159
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v133
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[194:195], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v126, 16, v151
	v_lshlrev_b32_sdwa v127, v191, v151 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[126:127], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v3
	v_accvgpr_write_b32 a60, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[126:127], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v3
	v_accvgpr_write_b32 a64, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[126:127], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v3
	v_accvgpr_write_b32 a84, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[126:127], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v3
	v_accvgpr_write_b32 a92, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v3
	v_accvgpr_write_b32 a98, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v3
	v_accvgpr_write_b32 a100, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[126:127], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v3
	v_accvgpr_write_b32 a106, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v3
	v_accvgpr_write_b32 a112, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v3
	v_accvgpr_write_b32 a116, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v3
	v_accvgpr_write_b32 a120, v2
	v_pk_fma_f32 v[2:3], v[152:153], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v3
	v_accvgpr_write_b32 a124, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[126:127], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v3
	v_accvgpr_write_b32 a128, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[126:127], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v3
	v_accvgpr_write_b32 a132, v2
	v_accvgpr_read_b32 v2, a136
	v_accvgpr_read_b32 v3, a137
	v_pk_fma_f32 v[212:213], v[158:159], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a130
	v_accvgpr_read_b32 v3, a131
	v_mov_b32_e32 v95, v217
	v_pk_fma_f32 v[134:135], v[160:161], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a126
	v_mov_b32_e32 v96, v218
	v_mov_b32_e32 v97, v219
	v_mov_b32_e32 v219, v221
	v_accvgpr_read_b32 v3, a127
	v_mov_b32_e32 v220, v222
	v_mov_b32_e32 v221, v223
	v_pk_fma_f32 v[222:223], v[162:163], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a122
	v_accvgpr_read_b32 v3, a123
	v_pk_fma_f32 v[120:121], v[164:165], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a118
	v_accvgpr_read_b32 v3, a119
	v_pk_fma_f32 v[216:217], v[166:167], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a114
	v_accvgpr_read_b32 v3, a115
	v_pk_fma_f32 v[196:197], v[168:169], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a108
	v_accvgpr_read_b32 v3, a109
	v_pk_fma_f32 v[240:241], v[170:171], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a104
	v_accvgpr_read_b32 v3, a105
	v_pk_fma_f32 v[236:237], v[172:173], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a90
	v_accvgpr_read_b32 v3, a91
	v_pk_fma_f32 v[116:117], v[174:175], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a88
	v_accvgpr_read_b32 v3, a89
	v_pk_fma_f32 v[112:113], v[176:177], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a70
	v_accvgpr_read_b32 v3, a71
	v_pk_fma_f32 v[108:109], v[178:179], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v3, a7
	v_pk_fma_f32 v[104:105], v[180:181], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a66
	v_accvgpr_read_b32 v3, a67
	v_pk_fma_f32 v[100:101], v[182:183], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a54
	v_accvgpr_read_b32 v3, a55
	v_pk_fma_f32 v[50:51], v[184:185], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_accvgpr_read_b32 v3, a3
	v_pk_fma_f32 v[46:47], v[186:187], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a50
	v_accvgpr_read_b32 v3, a51
	v_pk_fma_f32 v[42:43], v[188:189], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a48
	v_accvgpr_read_b32 v3, a49
	v_pk_fma_f32 v[206:207], v[190:191], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a46
	v_accvgpr_read_b32 v3, a47
	v_pk_fma_f32 v[238:239], v[192:193], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a1
	v_accvgpr_read_b32 v2, a0
	v_pk_fma_f32 v[2:3], v[194:195], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v126, 8, v254
	v_and_b32_e32 v127, 0xff00, v254
	v_lshlrev_b16_e32 v132, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[132:133], v[126:127], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v13
	v_accvgpr_write_b32 a66, v12
	v_lshlrev_b32_e32 v12, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[12:13], v[126:127], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v17
	v_accvgpr_write_b32 a68, v16
	v_lshlrev_b16_e32 v13, 8, v27
	;;#ASMSTART
	v_cvt_f32_f16 v136, v13
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[136:137], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v17
	v_accvgpr_write_b32 a70, v16
	v_lshlrev_b32_e32 v13, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v138, v13
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[138:139], v[126:127], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v17
	v_accvgpr_write_b32 a72, v16
	v_lshlrev_b16_e32 v13, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v140, v13
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[140:141], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v17
	v_lshlrev_b32_e32 v13, 8, v203
	v_accvgpr_write_b32 a74, v16
	;;#ASMSTART
	v_cvt_f32_f16 v142, v13
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[142:143], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v243
	v_accvgpr_write_b32 a0, v16
	;;#ASMSTART
	v_cvt_f32_f16 v144, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v63
	v_accvgpr_write_b32 a1, v17
	v_pk_fma_f32 v[16:17], v[144:145], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v233
	v_accvgpr_write_b32 a4, v16
	;;#ASMSTART
	v_cvt_f32_f16 v148, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v95
	v_accvgpr_write_b32 a5, v17
	v_pk_fma_f32 v[16:17], v[146:147], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_write_b32 a79, v17
	;;#ASMSTART
	v_cvt_f32_f16 v152, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v219
	v_accvgpr_write_b32 a78, v16
	v_pk_fma_f32 v[16:17], v[148:149], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v229
	v_accvgpr_write_b32 a8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v22, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v251
	v_accvgpr_read_b32 v41, a37
	v_accvgpr_write_b32 a9, v17
	v_pk_fma_f32 v[16:17], v[150:151], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[22:23], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v48, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v87
	v_accvgpr_read_b32 v39, a35
	v_accvgpr_write_b32 a111, v1
	;;#ASMSTART
	v_cvt_f32_f16 v160, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v39
	v_accvgpr_read_b32 v37, a33
	v_accvgpr_write_b32 a110, v0
	v_pk_fma_f32 v[0:1], v[48:49], v[126:127], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v79
	v_accvgpr_read_b32 v35, a31
	v_accvgpr_write_b32 a57, v29
	v_accvgpr_write_b32 a123, v1
	;;#ASMSTART
	v_cvt_f32_f16 v164, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v166, v13
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[166:167], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v83
	v_accvgpr_write_b32 a56, v28
	v_accvgpr_write_b32 a55, v27
	v_accvgpr_write_b32 a122, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[126:127], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[164:165], v[126:127], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[4:5], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v5, 8, v67
	v_mov_b32_e32 v27, v91
	v_accvgpr_write_b32 a53, v25
	;;#ASMSTART
	v_cvt_f32_f16 v176, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v27
	v_accvgpr_write_b32 a52, v24
	v_accvgpr_write_b32 a51, v23
	v_accvgpr_write_b32 a81, v17
	v_accvgpr_write_b32 a127, v1
	;;#ASMSTART
	v_cvt_f32_f16 v178, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v59
	v_accvgpr_read_b32 v23, a23
	v_accvgpr_write_b32 a80, v16
	v_pk_fma_f32 v[16:17], v[152:153], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a126, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[126:127], v[198:199] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v28, v92
	v_mov_b32_e32 v29, v93
	;;#ASMSTART
	v_cvt_f32_f16 v180, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v23
	v_accvgpr_read_b32 v93, a17
	v_accvgpr_write_b32 a49, v21
	v_accvgpr_write_b32 a83, v17
	v_accvgpr_write_b32 a119, v1
	;;#ASMSTART
	v_cvt_f32_f16 v182, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v55
	v_accvgpr_read_b32 v91, a15
	v_accvgpr_write_b32 a48, v20
	v_accvgpr_write_b32 a47, v19
	v_accvgpr_write_b32 a82, v16
	v_pk_fma_f32 v[16:17], v[154:155], v[126:127], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a118, v0
	v_accvgpr_read_b32 v33, a29
	;;#ASMSTART
	v_cvt_f32_f16 v184, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v91
	v_accvgpr_read_b32 v19, a43
	v_accvgpr_read_b32 v159, a21
	v_accvgpr_read_b32 v0, a76
	v_accvgpr_write_b32 a95, v17
	v_lshlrev_b16_e32 v13, 8, v75
	v_accvgpr_read_b32 v31, a27
	;;#ASMSTART
	v_cvt_f32_f16 v186, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v5, 8, v19
	v_accvgpr_read_b32 v157, a19
	v_accvgpr_read_b32 v1, a77
	v_accvgpr_write_b32 a94, v16
	;;#ASMSTART
	v_cvt_f32_f16 v168, v13
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[168:169], v[126:127], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v13, 8, v31
	v_pk_fma_f32 v[98:99], v[176:177], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[180:181], v[126:127], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[184:185], v[126:127], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v5
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[188:189], v[126:127], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v5, 8, v157
	;;#ASMSTART
	v_cvt_f32_f16 v190, v5
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[190:191], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v15, a39
	v_accvgpr_read_b32 v0, a62
	;;#ASMSTART
	v_cvt_f32_f16 v170, v13
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[170:171], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v71
	;;#ASMSTART
	v_cvt_f32_f16 v172, v13
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[172:173], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v5, 8, v15
	v_accvgpr_read_b32 v1, a63
	v_accvgpr_read_b32 v7, a11
	v_pk_fma_f32 v[102:103], v[178:179], v[126:127], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[182:183], v[126:127], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[186:187], v[126:127], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v5
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[192:193], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v5, 8, v7
	v_accvgpr_read_b32 v0, a58
	;;#ASMSTART
	v_cvt_f32_f16 v194, v5
	;;#ASMEND
	v_accvgpr_read_b32 v1, a59
	v_lshrrev_b32_e32 v5, 16, v254
	v_pk_fma_f32 v[0:1], v[194:195], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v5, 8, v5
	v_lshlrev_b32_sdwa v13, v191, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v127, v13
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v126, v5
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v3
	v_accvgpr_write_b32 a76, v2
	v_pk_fma_f32 v[2:3], v[12:13], v[126:127], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v3
	v_accvgpr_write_b32 a86, v2
	v_pk_fma_f32 v[2:3], v[136:137], v[126:127], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v3
	v_accvgpr_write_b32 a88, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v3
	v_accvgpr_write_b32 a96, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v3
	v_accvgpr_write_b32 a102, v2
	v_pk_fma_f32 v[2:3], v[142:143], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v3
	v_accvgpr_write_b32 a144, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v3
	v_accvgpr_write_b32 a146, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v3
	v_accvgpr_write_b32 a148, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[126:127], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v3
	v_accvgpr_write_b32 a150, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v3
	v_accvgpr_write_b32 a152, v2
	v_pk_fma_f32 v[2:3], v[152:153], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v3
	v_accvgpr_write_b32 a154, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[126:127], v[236:237] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v3
	v_accvgpr_write_b32 a140, v2
	v_pk_fma_f32 v[2:3], v[22:23], v[126:127], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v3
	v_accvgpr_write_b32 a138, v2
	v_pk_fma_f32 v[2:3], v[48:49], v[126:127], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v3
	v_accvgpr_write_b32 a136, v2
	v_pk_fma_f32 v[2:3], v[160:161], v[126:127], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v3
	v_accvgpr_write_b32 a156, v2
	v_pk_fma_f32 v[2:3], v[162:163], v[126:127], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v3
	v_accvgpr_write_b32 a158, v2
	v_accvgpr_read_b32 v2, a132
	v_accvgpr_read_b32 v3, a133
	v_pk_fma_f32 v[50:51], v[170:171], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a128
	v_accvgpr_read_b32 v3, a129
	v_pk_fma_f32 v[42:43], v[172:173], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a124
	v_accvgpr_read_b32 v3, a125
	v_pk_fma_f32 v[12:13], v[4:5], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a120
	v_accvgpr_read_b32 v3, a121
	v_pk_fma_f32 v[48:49], v[176:177], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a116
	v_accvgpr_read_b32 v3, a117
	v_pk_fma_f32 v[100:101], v[178:179], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a112
	v_accvgpr_read_b32 v3, a113
	v_pk_fma_f32 v[104:105], v[180:181], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a106
	v_accvgpr_read_b32 v3, a107
	v_pk_fma_f32 v[108:109], v[182:183], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a100
	v_accvgpr_read_b32 v3, a101
	v_pk_fma_f32 v[112:113], v[184:185], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a98
	v_accvgpr_read_b32 v3, a99
	v_pk_fma_f32 v[116:117], v[186:187], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a92
	v_accvgpr_read_b32 v3, a93
	v_pk_fma_f32 v[132:133], v[188:189], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a84
	v_accvgpr_read_b32 v3, a85
	v_pk_fma_f32 v[120:121], v[190:191], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a64
	v_accvgpr_read_b32 v3, a65
	v_pk_fma_f32 v[198:199], v[168:169], v[126:127], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[192:193], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a60
	v_accvgpr_read_b32 v3, a61
	v_pk_fma_f32 v[200:201], v[164:165], v[126:127], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[166:167], v[126:127], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[194:195], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v255
	v_and_b32_e32 v3, 0xff00, v255
	;;#ASMSTART
	v_cvt_f32_f16 v136, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v137, v3
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v7
	;;#ASMSTART
	v_cvt_f32_f16 v138, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v1
	v_accvgpr_write_b32 a58, v0
	v_lshrrev_b32_sdwa v0, v191, v15 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_accvgpr_read_b32 v8, a12
	v_pk_fma_f32 v[2:3], v[0:1], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v3
	v_accvgpr_write_b32 a60, v2
	v_and_b32_e32 v1, 0xff00, v157
	;;#ASMSTART
	v_cvt_f32_f16 v128, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[128:129], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v3
	v_accvgpr_write_b32 a62, v2
	v_lshrrev_b32_sdwa v1, v191, v19 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v130, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[130:131], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v3
	v_accvgpr_write_b32 a64, v2
	v_and_b32_e32 v1, 0xff00, v91
	;;#ASMSTART
	v_cvt_f32_f16 v122, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[122:123], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v3
	v_accvgpr_write_b32 a84, v2
	v_lshrrev_b32_sdwa v1, v191, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v140, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[140:141], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v3
	v_accvgpr_read_b32 v9, a13
	v_accvgpr_write_b32 a90, v2
	v_and_b32_e32 v1, 0xff00, v23
	;;#ASMSTART
	v_cvt_f32_f16 v142, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[142:143], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v3
	v_mov_b32_e32 v7, v59
	v_accvgpr_write_b32 a92, v2
	v_lshrrev_b32_sdwa v1, v191, v7 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v144, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[144:145], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v3
	v_accvgpr_write_b32 a98, v2
	v_and_b32_e32 v1, 0xff00, v27
	;;#ASMSTART
	v_cvt_f32_f16 v146, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[146:147], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v3
	v_accvgpr_write_b32 a100, v2
	v_lshrrev_b32_sdwa v1, v191, v67 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v148, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[148:149], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v3
	v_accvgpr_write_b32 a104, v2
	v_and_b32_e32 v1, 0xff00, v83
	;;#ASMSTART
	v_cvt_f32_f16 v150, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[150:151], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v3
	v_accvgpr_write_b32 a108, v2
	v_lshrrev_b32_sdwa v1, v191, v71 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[152:153], v[136:137], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v3
	v_accvgpr_write_b32 a112, v2
	v_and_b32_e32 v1, 0xff00, v31
	;;#ASMSTART
	v_cvt_f32_f16 v156, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[156:157], v[136:137], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v158, a20
	v_accvgpr_write_b32 a115, v3
	v_accvgpr_write_b32 a114, v2
	v_lshrrev_b32_sdwa v1, v191, v75 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[136:137], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_write_b32 a3, v3
	v_and_b32_e32 v1, 0xff00, v35
	;;#ASMSTART
	v_cvt_f32_f16 v160, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v197, v81
	v_accvgpr_write_b32 a7, v3
	v_mov_b32_e32 v195, v79
	v_accvgpr_write_b32 a6, v2
	v_lshrrev_b32_sdwa v1, v191, v195 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[162:163], v[136:137], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v3
	v_accvgpr_write_b32 a120, v2
	v_accvgpr_read_b32 v2, a118
	v_accvgpr_read_b32 v3, a119
	v_and_b32_e32 v1, 0xff00, v39
	;;#ASMSTART
	v_cvt_f32_f16 v164, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[164:165], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v3
	v_accvgpr_write_b32 a118, v2
	v_accvgpr_read_b32 v2, a126
	v_mov_b32_e32 v8, v60
	v_mov_b32_e32 v9, v61
	v_mov_b32_e32 v59, v87
	v_accvgpr_read_b32 v3, a127
	v_lshrrev_b32_sdwa v1, v191, v59 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[166:167], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v3
	v_accvgpr_write_b32 a106, v2
	v_accvgpr_read_b32 v2, a122
	v_accvgpr_read_b32 v3, a123
	v_and_b32_e32 v1, 0xff00, v251
	;;#ASMSTART
	v_cvt_f32_f16 v168, v1
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[168:169], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v3
	v_accvgpr_read_b32 v10, a110
	v_accvgpr_write_b32 a142, v2
	v_mov_b32_e32 v3, v229
	v_accvgpr_read_b32 v11, a111
	v_mov_b32_e32 v4, v230
	v_mov_b32_e32 v5, v231
	v_lshrrev_b32_sdwa v1, v191, v3 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v1
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[170:171], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a94
	v_accvgpr_read_b32 v11, a95
	v_and_b32_e32 v1, 0xff00, v219
	;;#ASMSTART
	v_cvt_f32_f16 v172, v1
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[172:173], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v241, v227
	v_accvgpr_read_b32 v10, a82
	v_accvgpr_read_b32 v40, a36
	v_accvgpr_read_b32 v20, a44
	v_accvgpr_read_b32 v21, a45
	v_accvgpr_write_b32 a45, v41
	v_mov_b32_e32 v239, v225
	v_accvgpr_read_b32 v11, a83
	v_accvgpr_write_b32 a44, v40
	v_accvgpr_write_b32 a43, v39
	v_lshrrev_b32_sdwa v1, v191, v239 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v1
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[174:175], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a80
	v_accvgpr_read_b32 v11, a81
	v_and_b32_e32 v1, 0xff00, v95
	;;#ASMSTART
	v_cvt_f32_f16 v176, v1
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[176:177], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a9
	v_mov_b32_e32 v215, v233
	v_accvgpr_read_b32 v10, a8
	v_lshrrev_b32_sdwa v1, v191, v215 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v178, v1
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[178:179], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a78
	v_accvgpr_read_b32 v11, a79
	v_and_b32_e32 v1, 0xff00, v63
	;;#ASMSTART
	v_cvt_f32_f16 v180, v1
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[180:181], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a5
	v_accvgpr_read_b32 v36, a32
	v_accvgpr_read_b32 v16, a40
	v_accvgpr_read_b32 v17, a41
	v_accvgpr_write_b32 a41, v37
	v_mov_b32_e32 v216, v234
	v_mov_b32_e32 v217, v235
	v_mov_b32_e32 v235, v243
	v_accvgpr_read_b32 v10, a4
	v_accvgpr_write_b32 a40, v36
	v_accvgpr_write_b32 a39, v35
	v_mov_b32_e32 v236, v244
	v_mov_b32_e32 v237, v245
	v_lshrrev_b32_sdwa v1, v191, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v182, v1
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[182:183], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v245, v205
	v_accvgpr_read_b32 v11, a1
	v_accvgpr_read_b32 v32, a28
	v_accvgpr_write_b32 a37, v33
	v_mov_b32_e32 v243, v203
	v_accvgpr_read_b32 v10, a0
	v_accvgpr_mov_b32 a29, a21
	v_accvgpr_write_b32 a36, v32
	v_accvgpr_write_b32 a35, v31
	v_and_b32_e32 v1, 0xff00, v243
	;;#ASMSTART
	v_cvt_f32_f16 v184, v1
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[184:185], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a74
	v_accvgpr_mov_b32 a28, a20
	v_accvgpr_mov_b32 a27, a19
	v_accvgpr_write_b32 a19, v27
	v_accvgpr_read_b32 v11, a75
	v_accvgpr_write_b32 a20, v28
	v_accvgpr_write_b32 a21, v29
	v_lshrrev_b32_sdwa v1, v191, v247 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v186, v1
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[186:187], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a72
	v_accvgpr_read_b32 v24, a24
	v_accvgpr_read_b32 v25, a25
	v_mov_b32_e32 v244, v204
	v_accvgpr_read_b32 v11, a73
	v_accvgpr_read_b32 v207, a57
	v_mov_b32_e32 v240, v226
	v_and_b32_e32 v1, 0xff00, v209
	;;#ASMSTART
	v_cvt_f32_f16 v188, v1
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[188:189], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v205, a55
	v_accvgpr_read_b32 v10, a70
	v_accvgpr_read_b32 v225, a53
	v_lshrrev_b32_sdwa v1, v191, v205 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v11, a71
	v_accvgpr_read_b32 v223, a51
	v_accvgpr_read_b32 v229, a49
	;;#ASMSTART
	v_cvt_f32_f16 v190, v1
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[190:191], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_and_b32_e32 v1, 0xff00, v223
	v_accvgpr_read_b32 v10, a68
	v_accvgpr_read_b32 v227, a47
	;;#ASMSTART
	v_cvt_f32_f16 v192, v1
	;;#ASMEND
	v_accvgpr_read_b32 v11, a69
	v_lshrrev_b32_sdwa v1, v191, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[232:233], v[192:193], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v1
	;;#ASMEND
	v_accvgpr_read_b32 v10, a66
	v_lshrrev_b32_e32 v1, 16, v255
	v_accvgpr_read_b32 v11, a67
	v_lshlrev_b16_e32 v1, 8, v1
	v_pk_fma_f32 v[134:135], v[194:195], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v123, v191, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v137, v123
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[136:137], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v228, a48
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	v_pk_fma_f32 v[0:1], v[128:129], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v224, a52
	v_accvgpr_write_b32 a51, v1
	v_accvgpr_write_b32 a50, v0
	v_pk_fma_f32 v[0:1], v[130:131], v[136:137], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a53, v1
	v_accvgpr_write_b32 a52, v0
	v_pk_fma_f32 v[0:1], v[122:123], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v206, a56
	v_accvgpr_write_b32 a55, v1
	v_accvgpr_write_b32 a54, v0
	v_pk_fma_f32 v[0:1], v[140:141], v[136:137], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a57, v1
	v_accvgpr_write_b32 a56, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	v_pk_fma_f32 v[0:1], v[144:145], v[136:137], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	v_pk_fma_f32 v[0:1], v[146:147], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_write_b32 a122, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[136:137], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[136:137], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v1
	v_accvgpr_write_b32 a126, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[136:137], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v1
	v_accvgpr_write_b32 a128, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[136:137], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v1
	v_accvgpr_write_b32 a130, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[136:137], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v1
	v_accvgpr_write_b32 a132, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[136:137], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v1
	v_accvgpr_write_b32 a134, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[136:137], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	v_accvgpr_write_b32 a8, v0
	v_accvgpr_read_b32 v0, a158
	v_accvgpr_read_b32 v1, a159
	v_pk_fma_f32 v[0:1], v[164:165], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	v_accvgpr_write_b32 a110, v0
	v_accvgpr_read_b32 v0, a156
	v_accvgpr_read_b32 v1, a157
	v_pk_fma_f32 v[0:1], v[166:167], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v1
	v_accvgpr_write_b32 a116, v0
	v_accvgpr_read_b32 v0, a136
	v_accvgpr_read_b32 v1, a137
	v_pk_fma_f32 v[0:1], v[168:169], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v1
	v_accvgpr_write_b32 a136, v0
	v_accvgpr_read_b32 v0, a138
	v_accvgpr_read_b32 v1, a139
	v_pk_fma_f32 v[0:1], v[170:171], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v1
	v_accvgpr_write_b32 a138, v0
	v_accvgpr_read_b32 v0, a140
	v_accvgpr_read_b32 v1, a141
	v_pk_fma_f32 v[0:1], v[172:173], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v1
	v_accvgpr_write_b32 a140, v0
	v_accvgpr_read_b32 v0, a154
	v_accvgpr_read_b32 v1, a155
	v_pk_fma_f32 v[212:213], v[174:175], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a152
	v_accvgpr_read_b32 v1, a153
	v_pk_fma_f32 v[202:203], v[176:177], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_read_b32 v1, a151
	v_pk_fma_f32 v[164:165], v[178:179], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a148
	v_accvgpr_read_b32 v1, a149
	v_pk_fma_f32 v[154:155], v[180:181], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a146
	v_accvgpr_read_b32 v1, a147
	v_pk_fma_f32 v[10:11], v[138:139], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[182:183], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a144
	v_accvgpr_read_b32 v1, a145
	v_pk_fma_f32 v[116:117], v[184:185], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	v_pk_fma_f32 v[34:35], v[186:187], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_pk_fma_f32 v[254:255], v[188:189], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a88
	v_accvgpr_read_b32 v1, a89
	v_pk_fma_f32 v[200:201], v[190:191], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v1, a87
	v_pk_fma_f32 v[144:145], v[192:193], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_accvgpr_read_b32 v1, a77
	s_waitcnt lgkmcnt(0)
	v_accvgpr_read_b32 v12, a204
	v_pk_fma_f32 v[30:31], v[194:195], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v15
	v_lshlrev_b16_e32 v149, 8, v0
	v_lshrrev_b32_e32 v0, 16, v19
	v_mov_b32_e32 v129, v21
	v_accvgpr_write_b32 a47, v11
	v_mov_b32_e32 v128, v20
	v_mov_b32_e32 v127, v19
	v_lshlrev_b16_e32 v19, 8, v0
	v_lshrrev_b32_e32 v0, 16, v55
	v_accvgpr_write_b32 a46, v10
	v_lshlrev_b16_e32 v11, 8, v0
	v_lshrrev_b32_e32 v0, 16, v7
	v_lshlrev_b16_e32 v159, 8, v0
	v_lshrrev_b32_e32 v0, 16, v67
	v_lshlrev_b16_e32 v161, 8, v0
	v_lshrrev_b32_e32 v0, 16, v71
	v_and_b32_e32 v1, 0xff00, v12
	v_lshlrev_b16_e32 v163, 8, v0
	v_lshrrev_b32_e32 v0, 16, v75
	;;#ASMSTART
	v_cvt_f32_f16 v147, v1
	;;#ASMEND
	v_lshlrev_b16_e32 v1, 8, v0
	v_lshrrev_b32_e32 v0, 16, v195
	v_lshlrev_b16_e32 v166, 8, v0
	v_lshrrev_b32_e32 v0, 16, v59
	v_lshlrev_b16_e32 v160, 8, v0
	v_lshrrev_b32_e32 v0, 16, v3
	v_lshlrev_b16_e32 v158, 8, v0
	v_lshrrev_b32_e32 v0, 16, v239
	v_lshlrev_b16_e32 v150, 8, v0
	v_lshrrev_b32_e32 v0, 16, v215
	v_lshlrev_b16_e32 v26, 8, v0
	v_lshrrev_b32_e32 v0, 16, v235
	v_accvgpr_read_b32 v92, a16
	v_lshlrev_b16_e32 v18, 8, v0
	v_lshrrev_b32_e32 v0, 16, v247
	v_mov_b32_e32 v121, v9
	v_mov_b32_e32 v93, v89
	v_lshlrev_b16_e32 v10, 8, v0
	v_lshrrev_b32_e32 v0, 16, v205
	v_mov_b32_e32 v60, v88
	v_mov_b32_e32 v61, v89
	v_mov_b32_e32 v120, v8
	v_mov_b32_e32 v119, v7
	v_mov_b32_e32 v92, v88
	v_mov_b32_e32 v91, v87
	v_mov_b32_e32 v89, v5
	v_lshlrev_b16_e32 v8, 8, v0
	v_lshrrev_b32_e32 v0, 16, v227
	v_mov_b32_e32 v88, v4
	v_mov_b32_e32 v87, v3
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v148, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[148:149], v[146:147], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v3
	v_accvgpr_write_b32 a66, v2
	v_lshlrev_b32_sdwa v9, v191, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v9
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[146:147], v[232:233] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v133, v17
	v_accvgpr_write_b32 a69, v3
	v_mov_b32_e32 v132, v16
	v_mov_b32_e32 v131, v15
	v_accvgpr_write_b32 a68, v2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v8
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[16:17], v[146:147], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v3
	v_accvgpr_write_b32 a70, v2
	v_lshlrev_b32_sdwa v8, v191, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v20, v8
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[20:21], v[146:147], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v3
	v_accvgpr_write_b32 a72, v2
	;;#ASMSTART
	v_cvt_f32_f16 v24, v10
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[24:25], v[146:147], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v3
	v_accvgpr_write_b32 a74, v2
	v_lshlrev_b32_sdwa v14, v191, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v28, v14
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[28:29], v[146:147], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v3
	v_accvgpr_write_b32 a76, v2
	;;#ASMSTART
	v_cvt_f32_f16 v32, v18
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[32:33], v[146:147], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a33, a25
	v_accvgpr_write_b32 a79, v3
	v_accvgpr_mov_b32 a32, a24
	v_accvgpr_mov_b32 a31, a23
	v_accvgpr_write_b32 a23, v83
	v_accvgpr_write_b32 a78, v2
	v_lshlrev_b32_sdwa v17, v191, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v36, v17
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[36:37], v[146:147], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a24, v84
	v_accvgpr_write_b32 a25, v85
	v_mov_b32_e32 v83, v215
	v_accvgpr_write_b32 a81, v3
	v_mov_b32_e32 v84, v216
	v_mov_b32_e32 v85, v217
	v_accvgpr_write_b32 a80, v2
	;;#ASMSTART
	v_cvt_f32_f16 v40, v26
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[40:41], v[146:147], v[44:45] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v217, v97
	v_accvgpr_write_b32 a83, v3
	v_mov_b32_e32 v215, v95
	v_accvgpr_write_b32 a82, v2
	v_lshlrev_b32_sdwa v17, v191, v215 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v44, v17
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[44:45], v[146:147], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v3
	v_accvgpr_write_b32 a86, v2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v150
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[146:147], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v3
	v_mov_b32_e32 v141, v219
	v_accvgpr_write_b32 a88, v2
	v_lshlrev_b32_sdwa v17, v191, v141 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v50, v17
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[50:51], v[146:147], v[114:115] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v125, v57
	v_accvgpr_write_b32 a95, v3
	v_mov_b32_e32 v124, v56
	v_mov_b32_e32 v123, v55
	v_accvgpr_write_b32 a94, v2
	;;#ASMSTART
	v_cvt_f32_f16 v56, v158
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[56:57], v[146:147], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v3
	v_mov_b32_e32 v113, v69
	v_mov_b32_e32 v109, v73
	v_accvgpr_write_b32 a96, v2
	v_accvgpr_read_b32 v2, a142
	v_mov_b32_e32 v112, v68
	v_mov_b32_e32 v111, v67
	v_mov_b32_e32 v108, v72
	v_mov_b32_e32 v107, v71
	v_mov_b32_e32 v69, v251
	v_accvgpr_read_b32 v3, a143
	v_lshlrev_b32_sdwa v17, v191, v69 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v17
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v3
	v_accvgpr_write_b32 a102, v2
	v_accvgpr_read_b32 v2, a106
	v_accvgpr_read_b32 v3, a107
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v3
	v_mov_b32_e32 v216, v96
	v_accvgpr_write_b32 a106, v2
	v_accvgpr_read_b32 v97, a45
	v_accvgpr_read_b32 v2, a118
	v_accvgpr_read_b32 v95, a43
	v_accvgpr_read_b32 v3, a119
	v_lshlrev_b32_sdwa v17, v191, v95 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v17
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[162:163], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v3
	v_accvgpr_write_b32 a118, v2
	v_accvgpr_read_b32 v2, a120
	v_mov_b32_e32 v47, v209
	v_mov_b32_e32 v5, v243
	v_accvgpr_read_b32 v3, a121
	v_mov_b32_e32 v48, v210
	v_mov_b32_e32 v49, v211
	v_mov_b32_e32 v6, v244
	v_mov_b32_e32 v7, v245
	;;#ASMSTART
	v_cvt_f32_f16 v72, v166
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[72:73], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v245, a41
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v243, a39
	v_accvgpr_read_b32 v3, a7
	v_mov_b32_e32 v142, v220
	v_mov_b32_e32 v143, v221
	v_lshlrev_b32_sdwa v17, v191, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v17
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[166:167], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_mov_b32_e32 v59, v205
	v_accvgpr_read_b32 v3, a3
	v_mov_b32_e32 v60, v206
	v_mov_b32_e32 v61, v207
	;;#ASMSTART
	v_cvt_f32_f16 v168, v1
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[168:169], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v233, a37
	v_accvgpr_read_b32 v2, a114
	v_accvgpr_read_b32 v231, a35
	v_accvgpr_read_b32 v3, a115
	v_lshlrev_b32_sdwa v17, v191, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v17
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[170:171], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a112
	v_mov_b32_e32 v53, v223
	v_accvgpr_read_b32 v3, a113
	v_mov_b32_e32 v54, v224
	v_mov_b32_e32 v55, v225
	;;#ASMSTART
	v_cvt_f32_f16 v172, v163
	;;#ASMEND
	v_pk_fma_f32 v[220:221], v[172:173], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v225, a25
	v_accvgpr_read_b32 v2, a108
	v_mov_b32_e32 v196, v80
	v_accvgpr_read_b32 v223, a23
	v_accvgpr_read_b32 v3, a109
	v_lshlrev_b32_sdwa v17, v191, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v17
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[174:175], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a104
	v_accvgpr_read_b32 v3, a105
	v_accvgpr_read_b32 v8, a100
	;;#ASMSTART
	v_cvt_f32_f16 v176, v161
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[176:177], v[146:147], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a19
	v_accvgpr_read_b32 v9, a101
	v_lshlrev_b32_sdwa v17, v191, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v178, v17
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[178:179], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a98
	v_accvgpr_read_b32 v9, a99
	;;#ASMSTART
	v_cvt_f32_f16 v180, v159
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[180:181], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v153, a33
	v_accvgpr_read_b32 v8, a92
	v_mov_b32_e32 v105, v77
	v_accvgpr_read_b32 v151, a31
	v_accvgpr_read_b32 v9, a93
	v_mov_b32_e32 v104, v76
	v_mov_b32_e32 v103, v75
	v_mov_b32_e32 v75, v247
	v_lshlrev_b32_sdwa v17, v191, v151 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v17
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[182:183], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a90
	v_mov_b32_e32 v101, v81
	v_mov_b32_e32 v76, v248
	v_mov_b32_e32 v77, v249
	v_mov_b32_e32 v70, v252
	v_mov_b32_e32 v71, v253
	v_accvgpr_read_b32 v9, a91
	v_accvgpr_read_b32 v251, a17
	v_mov_b32_e32 v100, v80
	v_mov_b32_e32 v99, v79
	v_mov_b32_e32 v79, v235
	;;#ASMSTART
	v_cvt_f32_f16 v184, v11
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[184:185], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v249, a15
	v_accvgpr_read_b32 v8, a84
	v_accvgpr_read_b32 v209, a29
	v_mov_b32_e32 v80, v236
	v_mov_b32_e32 v81, v237
	v_lshlrev_b32_sdwa v17, v191, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v9, a85
	v_accvgpr_read_b32 v207, a27
	v_accvgpr_read_b32 v237, a13
	;;#ASMSTART
	v_cvt_f32_f16 v186, v17
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[186:187], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a64
	v_lshlrev_b32_sdwa v17, v191, v207 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v235, a11
	v_accvgpr_read_b32 v9, a65
	;;#ASMSTART
	v_cvt_f32_f16 v190, v17
	;;#ASMEND
	v_lshlrev_b32_sdwa v17, v191, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v19
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[188:189], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a62
	v_accvgpr_read_b32 v10, a60
	;;#ASMSTART
	v_cvt_f32_f16 v194, v17
	;;#ASMEND
	v_accvgpr_read_b32 v18, a58
	v_lshrrev_b32_e32 v17, 16, v12
	v_accvgpr_read_b32 v9, a63
	v_accvgpr_read_b32 v11, a61
	v_accvgpr_read_b32 v19, a59
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[8:9], v[190:191], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v149
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[192:193], v[146:147], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[194:195], v[146:147], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v21, v191, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v147, v21
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v146, v17
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[16:17], v[146:147], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v17
	v_accvgpr_write_b32 a90, v16
	v_pk_fma_f32 v[16:17], v[20:21], v[146:147], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v17
	v_accvgpr_write_b32 a92, v16
	v_pk_fma_f32 v[16:17], v[24:25], v[146:147], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v17
	v_accvgpr_write_b32 a98, v16
	v_pk_fma_f32 v[16:17], v[28:29], v[146:147], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v17
	v_accvgpr_write_b32 a100, v16
	v_pk_fma_f32 v[16:17], v[32:33], v[146:147], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v17
	v_accvgpr_write_b32 a104, v16
	v_pk_fma_f32 v[16:17], v[36:37], v[146:147], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v17
	v_accvgpr_write_b32 a108, v16
	v_pk_fma_f32 v[16:17], v[40:41], v[146:147], v[164:165] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v17
	v_accvgpr_write_b32 a112, v16
	v_pk_fma_f32 v[16:17], v[44:45], v[146:147], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v17
	v_accvgpr_write_b32 a114, v16
	v_accvgpr_read_b32 v16, a140
	v_accvgpr_read_b32 v17, a141
	v_pk_fma_f32 v[252:253], v[50:51], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a138
	v_accvgpr_read_b32 v17, a139
	v_pk_fma_f32 v[246:247], v[56:57], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a136
	v_accvgpr_read_b32 v17, a137
	v_pk_fma_f32 v[16:17], v[158:159], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v17
	v_accvgpr_write_b32 a120, v16
	v_accvgpr_read_b32 v16, a116
	v_accvgpr_read_b32 v17, a117
	v_pk_fma_f32 v[200:201], v[160:161], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a110
	v_accvgpr_read_b32 v17, a111
	v_pk_fma_f32 v[18:19], v[148:149], v[146:147], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[162:163], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a9
	v_accvgpr_read_b32 v250, a16
	v_accvgpr_write_b32 a16, v18
	v_accvgpr_read_b32 v16, a8
	v_accvgpr_write_b32 a17, v19
	v_pk_fma_f32 v[18:19], v[134:135], v[146:147], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[72:73], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a134
	v_accvgpr_read_b32 v17, a135
	v_pk_fma_f32 v[56:57], v[166:167], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a132
	v_accvgpr_read_b32 v17, a133
	v_pk_fma_f32 v[50:51], v[168:169], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a130
	v_accvgpr_read_b32 v17, a131
	v_pk_fma_f32 v[72:73], v[170:171], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a128
	v_accvgpr_write_b32 a85, v19
	v_accvgpr_read_b32 v17, a129
	v_accvgpr_write_b32 a84, v18
	v_pk_fma_f32 v[18:19], v[172:173], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a126
	v_accvgpr_read_b32 v17, a127
	v_pk_fma_f32 v[40:41], v[174:175], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a124
	v_accvgpr_read_b32 v17, a125
	v_pk_fma_f32 v[202:203], v[176:177], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a122
	v_accvgpr_read_b32 v17, a123
	v_pk_fma_f32 v[176:177], v[178:179], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a1
	v_accvgpr_read_b32 v16, a0
	v_pk_fma_f32 v[178:179], v[180:181], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a5
	v_accvgpr_read_b32 v16, a4
	v_pk_fma_f32 v[180:181], v[182:183], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a56
	v_accvgpr_read_b32 v17, a57
	v_pk_fma_f32 v[184:185], v[184:185], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a54
	v_accvgpr_read_b32 v17, a55
	v_pk_fma_f32 v[174:175], v[186:187], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a52
	v_accvgpr_read_b32 v17, a53
	v_pk_fma_f32 v[186:187], v[188:189], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a50
	v_accvgpr_read_b32 v17, a51
	v_pk_fma_f32 v[188:189], v[190:191], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a48
	v_accvgpr_read_b32 v17, a49
	v_pk_fma_f32 v[192:193], v[192:193], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a46
	v_accvgpr_read_b32 v13, a205
	v_accvgpr_read_b32 v17, a47
	v_pk_fma_f32 v[194:195], v[194:195], v[146:147], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v16, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v116, v16
	;;#ASMEND
	v_lshrrev_b32_e32 v16, 24, v227
	v_lshlrev_b16_e32 v46, 8, v16
	v_lshrrev_b32_e32 v16, 24, v59
	v_lshlrev_b16_e32 v58, 8, v16
	v_and_b32_e32 v16, 0xff000000, v53
	v_pk_fma_f32 v[254:255], v[0:1], v[146:147], v[212:213] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v16
	v_and_b32_e32 v16, 0xff000000, v47
	v_lshrrev_b32_e32 v139, 16, v16
	v_lshrrev_b32_e32 v16, 24, v75
	v_lshlrev_b16_e32 v22, 8, v16
	v_lshrrev_b32_e32 v16, 24, v79
	v_lshlrev_b16_e32 v147, 8, v16
	v_and_b32_e32 v16, 0xff000000, v5
	v_lshrrev_b32_e32 v23, 16, v16
	v_and_b32_e32 v16, 0xff000000, v63
	v_lshrrev_b32_e32 v161, 16, v16
	v_lshrrev_b32_e32 v16, 24, v83
	v_lshlrev_b16_e32 v163, 8, v16
	v_lshrrev_b32_e32 v16, 24, v239
	v_lshlrev_b16_e32 v166, 8, v16
	v_and_b32_e32 v16, 0xff000000, v215
	v_lshrrev_b32_e32 v4, 16, v16
	v_and_b32_e32 v16, 0xff000000, v141
	v_lshrrev_b32_e32 v168, 16, v16
	v_lshrrev_b32_e32 v16, 24, v87
	v_lshlrev_b16_e32 v158, 8, v16
	v_lshrrev_b32_e32 v16, 24, v91
	v_mov_b64_e32 v[238:239], v[142:143]
	v_lshlrev_b16_e32 v142, 8, v16
	v_and_b32_e32 v16, 0xff000000, v69
	v_lshrrev_b32_e32 v62, 16, v16
	v_and_b32_e32 v16, 0xff000000, v95
	v_lshrrev_b32_e32 v134, 16, v16
	v_lshrrev_b32_e32 v16, 24, v99
	v_lshlrev_b16_e32 v5, 8, v16
	v_lshrrev_b32_e32 v16, 24, v103
	v_lshlrev_b16_e32 v36, 8, v16
	v_and_b32_e32 v16, 0xff000000, v243
	v_accvgpr_write_b32 a47, v7
	v_lshrrev_b32_e32 v44, 16, v16
	v_and_b32_e32 v16, 0xff000000, v231
	v_accvgpr_read_b32 v152, a32
	v_accvgpr_write_b32 a46, v6
	v_lshrrev_b32_e32 v37, 16, v16
	v_lshrrev_b32_e32 v16, 24, v107
	v_accvgpr_read_b32 v6, a118
	v_lshlrev_b16_e32 v45, 8, v16
	v_lshrrev_b32_e32 v16, 24, v111
	v_accvgpr_write_b32 a14, v152
	v_accvgpr_read_b32 v7, a119
	v_and_b32_e32 v17, 0xff00, v13
	;;#ASMSTART
	v_cvt_f32_f16 v117, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v32, 8, v16
	v_and_b32_e32 v16, 0xff000000, v223
	v_accvgpr_write_b32 a15, v153
	;;#ASMSTART
	v_cvt_f32_f16 v152, v134
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[152:153], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a106
	v_lshrrev_b32_e32 v34, 16, v16
	v_and_b32_e32 v16, 0xff000000, v1
	v_accvgpr_read_b32 v7, a107
	v_lshrrev_b32_e32 v30, 16, v16
	v_lshrrev_b32_e32 v16, 24, v119
	;;#ASMSTART
	v_cvt_f32_f16 v154, v142
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[154:155], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a102
	v_lshlrev_b16_e32 v28, 8, v16
	v_lshrrev_b32_e32 v16, 24, v123
	v_accvgpr_read_b32 v7, a103
	v_lshlrev_b16_e32 v20, 8, v16
	v_and_b32_e32 v16, 0xff000000, v151
	;;#ASMSTART
	v_cvt_f32_f16 v160, v62
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[160:161], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a96
	v_accvgpr_read_b32 v7, a97
	;;#ASMSTART
	v_cvt_f32_f16 v162, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[162:163], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a94
	v_accvgpr_read_b32 v7, a95
	;;#ASMSTART
	v_cvt_f32_f16 v164, v168
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[164:165], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a88
	v_accvgpr_read_b32 v7, a89
	;;#ASMSTART
	v_cvt_f32_f16 v102, v32
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[102:103], v[116:117], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v166
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[156:157], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a82
	v_accvgpr_read_b32 v7, a83
	;;#ASMSTART
	v_cvt_f32_f16 v98, v34
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[98:99], v[116:117], v[196:197] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v163
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[166:167], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a80
	v_accvgpr_read_b32 v7, a81
	;;#ASMSTART
	v_cvt_f32_f16 v146, v37
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[146:147], v[116:117], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v161
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[170:171], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a78
	v_accvgpr_read_b32 v7, a79
	;;#ASMSTART
	v_cvt_f32_f16 v172, v147
	;;#ASMEND
	v_pk_fma_f32 v[222:223], v[172:173], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a76
	v_accvgpr_write_b32 a52, v84
	v_accvgpr_read_b32 v7, a77
	v_accvgpr_read_b32 v3, a21
	v_accvgpr_write_b32 a53, v85
	;;#ASMSTART
	v_cvt_f32_f16 v94, v45
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v84, v44
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[116:117], v[218:219] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v212, v23
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[212:213], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a74
	;;#ASMSTART
	v_cvt_f32_f16 v218, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a68
	v_accvgpr_read_b32 v2, a20
	v_accvgpr_read_b32 v236, a12
	v_accvgpr_write_b32 a11, v3
	v_accvgpr_write_b32 a20, v120
	v_and_b32_e32 v29, 0xff000000, v235
	v_accvgpr_read_b32 v7, a75
	v_accvgpr_read_b32 v1, a69
	v_accvgpr_write_b32 a10, v2
	v_accvgpr_write_b32 a21, v121
	v_lshrrev_b32_e32 v29, 16, v29
	;;#ASMSTART
	v_cvt_f32_f16 v120, v29
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[120:121], v[116:117], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v30
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[106:107], v[116:117], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v22
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[214:215], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a72
	v_pk_fma_f32 v[66:67], v[218:219], v[116:117], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_accvgpr_write_b32 a56, v240
	v_accvgpr_write_b32 a54, v216
	v_lshrrev_b32_e32 v25, 24, v131
	v_accvgpr_write_b32 a61, v3
	v_accvgpr_read_b32 v7, a73
	v_accvgpr_read_b32 v1, a67
	v_accvgpr_write_b32 a57, v241
	v_accvgpr_write_b32 a55, v217
	v_lshrrev_b32_e32 v24, 16, v16
	v_and_b32_e32 v16, 0xff000000, v249
	v_lshrrev_b32_e32 v17, 24, v127
	v_mov_b64_e32 v[240:241], v[132:133]
	v_lshlrev_b16_e32 v25, 8, v25
	v_accvgpr_write_b32 a60, v2
	;;#ASMSTART
	v_cvt_f32_f16 v132, v25
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[116:117], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[94:95], v[116:117], v[220:221] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v216, v139
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[216:217], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a70
	;;#ASMSTART
	v_cvt_f32_f16 v220, v46
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[220:221], v[116:117], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v13
	v_lshrrev_b32_e32 v16, 16, v16
	v_lshlrev_b16_e32 v17, 8, v17
	v_and_b32_e32 v21, 0xff000000, v207
	v_accvgpr_write_b32 a63, v3
	v_accvgpr_read_b32 v7, a71
	v_lshlrev_b32_sdwa v1, v191, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshrrev_b32_e32 v21, 16, v21
	v_accvgpr_write_b32 a62, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v21
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[136:137], v[116:117], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v17
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v140, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[140:141], v[116:117], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v8, v58
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[8:9], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[120:121], v[0:1], v[194:195] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v7
	v_accvgpr_write_b32 a66, v6
	v_pk_fma_f32 v[6:7], v[132:133], v[0:1], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v7
	v_accvgpr_write_b32 a68, v6
	v_pk_fma_f32 v[6:7], v[136:137], v[0:1], v[188:189] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v7
	v_accvgpr_write_b32 a70, v6
	v_pk_fma_f32 v[6:7], v[138:139], v[0:1], v[186:187] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v7
	v_accvgpr_write_b32 a72, v6
	v_pk_fma_f32 v[6:7], v[140:141], v[0:1], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v7
	;;#ASMSTART
	v_cvt_f32_f16 v118, v20
	;;#ASMEND
	v_accvgpr_write_b32 a74, v6
	v_pk_fma_f32 v[6:7], v[118:119], v[0:1], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v7
	v_pk_fma_f32 v[20:21], v[118:119], v[116:117], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v24
	;;#ASMEND
	v_accvgpr_write_b32 a76, v6
	v_pk_fma_f32 v[6:7], v[114:115], v[0:1], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v7
	v_accvgpr_write_b32 a78, v6
	v_accvgpr_read_b32 v6, a120
	v_accvgpr_read_b32 v7, a121
	v_pk_fma_f32 v[136:137], v[160:161], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a114
	v_accvgpr_read_b32 v7, a115
	;;#ASMSTART
	v_cvt_f32_f16 v110, v28
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[110:111], v[116:117], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v52, v4
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[146:147], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[52:53], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a112
	v_accvgpr_read_b32 v7, a113
	v_pk_fma_f32 v[130:131], v[152:153], v[0:1], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[166:167], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a108
	v_accvgpr_read_b32 v7, a109
	v_pk_fma_f32 v[152:153], v[170:171], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a104
	v_accvgpr_read_b32 v7, a105
	v_pk_fma_f32 v[132:133], v[154:155], v[0:1], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[172:173], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a100
	v_accvgpr_read_b32 v7, a101
	v_pk_fma_f32 v[166:167], v[212:213], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a98
	v_accvgpr_read_b32 v7, a99
	v_pk_fma_f32 v[160:161], v[214:215], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a92
	v_accvgpr_write_b32 a65, v3
	v_accvgpr_read_b32 v7, a93
	v_accvgpr_write_b32 a64, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[116:117], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[162:163], v[0:1], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[216:217], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a90
	v_accvgpr_read_b32 v7, a91
	v_pk_fma_f32 v[140:141], v[164:165], v[0:1], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[8:9], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a84
	v_accvgpr_write_b32 a48, v88
	v_accvgpr_read_b32 v7, a85
	v_accvgpr_write_b32 a58, v80
	v_accvgpr_write_b32 a49, v89
	v_pk_fma_f32 v[24:25], v[114:115], v[116:117], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v36
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[88:89], v[0:1], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[218:219], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a16
	v_accvgpr_read_b32 v96, a44
	v_accvgpr_read_b32 v208, a28
	v_accvgpr_write_b32 a26, v228
	v_accvgpr_write_b32 a32, v60
	v_accvgpr_write_b32 a30, v54
	v_accvgpr_write_b32 a42, v76
	v_accvgpr_write_b32 a59, v81
	v_accvgpr_write_b32 a50, v64
	v_accvgpr_write_b32 a18, v124
	;;#ASMSTART
	v_cvt_f32_f16 v80, v5
	;;#ASMEND
	v_accvgpr_read_b32 v7, a17
	v_accvgpr_read_b32 v244, a40
	v_accvgpr_write_b32 a27, v229
	v_accvgpr_write_b32 a33, v61
	v_accvgpr_write_b32 a31, v55
	v_accvgpr_write_b32 a40, v48
	v_accvgpr_write_b32 a43, v77
	v_accvgpr_write_b32 a51, v65
	v_accvgpr_write_b32 a19, v125
	v_mov_b64_e32 v[248:249], v[128:129]
	v_pk_fma_f32 v[36:37], v[88:89], v[116:117], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[80:81], v[116:117], v[210:211] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a86
	v_pk_fma_f32 v[228:229], v[110:111], v[0:1], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[106:107], v[0:1], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[102:103], v[0:1], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[98:99], v[0:1], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[94:95], v[0:1], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[0:1], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[80:81], v[0:1], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[156:157], v[0:1], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[220:221], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	ds_read2st64_b32 v[0:1], v183 offset0:120 offset1:121
	ds_read2st64_b32 v[126:127], v183 offset0:122 offset1:123
	ds_read2st64_b32 v[124:125], v183 offset0:124 offset1:125
	ds_read2st64_b32 v[80:81], v183 offset0:126 offset1:127
	v_accvgpr_write_b32 a41, v49
	v_accvgpr_read_b32 v5, a87
	v_accvgpr_read_b32 v22, a26
	v_accvgpr_read_b32 v49, a31
	v_pk_fma_f32 v[4:5], v[52:53], v[116:117], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v52, 8, v0
	v_and_b32_e32 v53, 0xff00, v0
	v_lshlrev_b16_e32 v54, 8, v22
	v_accvgpr_read_b32 v48, a30
	;;#ASMSTART
	v_cvt_f32_f16 v52, v52
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v53, v53
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[54:55], v[52:53], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v55, 8, v48
	v_accvgpr_read_b32 v12, a32
	v_accvgpr_read_b32 v232, a36
	v_accvgpr_write_b32 a36, v70
	;;#ASMSTART
	v_cvt_f32_f16 v62, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v12
	v_accvgpr_read_b32 v18, a40
	v_accvgpr_read_b32 v213, a43
	v_accvgpr_write_b32 a37, v71
	;;#ASMSTART
	v_cvt_f32_f16 v70, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v18
	v_accvgpr_read_b32 v212, a42
	;;#ASMSTART
	v_cvt_f32_f16 v78, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v212
	v_accvgpr_read_b32 v14, a46
	v_accvgpr_read_b32 v221, a59
	;;#ASMSTART
	v_cvt_f32_f16 v84, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v14
	v_accvgpr_read_b32 v220, a58
	v_accvgpr_write_b32 a44, v92
	v_mov_b64_e32 v[206:207], v[208:209]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v220
	v_accvgpr_read_b32 v10, a50
	v_accvgpr_read_b32 v209, a53
	v_accvgpr_write_b32 a45, v93
	v_accvgpr_write_b32 a12, v96
	;;#ASMSTART
	v_cvt_f32_f16 v92, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v10
	v_accvgpr_read_b32 v208, a52
	v_accvgpr_write_b32 a13, v97
	v_accvgpr_write_b32 a34, v100
	;;#ASMSTART
	v_cvt_f32_f16 v96, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v208
	v_accvgpr_read_b32 v6, a54
	v_accvgpr_write_b32 a35, v101
	v_accvgpr_write_b32 a28, v104
	;;#ASMSTART
	v_cvt_f32_f16 v100, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v6
	v_accvgpr_read_b32 v8, a56
	v_accvgpr_read_b32 v224, a24
	v_accvgpr_write_b32 a29, v105
	v_accvgpr_write_b32 a24, v108
	;;#ASMSTART
	v_cvt_f32_f16 v104, v55
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[104:105], v[52:53], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v55, 8, v8
	v_mov_b64_e32 v[4:5], v[238:239]
	v_accvgpr_read_b32 v253, a49
	v_accvgpr_write_b32 a25, v109
	v_accvgpr_write_b32 a22, v112
	;;#ASMSTART
	v_cvt_f32_f16 v108, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v4
	v_accvgpr_read_b32 v252, a48
	v_accvgpr_read_b32 v215, a37
	v_accvgpr_write_b32 a23, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v252
	v_accvgpr_read_b32 v214, a36
	;;#ASMSTART
	v_cvt_f32_f16 v116, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v214
	v_accvgpr_read_b32 v40, a44
	v_accvgpr_read_b32 v217, a13
	;;#ASMSTART
	v_cvt_f32_f16 v120, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v40
	v_accvgpr_read_b32 v216, a12
	v_accvgpr_read_b32 v219, a35
	v_pk_fma_f32 v[122:123], v[120:121], v[52:53], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v216
	v_accvgpr_read_b32 v218, a34
	v_pk_fma_f32 v[114:115], v[112:113], v[52:53], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[116:117], v[52:53], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v168, v55
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[168:169], v[52:53], v[204:205] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v205, a29
	v_lshlrev_b32_e32 v55, 8, v244
	v_accvgpr_read_b32 v204, a28
	v_pk_fma_f32 v[94:95], v[92:93], v[52:53], v[222:223] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v204
	v_mov_b64_e32 v[254:255], v[232:233]
	v_accvgpr_read_b32 v223, a25
	;;#ASMSTART
	v_cvt_f32_f16 v176, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v254
	v_accvgpr_read_b32 v222, a24
	v_pk_fma_f32 v[110:111], v[108:109], v[52:53], v[230:231] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v55
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[178:179], v[52:53], v[226:227] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v55, 8, v222
	v_mov_b64_e32 v[226:227], v[224:225]
	v_accvgpr_read_b32 v231, a23
	;;#ASMSTART
	v_cvt_f32_f16 v180, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v226
	v_accvgpr_read_b32 v230, a22
	v_accvgpr_read_b32 v233, a11
	v_pk_fma_f32 v[56:57], v[180:181], v[52:53], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v230
	v_accvgpr_read_b32 v232, a10
	v_accvgpr_read_b32 v235, a21
	;;#ASMSTART
	v_cvt_f32_f16 v184, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v232
	v_accvgpr_read_b32 v234, a20
	v_accvgpr_read_b32 v239, a15
	;;#ASMSTART
	v_cvt_f32_f16 v186, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v234
	v_accvgpr_read_b32 v238, a14
	v_accvgpr_read_b32 v243, a19
	;;#ASMSTART
	v_cvt_f32_f16 v188, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v238
	v_accvgpr_read_b32 v242, a18
	;;#ASMSTART
	v_cvt_f32_f16 v190, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v192, v55
	;;#ASMEND
	v_lshlrev_b32_e32 v55, 8, v250
	v_pk_fma_f32 v[102:103], v[100:101], v[52:53], v[196:197] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v55, 8, v248
	;;#ASMSTART
	v_cvt_f32_f16 v196, v55
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[196:197], v[52:53], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a64
	v_mov_b64_e32 v[246:247], v[206:207]
	v_accvgpr_read_b32 v3, a65
	v_pk_fma_f32 v[98:99], v[96:97], v[52:53], v[198:199] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v55, 8, v246
	;;#ASMSTART
	v_cvt_f32_f16 v198, v55
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[198:199], v[52:53], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a62
	v_accvgpr_read_b32 v3, a63
	v_pk_fma_f32 v[210:211], v[174:175], v[52:53], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v55, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v200, v55
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[200:201], v[52:53], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a60
	v_accvgpr_read_b32 v3, a61
	v_pk_fma_f32 v[66:67], v[62:63], v[52:53], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[70:71], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[78:79], v[52:53], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[52:53], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[88:89], v[52:53], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[150:151], v[52:53], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[158:159], v[52:53], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[176:177], v[52:53], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[182:183], v[52:53], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[184:185], v[52:53], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[186:187], v[52:53], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[188:189], v[52:53], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[190:191], v[52:53], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[192:193], v[52:53], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[194:195], v[52:53], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v55, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v202, v55
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[202:203], v[52:53], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v52, 16, v0
	v_lshlrev_b16_e32 v52, 8, v52
	v_lshlrev_b32_sdwa v0, v191, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v53, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v52, v52
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[54:55], v[52:53], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v26
	v_accvgpr_write_b32 a1, v27
	v_pk_fma_f32 v[26:27], v[62:63], v[52:53], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v26
	v_accvgpr_write_b32 a11, v27
	v_pk_fma_f32 v[26:27], v[70:71], v[52:53], v[164:165] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v27
	v_accvgpr_write_b32 a30, v26
	v_pk_fma_f32 v[26:27], v[78:79], v[52:53], v[162:163] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v13, a33
	v_accvgpr_write_b32 a33, v27
	v_accvgpr_write_b32 a32, v26
	v_pk_fma_f32 v[26:27], v[84:85], v[52:53], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v27
	v_accvgpr_write_b32 a34, v26
	v_accvgpr_read_b32 v26, a78
	v_accvgpr_read_b32 v27, a79
	v_pk_fma_f32 v[54:55], v[186:187], v[52:53], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[190:191], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a76
	v_accvgpr_read_b32 v27, a77
	v_pk_fma_f32 v[62:63], v[184:185], v[52:53], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[192:193], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a74
	v_accvgpr_read_b32 v27, a75
	v_pk_fma_f32 v[70:71], v[182:183], v[52:53], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[194:195], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a72
	v_accvgpr_read_b32 v27, a73
	v_pk_fma_f32 v[78:79], v[180:181], v[52:53], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[196:197], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a70
	v_accvgpr_read_b32 v27, a71
	v_pk_fma_f32 v[224:225], v[88:89], v[52:53], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[92:93], v[52:53], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[174:175], v[52:53], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[198:199], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a68
	v_accvgpr_read_b32 v27, a69
	v_pk_fma_f32 v[88:89], v[176:177], v[52:53], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[200:201], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a66
	v_accvgpr_read_b32 v27, a67
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[96:97], v[96:97], v[52:53], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[100:101], v[52:53], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[104:105], v[52:53], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[108:109], v[52:53], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[112:113], v[52:53], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[116:117], v[52:53], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[120:121], v[52:53], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[150:151], v[52:53], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[158:159], v[52:53], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[168:169], v[52:53], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[178:179], v[52:53], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[188:189], v[52:53], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[202:203], v[52:53], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v53, 0xff00, v1
	;;#ASMSTART
	v_cvt_f32_f16 v52, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v236
	;;#ASMSTART
	v_cvt_f32_f16 v53, v53
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[52:53], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v3
	v_lshrrev_b32_sdwa v136, v191, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a12, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[136:137], v[52:53], v[44:45] op_sel_hi:[0,1,1]
	v_and_b32_e32 v137, 0xff00, v246
	;;#ASMSTART
	v_cvt_f32_f16 v138, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v248 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v140, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v144, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v238
	;;#ASMSTART
	v_cvt_f32_f16 v148, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a15, v3
	;;#ASMSTART
	v_cvt_f32_f16 v150, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v232
	v_accvgpr_write_b32 a14, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[52:53], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v230 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a19, v3
	;;#ASMSTART
	v_cvt_f32_f16 v154, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v226
	v_accvgpr_write_b32 a18, v2
	v_pk_fma_f32 v[2:3], v[140:141], v[52:53], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v254
	;;#ASMSTART
	v_cvt_f32_f16 v160, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v244
	;;#ASMSTART
	v_cvt_f32_f16 v164, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v218 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v216
	v_accvgpr_write_b32 a21, v3
	v_mov_b64_e32 v[42:43], v[244:245]
	v_pk_fma_f32 v[244:245], v[164:165], v[52:53], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[168:169], v[52:53], v[170:171] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v40 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a20, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[52:53], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[162:163], v[52:53], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v214
	v_accvgpr_read_b32 v36, a48
	;;#ASMSTART
	v_cvt_f32_f16 v174, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v229, a57
	v_accvgpr_write_b32 a23, v3
	;;#ASMSTART
	v_cvt_f32_f16 v176, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v4
	v_accvgpr_read_b32 v228, a56
	v_accvgpr_write_b32 a22, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[52:53], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[156:157], v[52:53], v[34:35] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[34:35], v[218:219]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v219, a53
	;;#ASMSTART
	v_cvt_f32_f16 v180, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v6
	v_accvgpr_read_b32 v218, a52
	v_accvgpr_read_b32 v253, a51
	;;#ASMSTART
	v_cvt_f32_f16 v182, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v218 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v252, a50
	v_accvgpr_read_b32 v215, a59
	;;#ASMSTART
	v_cvt_f32_f16 v184, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v252
	v_accvgpr_read_b32 v214, a58
	v_accvgpr_read_b32 v209, a47
	;;#ASMSTART
	v_cvt_f32_f16 v186, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v214 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v208, a46
	;;#ASMSTART
	v_cvt_f32_f16 v188, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v208
	v_accvgpr_read_b32 v221, a41
	;;#ASMSTART
	v_cvt_f32_f16 v190, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v212 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v220, a40
	;;#ASMSTART
	v_cvt_f32_f16 v192, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v220
	v_mov_b64_e32 v[206:207], v[12:13]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v137
	;;#ASMEND
	v_lshrrev_b32_sdwa v137, v191, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v203, a27
	;;#ASMSTART
	v_cvt_f32_f16 v196, v137
	;;#ASMEND
	v_and_b32_e32 v137, 0xff00, v48
	v_accvgpr_read_b32 v202, a26
	v_pk_fma_f32 v[24:25], v[148:149], v[52:53], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[150:151], v[52:53], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[152:153], v[52:53], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[154:155], v[52:53], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[158:159], v[52:53], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[160:161], v[52:53], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[170:171], v[52:53], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[172:173], v[52:53], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[174:175], v[52:53], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[176:177], v[52:53], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[178:179], v[52:53], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[180:181], v[52:53], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[182:183], v[52:53], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[184:185], v[52:53], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[52:53], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[188:189], v[52:53], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[190:191], v[52:53], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[192:193], v[52:53], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[194:195], v[52:53], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[196:197], v[52:53], v[74:75] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v137
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[198:199], v[52:53], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v137, v191, v202 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v137
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[200:201], v[52:53], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v58, 16, v1
	v_lshlrev_b32_sdwa v1, v191, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v58, 8, v58
	;;#ASMSTART
	v_cvt_f32_f16 v59, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v58, v58
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[58:59], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	v_pk_fma_f32 v[0:1], v[136:137], v[58:59], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	v_pk_fma_f32 v[0:1], v[138:139], v[58:59], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_accvgpr_write_b32 a6, v0
	v_pk_fma_f32 v[0:1], v[140:141], v[58:59], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	v_accvgpr_write_b32 a8, v0
	v_pk_fma_f32 v[0:1], v[144:145], v[58:59], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a27
	v_accvgpr_write_b32 a27, v1
	v_accvgpr_write_b32 a26, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[58:59], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[148:149], v[58:59], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[168:169], v[58:59], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[170:171], v[58:59], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[172:173], v[58:59], v[132:133] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v132, 16, v240
	v_lshlrev_b16_e32 v133, 8, v132
	v_lshrrev_b32_e32 v132, 16, v248
	v_lshlrev_b16_e32 v137, 8, v132
	v_lshrrev_b32_e32 v132, 16, v242
	v_lshlrev_b16_e32 v139, 8, v132
	v_lshrrev_b32_e32 v132, 16, v234
	v_lshlrev_b16_e32 v141, 8, v132
	v_lshrrev_b32_e32 v132, 16, v230
	v_accvgpr_write_b32 a25, v3
	v_lshlrev_b16_e32 v145, 8, v132
	v_lshrrev_b32_e32 v132, 16, v222
	v_accvgpr_write_b32 a24, v2
	v_mov_b64_e32 v[2:3], v[4:5]
	v_accvgpr_read_b32 v4, a34
	v_lshlrev_b16_e32 v147, 8, v132
	v_lshrrev_b32_e32 v132, 16, v204
	v_accvgpr_write_b32 a29, v1
	v_accvgpr_read_b32 v5, a35
	v_lshlrev_b16_e32 v149, 8, v132
	v_lshrrev_b32_e32 v132, 16, v34
	v_accvgpr_write_b32 a28, v0
	v_pk_fma_f32 v[64:65], v[150:151], v[58:59], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[160:161], v[58:59], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[192:193], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a32
	v_lshlrev_b16_e32 v151, 8, v132
	v_lshrrev_b32_e32 v132, 16, v40
	v_accvgpr_read_b32 v19, a41
	v_pk_fma_f32 v[60:61], v[152:153], v[58:59], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a33
	v_lshlrev_b16_e32 v153, 8, v132
	v_lshrrev_b32_e32 v132, 16, v36
	v_pk_fma_f32 v[26:27], v[154:155], v[58:59], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[158:159], v[58:59], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[194:195], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a30
	v_lshlrev_b16_e32 v155, 8, v132
	v_lshrrev_b32_e32 v132, 16, v228
	v_pk_fma_f32 v[22:23], v[156:157], v[58:59], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a31
	v_lshlrev_b16_e32 v156, 8, v132
	v_lshrrev_b32_e32 v132, 16, v218
	v_pk_fma_f32 v[70:71], v[196:197], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a10
	v_lshlrev_b16_e32 v152, 8, v132
	v_lshrrev_b32_e32 v132, 16, v214
	v_accvgpr_read_b32 v5, a11
	v_lshlrev_b16_e32 v148, 8, v132
	v_lshrrev_b32_e32 v132, 16, v212
	v_pk_fma_f32 v[62:63], v[198:199], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a1
	v_lshlrev_b16_e32 v144, 8, v132
	v_lshrrev_b32_e32 v132, 16, v206
	v_accvgpr_read_b32 v15, a47
	v_accvgpr_read_b32 v4, a0
	v_lshlrev_b16_e32 v138, 8, v132
	v_lshrrev_b32_e32 v132, 16, v202
	v_pk_fma_f32 v[14:15], v[162:163], v[58:59], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[164:165], v[58:59], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[174:175], v[58:59], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[176:177], v[58:59], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[178:179], v[58:59], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[180:181], v[58:59], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[182:183], v[58:59], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[184:185], v[58:59], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[186:187], v[58:59], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[188:189], v[58:59], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[190:191], v[58:59], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[200:201], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v58, 8, v126
	v_and_b32_e32 v59, 0xff00, v126
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v58, v58
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v59, v59
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[132:133], v[58:59], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v5
	v_accvgpr_write_b32 a10, v4
	v_accvgpr_read_b32 v4, a24
	v_lshlrev_b32_sdwa v146, v191, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v5, a25
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[146:147], v[58:59], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v151
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[170:171], v[58:59], v[210:211] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v147
	;;#ASMEND
	v_lshlrev_b32_sdwa v147, v191, v226 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v147
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[180:181], v[58:59], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v139
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[190:191], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a22
	v_accvgpr_read_b32 v9, a57
	v_accvgpr_read_b32 v5, a23
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[138:139], v[58:59], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v150, v191, v252 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v149
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[174:175], v[58:59], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v139, v191, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v139
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[192:193], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a20
	v_accvgpr_read_b32 v8, a14
	v_accvgpr_read_b32 v11, a51
	v_accvgpr_read_b32 v5, a21
	v_accvgpr_read_b32 v9, a15
	v_accvgpr_read_b32 v45, a37
	;;#ASMSTART
	v_cvt_f32_f16 v194, v137
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[194:195], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a18
	;;#ASMSTART
	v_cvt_f32_f16 v198, v133
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[198:199], v[58:59], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a12
	v_accvgpr_read_b32 v44, a36
	v_lshlrev_b32_sdwa v136, v191, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v140, v191, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v154, v191, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v5, a19
	v_accvgpr_read_b32 v9, a13
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[136:137], v[58:59], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[140:141], v[58:59], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[144:145], v[58:59], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[148:149], v[58:59], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[150:151], v[58:59], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[152:153], v[58:59], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[154:155], v[58:59], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[156:157], v[58:59], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v157, v191, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v157
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[158:159], v[58:59], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v155
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[160:161], v[58:59], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v155, v191, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v155
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[162:163], v[58:59], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v153
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[164:165], v[58:59], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v153, v191, v216 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v153
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[168:169], v[58:59], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v151, v191, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v151
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[172:173], v[58:59], v[244:245] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v149, v191, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v149
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[176:177], v[58:59], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[178:179], v[58:59], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v145
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[182:183], v[58:59], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v145, v191, v232 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v145
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[184:185], v[58:59], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v141
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[186:187], v[58:59], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v141, v191, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v141
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[188:189], v[58:59], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v137, v191, v246 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v137
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[196:197], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v133, v191, v236 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v133
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[200:201], v[58:59], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v58, 16, v126
	v_lshlrev_b16_e32 v58, 8, v58
	v_lshlrev_b32_sdwa v8, v191, v126 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v59, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v58, v58
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[132:133], v[58:59], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v8
	v_accvgpr_write_b32 a1, v9
	v_pk_fma_f32 v[8:9], v[136:137], v[58:59], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[176:177], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_write_b32 a13, v9
	v_accvgpr_read_b32 v1, a29
	v_accvgpr_write_b32 a12, v8
	v_pk_fma_f32 v[8:9], v[138:139], v[58:59], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[182:183], v[58:59], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[186:187], v[58:59], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[190:191], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_write_b32 a15, v9
	v_accvgpr_read_b32 v1, a27
	v_accvgpr_write_b32 a14, v8
	v_pk_fma_f32 v[8:9], v[140:141], v[58:59], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[170:171], v[58:59], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[172:173], v[58:59], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[184:185], v[58:59], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[192:193], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v1, a9
	v_pk_fma_f32 v[224:225], v[180:181], v[58:59], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[194:195], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v1, a7
	v_pk_fma_f32 v[54:55], v[178:179], v[58:59], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[196:197], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_accvgpr_write_b32 a19, v9
	v_pk_fma_f32 v[70:71], v[174:175], v[58:59], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[198:199], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a2
	v_accvgpr_write_b32 a18, v8
	v_accvgpr_read_b32 v1, a3
	v_lshlrev_b16_e32 v8, 8, v127
	v_pk_fma_f32 v[84:85], v[144:145], v[58:59], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[146:147], v[58:59], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[148:149], v[58:59], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[150:151], v[58:59], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[152:153], v[58:59], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[154:155], v[58:59], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[156:157], v[58:59], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[158:159], v[58:59], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[160:161], v[58:59], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[162:163], v[58:59], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[164:165], v[58:59], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[168:169], v[58:59], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[188:189], v[58:59], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[200:201], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v58, v8
	;;#ASMEND
	v_lshrrev_b32_e32 v8, 24, v202
	v_lshlrev_b16_e32 v133, 8, v8
	v_lshrrev_b32_e32 v8, 24, v206
	v_lshlrev_b16_e32 v137, 8, v8
	v_and_b32_e32 v8, 0xff000000, v48
	v_lshrrev_b32_e32 v139, 16, v8
	v_and_b32_e32 v8, 0xff000000, v220
	v_lshrrev_b32_e32 v141, 16, v8
	v_lshrrev_b32_e32 v8, 24, v212
	v_lshlrev_b16_e32 v145, 8, v8
	v_lshrrev_b32_e32 v8, 24, v214
	v_accvgpr_read_b32 v38, a50
	v_lshlrev_b16_e32 v147, 8, v8
	v_and_b32_e32 v8, 0xff000000, v208
	v_lshrrev_b32_e32 v149, 16, v8
	v_and_b32_e32 v8, 0xff000000, v38
	v_lshrrev_b32_e32 v151, 16, v8
	v_lshrrev_b32_e32 v8, 24, v218
	v_lshlrev_b16_e32 v153, 8, v8
	v_lshrrev_b32_e32 v8, 24, v228
	v_lshlrev_b16_e32 v155, 8, v8
	v_and_b32_e32 v8, 0xff000000, v6
	v_lshrrev_b32_e32 v157, 16, v8
	v_and_b32_e32 v8, 0xff000000, v2
	v_lshrrev_b32_e32 v159, 16, v8
	v_lshrrev_b32_e32 v8, 24, v36
	v_lshlrev_b16_e32 v161, 8, v8
	v_lshrrev_b32_e32 v8, 24, v40
	v_lshlrev_b16_e32 v163, 8, v8
	v_and_b32_e32 v8, 0xff000000, v44
	v_lshrrev_b32_e32 v165, 16, v8
	v_and_b32_e32 v8, 0xff000000, v216
	v_lshrrev_b32_e32 v168, 16, v8
	v_lshrrev_b32_e32 v8, 24, v34
	v_lshlrev_b16_e32 v164, 8, v8
	v_lshrrev_b32_e32 v8, 24, v204
	v_lshlrev_b16_e32 v160, 8, v8
	v_and_b32_e32 v8, 0xff000000, v42
	v_lshrrev_b32_e32 v162, 16, v8
	v_and_b32_e32 v8, 0xff000000, v254
	v_lshrrev_b32_e32 v158, 16, v8
	v_lshrrev_b32_e32 v8, 24, v222
	v_lshlrev_b16_e32 v156, 8, v8
	v_lshrrev_b32_e32 v8, 24, v230
	v_lshlrev_b16_e32 v152, 8, v8
	v_and_b32_e32 v8, 0xff000000, v226
	v_lshrrev_b32_e32 v154, 16, v8
	v_and_b32_e32 v8, 0xff000000, v232
	v_lshrrev_b32_e32 v150, 16, v8
	v_lshrrev_b32_e32 v8, 24, v234
	v_lshlrev_b16_e32 v148, 8, v8
	v_lshrrev_b32_e32 v8, 24, v242
	v_lshlrev_b16_e32 v144, 8, v8
	v_and_b32_e32 v8, 0xff000000, v238
	v_lshrrev_b32_e32 v146, 16, v8
	v_and_b32_e32 v8, 0xff000000, v250
	v_lshrrev_b32_e32 v140, 16, v8
	v_lshrrev_b32_e32 v8, 24, v248
	v_lshlrev_b16_e32 v138, 8, v8
	v_and_b32_e32 v8, 0xff000000, v246
	v_lshrrev_b32_e32 v136, 16, v8
	v_lshrrev_b32_e32 v8, 24, v240
	v_lshlrev_b16_e32 v132, 8, v8
	v_and_b32_e32 v8, 0xff000000, v236
	v_and_b32_e32 v59, 0xff00, v127
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v59, v59
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[8:9], v[58:59], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_read_b32 v7, a55
	v_accvgpr_write_b32 a4, v0
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[132:133], v[58:59], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a10
	v_mov_b32_e32 v177, v7
	v_mov_b32_e32 v181, v3
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_read_b32 v11, a11
	v_accvgpr_write_b32 a20, v0
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[136:137], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[138:139], v[58:59], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[140:141], v[58:59], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[144:145], v[58:59], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[146:147], v[58:59], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[148:149], v[58:59], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[150:151], v[58:59], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[152:153], v[58:59], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[154:155], v[58:59], v[210:211] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[156:157], v[58:59], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[158:159], v[58:59], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[58:59], v[252:253] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[162:163], v[58:59], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[164:165], v[58:59], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[168:169], v[58:59], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v163
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[170:171], v[58:59], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v165
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[172:173], v[58:59], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v161
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[174:175], v[58:59], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v159
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[176:177], v[58:59], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v155
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[178:179], v[58:59], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v157
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[180:181], v[58:59], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v153
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[182:183], v[58:59], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v151
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[184:185], v[58:59], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v147
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[186:187], v[58:59], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v149
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[188:189], v[58:59], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v145
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[190:191], v[58:59], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v141
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[192:193], v[58:59], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v137
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[194:195], v[58:59], v[74:75] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v139
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[196:197], v[58:59], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v133
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[198:199], v[58:59], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v58, 16, v127
	v_lshlrev_b32_sdwa v9, v191, v127 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v58, 8, v58
	;;#ASMSTART
	v_cvt_f32_f16 v59, v9
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v58, v58
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[8:9], v[58:59], v[200:201] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v8
	v_accvgpr_write_b32 a3, v9
	v_pk_fma_f32 v[8:9], v[132:133], v[58:59], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v8
	v_accvgpr_write_b32 a7, v9
	v_pk_fma_f32 v[8:9], v[136:137], v[58:59], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v8
	v_accvgpr_write_b32 a9, v9
	v_accvgpr_read_b32 v8, a18
	v_accvgpr_read_b32 v9, a19
	v_pk_fma_f32 v[18:19], v[140:141], v[58:59], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[144:145], v[58:59], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[146:147], v[58:59], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[164:165], v[58:59], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[192:193], v[58:59], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a14
	v_accvgpr_read_b32 v9, a15
	v_pk_fma_f32 v[244:245], v[160:161], v[58:59], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[194:195], v[58:59], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a12
	v_accvgpr_read_b32 v9, a13
	v_pk_fma_f32 v[14:15], v[138:139], v[58:59], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[148:149], v[58:59], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[150:151], v[58:59], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[158:159], v[58:59], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[196:197], v[58:59], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a1
	v_accvgpr_read_b32 v8, a0
	v_pk_fma_f32 v[166:167], v[152:153], v[58:59], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[154:155], v[58:59], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[156:157], v[58:59], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[162:163], v[58:59], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[168:169], v[58:59], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[170:171], v[58:59], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[172:173], v[58:59], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[174:175], v[58:59], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[176:177], v[58:59], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[178:179], v[58:59], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[180:181], v[58:59], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[182:183], v[58:59], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[184:185], v[58:59], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[186:187], v[58:59], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[188:189], v[58:59], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[190:191], v[58:59], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[198:199], v[58:59], v[8:9] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v58, 8, v124
	v_and_b32_e32 v59, 0xff00, v124
	v_lshlrev_b16_e32 v130, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v58, v58
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v59, v59
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[130:131], v[58:59], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v131, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v132, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v136, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v138, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v140, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v209
	v_accvgpr_read_b32 v39, a51
	;;#ASMSTART
	v_cvt_f32_f16 v144, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v146, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v148, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v150, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v177
	;;#ASMSTART
	v_cvt_f32_f16 v152, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v229
	v_accvgpr_read_b32 v37, a49
	;;#ASMSTART
	v_cvt_f32_f16 v154, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v181
	;;#ASMSTART
	v_cvt_f32_f16 v156, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v37
	v_accvgpr_read_b32 v41, a45
	;;#ASMSTART
	v_cvt_f32_f16 v158, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v160, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v162, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v164, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v168, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v170, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v205
	;;#ASMSTART
	v_cvt_f32_f16 v172, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v255
	;;#ASMSTART
	v_cvt_f32_f16 v174, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v176, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v178, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v180, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v182, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v184, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v186, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v188, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v251
	v_pk_fma_f32 v[10:11], v[172:173], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v249
	v_accvgpr_read_b32 v0, a20
	;;#ASMSTART
	v_cvt_f32_f16 v192, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v247
	v_accvgpr_read_b32 v1, a21
	v_pk_fma_f32 v[126:127], v[168:169], v[58:59], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v196, v131
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[196:197], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[66:67], v[132:133], v[58:59], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[136:137], v[58:59], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[138:139], v[58:59], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[140:141], v[58:59], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[144:145], v[58:59], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[146:147], v[58:59], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[148:149], v[58:59], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[150:151], v[58:59], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[152:153], v[58:59], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[154:155], v[58:59], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[156:157], v[58:59], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[158:159], v[58:59], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[160:161], v[58:59], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[162:163], v[58:59], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[164:165], v[58:59], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[170:171], v[58:59], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[174:175], v[58:59], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[176:177], v[58:59], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[178:179], v[58:59], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[180:181], v[58:59], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[182:183], v[58:59], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[184:185], v[58:59], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[186:187], v[58:59], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[188:189], v[58:59], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[190:191], v[58:59], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[192:193], v[58:59], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[194:195], v[58:59], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v131, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v198, v131
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[198:199], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v58, 16, v124
	v_accvgpr_read_b32 v0, a8
	v_lshlrev_b16_e32 v58, 8, v58
	v_lshlrev_b32_sdwa v59, v191, v124 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_accvgpr_read_b32 v1, a9
	;;#ASMSTART
	v_cvt_f32_f16 v59, v59
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v58, v58
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[130:131], v[58:59], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[194:195], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v1, a7
	v_pk_fma_f32 v[62:63], v[132:133], v[58:59], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[196:197], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a2
	v_accvgpr_read_b32 v1, a3
	v_pk_fma_f32 v[70:71], v[136:137], v[58:59], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[138:139], v[58:59], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[140:141], v[58:59], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[144:145], v[58:59], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[146:147], v[58:59], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[148:149], v[58:59], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[150:151], v[58:59], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[152:153], v[58:59], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[154:155], v[58:59], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[156:157], v[58:59], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[158:159], v[58:59], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[160:161], v[58:59], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[162:163], v[58:59], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[164:165], v[58:59], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[168:169], v[58:59], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[170:171], v[58:59], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[172:173], v[58:59], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[174:175], v[58:59], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[176:177], v[58:59], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[178:179], v[58:59], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[180:181], v[58:59], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[182:183], v[58:59], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[184:185], v[58:59], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[186:187], v[58:59], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[188:189], v[58:59], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[190:191], v[58:59], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[192:193], v[58:59], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[198:199], v[58:59], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v125
	v_and_b32_e32 v1, 0xff00, v125
	;;#ASMSTART
	v_cvt_f32_f16 v136, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v237
	;;#ASMSTART
	v_cvt_f32_f16 v137, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[136:137], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v1
	v_lshrrev_b32_sdwa v2, v191, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a10, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[136:137], v[4:5] op_sel_hi:[0,1,1]
	v_and_b32_e32 v3, 0xff00, v247
	v_accvgpr_write_b32 a13, v1
	;;#ASMSTART
	v_cvt_f32_f16 v4, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v249 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a12, v0
	v_pk_fma_f32 v[0:1], v[4:5], v[136:137], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v6, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v251
	;;#ASMSTART
	v_cvt_f32_f16 v140, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v243 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v144, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v239
	;;#ASMSTART
	v_cvt_f32_f16 v146, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v148, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v233
	;;#ASMSTART
	v_cvt_f32_f16 v150, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v231 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v227
	;;#ASMSTART
	v_cvt_f32_f16 v154, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v223 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v156, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v255
	v_mov_b32_e32 v189, v205
	v_pk_fma_f32 v[158:159], v[156:157], v[136:137], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v56, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v189 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[160:161], v[56:57], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v72, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v43
	v_mov_b32_e32 v187, v35
	;;#ASMSTART
	v_cvt_f32_f16 v162, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v187 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v164, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v217
	v_mov_b32_e32 v185, v41
	;;#ASMSTART
	v_cvt_f32_f16 v166, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v185 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a16, v183
	;;#ASMSTART
	v_cvt_f32_f16 v168, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v45
	v_mov_b32_e32 v183, v37
	;;#ASMSTART
	v_cvt_f32_f16 v170, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v183 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v181
	v_mov_b32_e32 v179, v229
	;;#ASMSTART
	v_cvt_f32_f16 v174, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v179 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[114:115], v[174:175], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v177
	v_mov_b32_e32 v175, v219
	v_pk_fma_f32 v[118:119], v[172:173], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v175 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v173, v39
	v_pk_fma_f32 v[122:123], v[170:171], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v173
	v_mov_b32_e32 v171, v215
	v_pk_fma_f32 v[142:143], v[168:169], v[136:137], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v171 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v169, v209
	v_pk_fma_f32 v[126:127], v[164:165], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v169
	v_mov_b32_e32 v165, v213
	v_pk_fma_f32 v[10:11], v[72:73], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v165 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v73, v221
	;;#ASMSTART
	v_cvt_f32_f16 v188, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v73
	v_mov_b32_e32 v57, v207
	v_pk_fma_f32 v[12:13], v[6:7], v[136:137], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v57 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v7, v49
	;;#ASMSTART
	v_cvt_f32_f16 v192, v3
	;;#ASMEND
	v_and_b32_e32 v3, 0xff00, v7
	;;#ASMSTART
	v_cvt_f32_f16 v194, v3
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v191, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v3
	;;#ASMEND
	v_lshrrev_b32_e32 v3, 16, v125
	v_lshlrev_b16_e32 v3, 8, v3
	v_pk_fma_f32 v[16:17], v[140:141], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[144:145], v[136:137], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[146:147], v[136:137], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[148:149], v[136:137], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[150:151], v[136:137], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[152:153], v[136:137], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[154:155], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[162:163], v[136:137], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[166:167], v[136:137], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[176:177], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[178:179], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[180:181], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[182:183], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[184:185], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[186:187], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[188:189], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[190:191], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[192:193], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[194:195], v[136:137], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[196:197], v[136:137], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v5, v191, v125 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v137, v5
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v136, v3
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[2:3], v[136:137], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v80
	v_pk_fma_f32 v[58:59], v[138:139], v[136:137], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[4:5], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[6:7], v[136:137], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[140:141], v[136:137], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[144:145], v[136:137], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[146:147], v[136:137], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[148:149], v[136:137], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[150:151], v[136:137], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[152:153], v[136:137], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[154:155], v[136:137], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[156:157], v[136:137], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[56:57], v[136:137], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[72:73], v[136:137], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[162:163], v[136:137], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[164:165], v[136:137], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[166:167], v[136:137], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[168:169], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[170:171], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[172:173], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[174:175], v[136:137], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[176:177], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[178:179], v[136:137], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[180:181], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[182:183], v[136:137], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[184:185], v[136:137], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[186:187], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[188:189], v[136:137], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[190:191], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[192:193], v[136:137], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[194:195], v[136:137], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[196:197], v[136:137], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v2
	;;#ASMEND
	v_lshrrev_b32_e32 v2, 16, v241
	v_lshlrev_b16_e32 v149, 8, v2
	v_lshrrev_b32_e32 v2, 16, v249
	v_lshlrev_b16_e32 v151, 8, v2
	v_lshrrev_b32_e32 v2, 16, v243
	v_lshlrev_b16_e32 v153, 8, v2
	v_lshrrev_b32_e32 v2, 16, v235
	v_lshlrev_b16_e32 v155, 8, v2
	v_lshrrev_b32_e32 v2, 16, v231
	v_lshlrev_b16_e32 v157, 8, v2
	v_lshrrev_b32_e32 v2, 16, v223
	v_lshlrev_b16_e32 v163, 8, v2
	v_lshrrev_b32_e32 v2, 16, v189
	v_lshlrev_b16_e32 v124, 8, v2
	v_lshrrev_b32_e32 v2, 16, v187
	v_lshlrev_b16_e32 v166, 8, v2
	v_lshrrev_b32_e32 v2, 16, v185
	v_lshlrev_b16_e32 v162, 8, v2
	v_lshrrev_b32_e32 v2, 16, v183
	v_lshlrev_b16_e32 v154, 8, v2
	v_lshrrev_b32_e32 v2, 16, v179
	v_lshlrev_b16_e32 v150, 8, v2
	v_lshrrev_b32_e32 v2, 16, v175
	v_lshlrev_b16_e32 v76, 8, v2
	v_lshrrev_b32_e32 v2, 16, v171
	v_lshlrev_b16_e32 v56, 8, v2
	v_lshrrev_b32_e32 v2, 16, v165
	v_lshlrev_b16_e32 v6, 8, v2
	v_lshrrev_b32_e32 v2, 16, v57
	v_lshlrev_b16_e32 v4, 8, v2
	v_lshrrev_b32_e32 v2, 16, v203
	v_and_b32_e32 v3, 0xff00, v80
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v137, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v148, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[148:149], v[136:137], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v5, v191, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v171, v7
	;;#ASMSTART
	v_cvt_f32_f16 v52, v5
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[52:53], v[136:137], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v7, v191, v73 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v53, v191, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v66, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[66:67], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v74, v7
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[74:75], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[82:83], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v53
	;;#ASMEND
	v_lshlrev_b32_sdwa v53, v191, v173 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[60:61], v[86:87], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v56
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[90:91], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v53
	;;#ASMEND
	v_lshlrev_b32_sdwa v53, v191, v177 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v179, v57
	v_pk_fma_f32 v[56:57], v[94:95], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v98, v76
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[98:99], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v53
	;;#ASMEND
	v_lshlrev_b32_sdwa v53, v191, v181 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v152, v53
	;;#ASMEND
	v_lshlrev_b32_sdwa v53, v191, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v197, v37
	v_mov_b32_e32 v193, v229
	;;#ASMSTART
	v_cvt_f32_f16 v156, v53
	;;#ASMEND
	v_lshlrev_b32_sdwa v53, v191, v217 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v211, v205
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[162:163], v[136:137], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v53
	;;#ASMEND
	v_lshlrev_b32_sdwa v53, v191, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v53
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[168:169], v[136:137], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v153
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[192:193], v[136:137], v[20:21] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v20, v191, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v20
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[196:197], v[136:137], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v191, v247 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v202, v16
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[202:203], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	v_mov_b32_e32 v207, v35
	v_accvgpr_read_b32 v1, a13
	v_mov_b32_e32 v75, v209
	;;#ASMSTART
	v_cvt_f32_f16 v206, v149
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[206:207], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_mov_b32_e32 v201, v185
	v_mov_b32_e32 v189, v219
	v_mov_b32_e32 v185, v215
	v_mov_b32_e32 v183, v213
	v_lshlrev_b32_sdwa v53, v191, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v1, a11
	v_mov_b32_e32 v67, v221
	v_pk_fma_f32 v[106:107], v[102:103], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[150:151], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v91, v181
	v_pk_fma_f32 v[114:115], v[152:153], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[154:155], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[156:157], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[142:143], v[136:137], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[166:167], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v124
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[170:171], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v53
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[172:173], v[136:137], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v163
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[174:175], v[136:137], v[158:159] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v53, v191, v227 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v53
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[176:177], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v157
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[178:179], v[136:137], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v32, v191, v233 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v32
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[182:183], v[136:137], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v155
	;;#ASMEND
	v_pk_fma_f32 v[186:187], v[184:185], v[136:137], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v28, v191, v239 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v28
	;;#ASMEND
	v_pk_fma_f32 v[220:221], v[188:189], v[136:137], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v151
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[200:201], v[136:137], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v8, v191, v237 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v210, v8
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[210:211], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v80
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b32_sdwa v1, v191, v80 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v213, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v212, v0
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[206:207], v[212:213], v[132:133] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v25, 24, v207
	scratch_load_dword v207, off, off offset:4
	v_mov_b32_e32 v83, v173
	v_mov_b32_e32 v87, v177
	v_pk_fma_f32 v[228:229], v[148:149], v[212:213], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[52:53], v[212:213], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[82:83], v[212:213], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[86:87], v[212:213], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[94:95], v[212:213], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[98:99], v[212:213], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[150:151], v[212:213], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[152:153], v[212:213], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[154:155], v[212:213], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[156:157], v[212:213], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[162:163], v[212:213], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[168:169], v[212:213], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[172:173], v[212:213], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[174:175], v[212:213], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[176:177], v[212:213], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[178:179], v[212:213], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[182:183], v[212:213], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[184:185], v[212:213], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[196:197], v[212:213], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[200:201], v[212:213], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v203
	v_lshrrev_b32_e32 v9, 24, v179
	v_and_b32_e32 v10, 0xff000000, v171
	v_lshrrev_b32_e32 v11, 24, v183
	v_and_b32_e32 v14, 0xff000000, v67
	v_lshrrev_b32_e32 v15, 24, v185
	v_and_b32_e32 v16, 0xff000000, v75
	v_lshrrev_b32_e32 v17, 24, v189
	v_and_b32_e32 v18, 0xff000000, v83
	v_lshrrev_b32_e32 v19, 24, v193
	v_and_b32_e32 v20, 0xff000000, v87
	v_lshrrev_b32_e32 v21, 24, v197
	v_and_b32_e32 v22, 0xff000000, v91
	v_lshrrev_b32_e32 v23, 24, v201
	v_and_b32_e32 v24, 0xff000000, v45
	v_and_b32_e32 v26, 0xff000000, v217
	v_lshrrev_b32_e32 v27, 24, v211
	v_and_b32_e32 v28, 0xff000000, v43
	v_lshrrev_b32_e32 v29, 24, v223
	v_and_b32_e32 v38, 0xff000000, v255
	v_lshrrev_b32_e32 v39, 24, v231
	v_and_b32_e32 v40, 0xff000000, v227
	v_lshrrev_b32_e32 v41, 24, v235
	v_and_b32_e32 v42, 0xff000000, v233
	v_lshrrev_b32_e32 v43, 24, v243
	v_and_b32_e32 v46, 0xff000000, v239
	v_and_b32_e32 v47, 0xff000000, v251
	v_lshrrev_b32_e32 v50, 24, v241
	v_and_b32_e32 v51, 0xff000000, v237
	v_lshlrev_b16_e32 v54, 8, v81
	v_and_b32_e32 v55, 0xff00, v81
	v_pk_fma_f32 v[214:215], v[66:67], v[212:213], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[74:75], v[212:213], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[142:143], v[212:213], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[170:171], v[212:213], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[210:211], v[212:213], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 24, v249
	v_and_b32_e32 v49, 0xff000000, v247
	;;#ASMSTART
	v_cvt_f32_f16 v70, v54
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v71, v55
	;;#ASMEND
	v_lshlrev_b16_e32 v54, 8, v8
	v_lshlrev_b16_e32 v55, 8, v9
	v_lshrrev_b32_e32 v58, 16, v10
	v_lshrrev_b32_e32 v59, 16, v14
	v_lshlrev_b16_e32 v66, 8, v11
	v_lshlrev_b16_e32 v67, 8, v15
	v_lshrrev_b32_e32 v74, 16, v16
	v_lshrrev_b32_e32 v75, 16, v18
	v_lshlrev_b16_e32 v18, 8, v17
	v_lshlrev_b16_e32 v16, 8, v19
	v_lshrrev_b32_e32 v19, 16, v20
	v_lshrrev_b32_e32 v14, 16, v22
	v_lshlrev_b16_e32 v10, 8, v21
	v_lshlrev_b16_e32 v11, 8, v23
	v_lshrrev_b32_e32 v15, 16, v24
	v_lshrrev_b32_e32 v17, 16, v26
	v_lshlrev_b16_e32 v20, 8, v25
	v_lshlrev_b16_e32 v21, 8, v27
	v_lshrrev_b32_e32 v22, 16, v28
	v_lshrrev_b32_e32 v8, 16, v38
	v_lshlrev_b16_e32 v9, 8, v29
	v_lshlrev_b16_e32 v23, 8, v39
	v_lshrrev_b32_e32 v24, 16, v40
	v_lshrrev_b32_e32 v25, 16, v42
	v_lshlrev_b16_e32 v26, 8, v41
	v_lshlrev_b16_e32 v27, 8, v43
	v_lshrrev_b32_e32 v28, 16, v46
	v_lshrrev_b32_e32 v29, 16, v47
	v_lshlrev_b16_e32 v40, 8, v50
	v_lshrrev_b32_e32 v41, 16, v51
	v_pk_fma_f32 v[62:63], v[90:91], v[212:213], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[102:103], v[212:213], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[188:189], v[212:213], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[192:193], v[212:213], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[202:203], v[212:213], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v38, 8, v48
	v_lshrrev_b32_e32 v39, 16, v49
	;;#ASMSTART
	v_cvt_f32_f16 v178, v41
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[178:179], v[70:71], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v40
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[136:137], v[70:71], v[208:209] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v39
	;;#ASMEND
	v_pk_fma_f32 v[216:217], v[182:183], v[70:71], v[204:205] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v38
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[184:185], v[70:71], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v29
	;;#ASMEND
	v_pk_fma_f32 v[222:223], v[188:189], v[70:71], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v27
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[192:193], v[70:71], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v28
	;;#ASMEND
	v_pk_fma_f32 v[220:221], v[194:195], v[70:71], v[220:221] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v26
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[190:191], v[70:71], v[186:187] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v25
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[186:187], v[70:71], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v23
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[196:197], v[70:71], v[180:181] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v24
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[180:181], v[70:71], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v9
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[198:199], v[70:71], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[158:159], v[70:71], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v21
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[160:161], v[70:71], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v22
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[200:201], v[70:71], v[244:245] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v20
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[202:203], v[70:71], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v126, v17
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[126:127], v[70:71], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v11
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[134:135], v[70:71], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v15
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[164:165], v[70:71], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[122:123], v[70:71], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[118:119], v[70:71], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v104, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[104:105], v[70:71], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v19
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[102:103], v[70:71], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[86:87], v[70:71], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v75
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[90:91], v[70:71], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v67
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[94:95], v[70:71], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v98, v74
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[98:99], v[70:71], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v74, v66
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[74:75], v[70:71], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v80, v59
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[80:81], v[70:71], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v55
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[78:79], v[70:71], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v76, v58
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[76:77], v[70:71], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v72, v54
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[72:73], v[70:71], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v81
	v_lshlrev_b32_sdwa v3, v191, v81 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v83, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v82, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[136:137], v[82:83], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v3
	v_accvgpr_write_b32 a10, v2
	v_pk_fma_f32 v[2:3], v[182:183], v[82:83], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v3
	v_accvgpr_write_b32 a6, v2
	v_pk_fma_f32 v[2:3], v[184:185], v[82:83], v[174:175] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v3
	v_accvgpr_write_b32 a118, v2
	v_pk_fma_f32 v[2:3], v[188:189], v[82:83], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v3
	v_accvgpr_write_b32 a26, v2
	v_pk_fma_f32 v[2:3], v[192:193], v[82:83], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v3
	v_accvgpr_write_b32 a120, v2
	v_pk_fma_f32 v[2:3], v[194:195], v[82:83], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v3
	v_accvgpr_write_b32 a126, v2
	v_pk_fma_f32 v[2:3], v[186:187], v[82:83], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v3
	v_accvgpr_write_b32 a160, v2
	v_pk_fma_f32 v[2:3], v[180:181], v[82:83], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v3
	v_accvgpr_write_b32 a28, v2
	v_pk_fma_f32 v[2:3], v[198:199], v[82:83], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v3
	v_accvgpr_write_b32 a128, v2
	v_pk_fma_f32 v[2:3], v[200:201], v[82:83], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[166:167], v[212:213], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v3
	v_accvgpr_write_b32 a130, v2
	v_pk_fma_f32 v[2:3], v[202:203], v[82:83], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v3
	v_accvgpr_write_b32 a132, v2
	v_pk_fma_f32 v[2:3], v[126:127], v[82:83], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v3
	v_accvgpr_write_b32 a134, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[82:83], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v3
	v_accvgpr_write_b32 a136, v2
	v_pk_fma_f32 v[2:3], v[164:165], v[82:83], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[104:105], v[82:83], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v3
	v_accvgpr_write_b32 a149, v1
	v_accvgpr_write_b32 a138, v2
	v_pk_fma_f32 v[2:3], v[122:123], v[82:83], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a148, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[82:83], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v3
	v_accvgpr_write_b32 a159, v1
	v_accvgpr_write_b32 a140, v2
	v_pk_fma_f32 v[2:3], v[118:119], v[82:83], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a158, v0
	v_pk_fma_f32 v[0:1], v[98:99], v[82:83], v[224:225] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v3
	v_accvgpr_write_b32 a195, v1
	v_accvgpr_write_b32 a142, v2
	v_accvgpr_write_b32 a194, v0
	s_waitcnt vmcnt(0)
	ds_read_b128 v[0:3], v207 offset:80
	v_accvgpr_write_b32 a2, v40
	v_accvgpr_read_b32 v167, a16
	v_accvgpr_write_b32 a3, v41
	ds_read_b128 v[46:49], v207 offset:192
	ds_read2st64_b32 v[254:255], v167 offset0:128 offset1:129
	ds_read_b128 v[38:41], v207 offset:64
	s_waitcnt lgkmcnt(3)
	scratch_store_dwordx4 off, v[0:3], off offset:1356
	ds_read_b128 v[0:3], v207 offset:208
	ds_read2st64_b32 a[108:109], v167 offset0:130 offset1:131
	ds_read2st64_b32 a[144:145], v167 offset0:132 offset1:133
	ds_read2st64_b32 a[146:147], v167 offset0:134 offset1:135
	v_pk_fma_f32 v[122:123], v[80:81], v[82:83], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	scratch_store_dwordx4 off, v[0:3], off offset:1372
	ds_read_b128 v[56:59], v207 offset:320
	ds_read_b128 v[32:35], v207 offset:336
	v_lshlrev_b32_e32 v2, 8, v46
	v_lshlrev_b16_e32 v3, 8, v38
	v_lshlrev_b16_e32 v0, 8, v254
	v_and_b32_e32 v1, 0xff00, v254
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v118, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v116, v3
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[116:117], v[0:1], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v3
	v_accvgpr_write_b32 a212, v2
	v_pk_fma_f32 v[2:3], v[118:119], v[0:1], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v3
	v_accvgpr_write_b32 a228, v2
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v6, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[6:7], v[0:1], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], off offset:1388
	v_accvgpr_write_b32 a115, v59
	v_accvgpr_write_b32 a231, v3
	v_accvgpr_write_b32 a114, v58
	v_accvgpr_write_b32 a113, v57
	v_accvgpr_write_b32 a112, v56
	v_accvgpr_write_b32 a230, v2
	ds_read_b128 v[56:59], v207 offset:448
	ds_read_b128 v[2:5], v207 offset:464
	v_pk_fma_f32 v[160:161], v[160:161], v[82:83], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[72:73], v[82:83], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[78:79], v[82:83], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[178:179], v[82:83], v[176:177] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[2:5], off offset:1404
	v_pk_fma_f32 v[186:187], v[94:95], v[82:83], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[90:91], v[82:83], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v114, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[114:115], v[0:1], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v3
	v_accvgpr_write_b32 a232, v2
	ds_read_b128 v[198:201], v207 offset:2112
	ds_read_b128 v[2:5], v207 offset:2128
	v_pk_fma_f32 v[54:55], v[86:87], v[82:83], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[190:191], v[82:83], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[196:197], v[82:83], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[158:159], v[82:83], v[148:149] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[2:5], off offset:1420
	ds_read_b128 v[208:211], v207 offset:2240
	ds_read_b128 v[32:35], v207 offset:2256
	v_lshlrev_b16_e32 v2, 8, v198
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[0:1], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v3
	v_accvgpr_write_b32 a236, v2
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], off offset:1436
	v_lshlrev_b32_e32 v2, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v112, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[112:113], v[0:1], v[26:27] op_sel_hi:[0,1,1]
	ds_read_b128 v[26:29], v207 offset:2368
	ds_read_b128 a[152:155], v207 offset:2384
	v_accvgpr_write_b32 a241, v3
	ds_read_b128 v[144:147], v207 offset:2496
	ds_read_b128 a[190:193], v207 offset:2512
	v_accvgpr_write_b32 a240, v2
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v2, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[2:3], v[0:1], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a169, v29
	v_accvgpr_write_b32 a243, v25
	v_accvgpr_write_b32 a168, v28
	v_accvgpr_write_b32 a167, v27
	v_accvgpr_write_b32 a166, v26
	v_accvgpr_write_b32 a242, v24
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v170, v3
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[170:171], v[0:1], v[22:23] op_sel_hi:[0,1,1]
	ds_read_b128 v[22:25], v207 offset:4160
	ds_read_b128 v[26:29], v207 offset:4176
	v_accvgpr_read_b32 v171, a222
	v_pk_fma_f32 v[124:125], v[74:75], v[82:83], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[76:77], v[82:83], v[218:219] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v3, 8, v22
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[26:29], off offset:1452
	ds_read_b128 v[228:231], v207 offset:4288
	ds_read_b128 a[100:103], v207 offset:4304
	v_accvgpr_write_b32 a173, v25
	v_accvgpr_write_b32 a172, v24
	v_accvgpr_write_b32 a171, v23
	v_accvgpr_write_b32 a170, v22
	;;#ASMSTART
	v_cvt_f32_f16 v108, v3
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[108:109], v[0:1], v[18:19] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v228
	;;#ASMSTART
	v_cvt_f32_f16 v106, v3
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[106:107], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	ds_read_b128 v[18:21], v207 offset:4416
	ds_read_b128 v[22:25], v207 offset:4432
	v_accvgpr_write_b32 a227, v41
	v_accvgpr_write_b32 a226, v40
	v_accvgpr_write_b32 a225, v39
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a177, v21
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], off offset:1484
	v_accvgpr_write_b32 a176, v20
	v_accvgpr_write_b32 a175, v19
	v_accvgpr_write_b32 a174, v18
	ds_read_b128 v[212:215], v207 offset:4544
	ds_read_b128 v[20:23], v207 offset:4560
	v_lshlrev_b16_e32 v3, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v104, v3
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[104:105], v[0:1], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v212
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], off offset:1468
	;;#ASMSTART
	v_cvt_f32_f16 v102, v3
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[102:103], v[0:1], v[14:15] op_sel_hi:[0,1,1]
	ds_read_b128 v[14:17], v207 offset:6208
	ds_read_b128 v[18:21], v207 offset:6224
	v_accvgpr_write_b32 a224, v38
	v_mov_b64_e32 v[196:197], v[58:59]
	v_mov_b64_e32 v[194:195], v[56:57]
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a181, v17
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[18:21], off offset:1500
	ds_read_b128 v[172:175], v207 offset:6336
	ds_read_b128 v[18:21], v207 offset:6352
	v_lshlrev_b16_e32 v3, 8, v14
	v_accvgpr_write_b32 a180, v16
	v_accvgpr_write_b32 a179, v15
	v_accvgpr_write_b32 a178, v14
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[18:21], off offset:1516
	ds_read_b128 v[14:17], v207 offset:6464
	ds_read_b128 v[18:21], v207 offset:6480
	;;#ASMSTART
	v_cvt_f32_f16 v100, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v172
	;;#ASMSTART
	v_cvt_f32_f16 v98, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a185, v17
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[18:21], off offset:1532
	v_lshlrev_b16_e32 v3, 8, v14
	v_accvgpr_write_b32 a184, v16
	v_accvgpr_write_b32 a183, v15
	v_accvgpr_write_b32 a182, v14
	ds_read_b128 v[138:141], v207 offset:6592
	ds_read_b128 v[14:17], v207 offset:6608
	v_pk_fma_f32 v[10:11], v[100:101], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a255, v11
	v_accvgpr_write_b32 a254, v10
	v_pk_fma_f32 v[10:11], v[98:99], v[0:1], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:1548
	v_accvgpr_write_b32 a22, v10
	;;#ASMSTART
	v_cvt_f32_f16 v96, v3
	;;#ASMEND
	v_pk_fma_f32 v[242:243], v[96:97], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	ds_read_b128 v[10:13], v207 offset:8256
	ds_read_b128 v[14:17], v207 offset:8272
	v_lshlrev_b32_e32 v3, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v94, v3
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[94:95], v[0:1], v[236:237] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_accvgpr_write_b32 a189, v13
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:1564
	ds_read_b128 v[60:63], v207 offset:8384
	ds_read_b128 v[14:17], v207 offset:8400
	v_lshlrev_b16_e32 v3, 8, v10
	v_accvgpr_write_b32 a188, v12
	v_accvgpr_write_b32 a187, v11
	v_accvgpr_write_b32 a186, v10
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[14:17], off offset:1580
	ds_read_b128 v[10:13], v207 offset:8512
	ds_read_b128 a[214:217], v207 offset:8528
	ds_read_b128 v[64:67], v207 offset:8640
	ds_read_b128 a[198:201], v207 offset:8656
	;;#ASMSTART
	v_cvt_f32_f16 v92, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v90, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v3, 8, v10
	v_mov_b64_e32 v[30:31], v[12:13]
	v_mov_b64_e32 v[28:29], v[10:11]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v86, v3
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[86:87], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	ds_read_b128 v[8:11], v171 offset:64
	ds_read_b128 a[162:165], v171 offset:80
	scratch_load_dword v245, off, off offset:8
	s_waitcnt vmcnt(0)
	ds_read_b128 v[134:137], v245 offset:64
	ds_read_b128 a[122:125], v245 offset:80
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v3, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v84, v3
	;;#ASMEND
	v_accvgpr_write_b32 a207, v11
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v82, v3
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[82:83], v[0:1], v[246:247] op_sel_hi:[0,1,1]
	scratch_load_dword v247, off, off offset:24
	v_accvgpr_write_b32 a206, v10
	v_accvgpr_write_b32 a205, v9
	v_accvgpr_write_b32 a204, v8
	s_waitcnt vmcnt(0)
	ds_read_b128 v[8:11], v247 offset:64
	ds_read_b128 a[76:79], v247 offset:80
	v_pk_fma_f32 v[152:153], v[84:85], v[0:1], v[250:251] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a238, v245
	v_accvgpr_write_b32 a250, v247
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v3, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v80, v3
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[80:81], v[0:1], v[248:249] op_sel_hi:[0,1,1]
	scratch_load_dword v249, off, off offset:28
	s_waitcnt vmcnt(0)
	ds_read_b128 v[130:133], v249 offset:64
	ds_read_b128 a[72:75], v249 offset:80
	scratch_load_dword v251, off, off offset:32
	v_mov_b64_e32 v[40:41], v[10:11]
	v_mov_b64_e32 v[38:39], v[8:9]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[8:11], v251 offset:64
	ds_read_b128 a[68:71], v251 offset:80
	scratch_load_dword v253, off, off offset:36
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v3, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v78, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_mov_b64_e32 v[246:247], v[10:11]
	v_lshlrev_b16_e32 v3, 8, v8
	v_mov_b64_e32 v[244:245], v[8:9]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[8:11], v253 offset:64
	ds_read_b128 a[64:67], v253 offset:80
	scratch_load_dword v171, off, off offset:40
	s_waitcnt vmcnt(0)
	ds_read_b128 v[32:35], v171 offset:64
	ds_read_b128 a[60:63], v171 offset:80
	v_accvgpr_write_b32 a4, v171
	scratch_load_dword v171, off, off offset:44
	v_accvgpr_write_b32 a12, v249
	v_accvgpr_write_b32 a8, v251
	s_waitcnt lgkmcnt(3)
	v_mov_b64_e32 v[250:251], v[10:11]
	;;#ASMSTART
	v_cvt_f32_f16 v76, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v8
	v_mov_b64_e32 v[248:249], v[8:9]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[8:11], v171 offset:64
	ds_read_b128 a[218:221], v171 offset:80
	v_accvgpr_write_b32 a0, v171
	scratch_load_dword v171, off, off offset:48
	v_pk_fma_f32 v[202:203], v[90:91], v[0:1], v[234:235] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[234:237], v171 offset:64
	ds_read_b128 a[208:211], v171 offset:80
	v_accvgpr_write_b32 a106, v171
	scratch_load_dword v171, off, off offset:52
	v_pk_fma_f32 v[58:59], v[88:89], v[0:1], v[226:227] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[224:227], v171 offset:64
	ds_read_b128 a[244:247], v171 offset:80
	v_accvgpr_write_b32 a107, v171
	scratch_load_dword v171, off, off offset:60
	;;#ASMSTART
	v_cvt_f32_f16 v74, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b16_e32 v3, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v72, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v3, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v70, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v3, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v68, v3
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v168, v3
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[168:169], v[0:1], v[216:217] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[216:219], v171 offset:64
	ds_read_b128 a[56:59], v171 offset:80
	scratch_load_dword v169, off, off offset:56
	v_pk_fma_f32 v[20:21], v[74:75], v[0:1], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[70:71], v[0:1], v[222:223] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	ds_read_b128 v[220:223], v169 offset:64
	ds_read_b128 a[52:55], v169 offset:80
	v_pk_fma_f32 v[156:157], v[78:79], v[0:1], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[72:73], v[0:1], v[44:45] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[44:45], v[10:11]
	v_mov_b64_e32 v[42:43], v[8:9]
	v_accvgpr_read_b32 v9, a3
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v3, 8, v216
	v_accvgpr_read_b32 v8, a2
	v_pk_fma_f32 v[204:205], v[92:93], v[0:1], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[76:77], v[0:1], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[68:69], v[0:1], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v3
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[166:167], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v3, 8, v220
	;;#ASMSTART
	v_cvt_f32_f16 v164, v3
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[164:165], v[0:1], v[240:241] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v254
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b32_sdwa v1, v191, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[0:1], v[186:187] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v3
	v_accvgpr_write_b32 a14, v2
	v_pk_fma_f32 v[2:3], v[170:171], v[0:1], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v3
	v_accvgpr_write_b32 a86, v2
	v_pk_fma_f32 v[2:3], v[108:109], v[0:1], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v3
	v_accvgpr_write_b32 a84, v2
	v_accvgpr_read_b32 v2, a158
	v_accvgpr_read_b32 v3, a159
	v_pk_fma_f32 v[2:3], v[106:107], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v3
	v_accvgpr_write_b32 a158, v2
	v_accvgpr_read_b32 v2, a148
	v_accvgpr_read_b32 v3, a149
	v_pk_fma_f32 v[2:3], v[104:105], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v3
	v_accvgpr_write_b32 a148, v2
	v_accvgpr_read_b32 v2, a142
	v_accvgpr_read_b32 v3, a143
	v_pk_fma_f32 v[2:3], v[102:103], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v3
	v_accvgpr_write_b32 a142, v2
	v_accvgpr_read_b32 v2, a140
	v_accvgpr_read_b32 v3, a141
	v_accvgpr_write_b32 a110, v207
	v_pk_fma_f32 v[206:207], v[100:101], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a138
	v_accvgpr_read_b32 v3, a139
	v_pk_fma_f32 v[6:7], v[6:7], v[0:1], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[98:99], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a136
	v_accvgpr_read_b32 v3, a137
	v_pk_fma_f32 v[4:5], v[4:5], v[0:1], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[96:97], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a134
	v_accvgpr_write_b32 a93, v5
	v_accvgpr_read_b32 v3, a135
	v_pk_fma_f32 v[22:23], v[116:117], v[0:1], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a92, v4
	v_accvgpr_read_b32 v4, a194
	v_pk_fma_f32 v[116:117], v[94:95], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a132
	v_accvgpr_read_b32 v5, a195
	v_accvgpr_read_b32 v3, a133
	v_pk_fma_f32 v[4:5], v[112:113], v[0:1], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[92:93], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a130
	v_accvgpr_read_b32 v3, a131
	v_pk_fma_f32 v[108:109], v[90:91], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a128
	v_accvgpr_read_b32 v3, a129
	v_pk_fma_f32 v[240:241], v[84:85], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a28
	v_accvgpr_read_b32 v3, a29
	v_pk_fma_f32 v[104:105], v[82:83], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a160
	v_accvgpr_read_b32 v3, a161
	v_pk_fma_f32 v[100:101], v[78:79], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a126
	v_accvgpr_read_b32 v3, a127
	v_pk_fma_f32 v[124:125], v[74:75], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a120
	v_accvgpr_read_b32 v3, a121
	v_pk_fma_f32 v[232:233], v[72:73], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a26
	v_accvgpr_read_b32 v3, a27
	v_pk_fma_f32 v[94:95], v[70:71], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a118
	v_accvgpr_read_b32 v3, a119
	v_pk_fma_f32 v[78:79], v[68:69], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_write_b32 a95, v7
	v_accvgpr_read_b32 v3, a7
	v_accvgpr_write_b32 a94, v6
	v_pk_fma_f32 v[6:7], v[114:115], v[0:1], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[168:169], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a10
	v_accvgpr_write_b32 a105, v23
	v_accvgpr_read_b32 v3, a11
	v_accvgpr_write_b32 a104, v22
	v_pk_fma_f32 v[22:23], v[118:119], v[0:1], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[88:89], v[0:1], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[86:87], v[0:1], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[80:81], v[0:1], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[76:77], v[0:1], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[166:167], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[164:165], v[0:1], v[176:177] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v255
	v_and_b32_e32 v1, 0xff00, v255
	;;#ASMSTART
	v_cvt_f32_f16 v120, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v220
	;;#ASMSTART
	v_cvt_f32_f16 v121, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[122:123], v[120:121], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	v_lshrrev_b32_sdwa v0, v191, v216 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[120:121], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_accvgpr_write_b32 a6, v0
	v_and_b32_e32 v0, 0xff00, v224
	;;#ASMSTART
	v_cvt_f32_f16 v164, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[120:121], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_write_b32 a10, v0
	v_lshrrev_b32_sdwa v0, v191, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[120:121], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a120, v0
	v_and_b32_e32 v0, 0xff00, v42
	;;#ASMSTART
	v_cvt_f32_f16 v168, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[120:121], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v1
	v_accvgpr_write_b32 a194, v0
	v_lshrrev_b32_sdwa v0, v191, v32 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[120:121], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a50, a222
	v_accvgpr_write_b32 a223, v1
	v_accvgpr_write_b32 a222, v0
	v_and_b32_e32 v0, 0xff00, v248
	;;#ASMSTART
	v_cvt_f32_f16 v254, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[254:255], v[120:121], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a249, v1
	v_accvgpr_write_b32 a129, v45
	v_accvgpr_write_b32 a248, v0
	v_lshrrev_b32_sdwa v0, v191, v244 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a128, v44
	v_accvgpr_write_b32 a127, v43
	v_accvgpr_write_b32 a126, v42
	;;#ASMSTART
	v_cvt_f32_f16 v44, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[44:45], v[120:121], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a253, v1
	v_accvgpr_write_b32 a252, v0
	v_and_b32_e32 v0, 0xff00, v130
	;;#ASMSTART
	v_cvt_f32_f16 v160, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[120:121], v[156:157] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[92:93], v[40:41]
	v_accvgpr_write_b32 a25, v1
	v_mov_b64_e32 v[90:91], v[38:39]
	v_accvgpr_write_b32 a24, v0
	v_lshrrev_b32_sdwa v0, v191, v90 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v110, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[120:121], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v1
	v_accvgpr_write_b32 a234, v0
	v_and_b32_e32 v0, 0xff00, v134
	;;#ASMSTART
	v_cvt_f32_f16 v158, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[120:121], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a239, a16
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_read_b32 v40, a204
	v_mov_b64_e32 v[56:57], v[34:35]
	v_accvgpr_write_b32 a16, v0
	v_lshrrev_b32_sdwa v0, v191, v40 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[54:55], v[32:33]
	;;#ASMSTART
	v_cvt_f32_f16 v32, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[32:33], v[120:121], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_write_b32 a20, v0
	v_and_b32_e32 v0, 0xff00, v64
	;;#ASMSTART
	v_cvt_f32_f16 v156, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[120:121], v[150:151] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[38:39], v[30:31]
	v_accvgpr_write_b32 a151, v1
	v_mov_b64_e32 v[36:37], v[28:29]
	v_accvgpr_write_b32 a150, v0
	v_lshrrev_b32_sdwa v0, v191, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v34, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[34:35], v[120:121], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v41, a205
	v_accvgpr_read_b32 v42, a206
	v_accvgpr_read_b32 v43, a207
	v_accvgpr_write_b32 a207, v1
	v_accvgpr_write_b32 a206, v0
	v_and_b32_e32 v0, 0xff00, v60
	;;#ASMSTART
	v_cvt_f32_f16 v154, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[120:121], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_read_b32 v26, a186
	v_accvgpr_write_b32 a98, v0
	v_lshrrev_b32_sdwa v0, v191, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v30, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[30:31], v[120:121], v[204:205] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v1
	v_accvgpr_write_b32 a202, v0
	v_and_b32_e32 v0, 0xff00, v138
	v_accvgpr_write_b32 a97, v23
	;;#ASMSTART
	v_cvt_f32_f16 v152, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[120:121], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a96, v22
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_read_b32 v22, a182
	v_accvgpr_write_b32 a88, v0
	v_lshrrev_b32_sdwa v0, v191, v22 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v190, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[190:191], v[120:121], v[242:243] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v1
	v_accvgpr_write_b32 a82, v0
	v_and_b32_e32 v0, 0xff00, v172
	;;#ASMSTART
	v_cvt_f32_f16 v150, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a22
	v_accvgpr_read_b32 v1, a23
	v_pk_fma_f32 v[0:1], v[150:151], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_read_b32 v18, a178
	v_accvgpr_write_b32 a22, v0
	v_lshrrev_b32_sdwa v0, v191, v18 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a254
	v_accvgpr_read_b32 v1, a255
	v_pk_fma_f32 v[0:1], v[16:17], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v1
	v_accvgpr_write_b32 a204, v0
	v_and_b32_e32 v0, 0xff00, v212
	v_accvgpr_read_b32 v82, a174
	;;#ASMSTART
	v_cvt_f32_f16 v148, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v191, v82 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v228
	v_accvgpr_read_b32 v86, a170
	;;#ASMSTART
	v_cvt_f32_f16 v252, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v191, v86 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a116, v248
	;;#ASMSTART
	v_cvt_f32_f16 v8, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v144
	v_accvgpr_read_b32 v12, a166
	v_accvgpr_write_b32 a157, v7
	v_accvgpr_write_b32 a117, v249
	v_accvgpr_write_b32 a118, v250
	v_accvgpr_write_b32 a119, v251
	;;#ASMSTART
	v_cvt_f32_f16 v250, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v191, v12 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a156, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a242
	v_accvgpr_read_b32 v1, a243
	v_pk_fma_f32 v[76:77], v[6:7], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v248, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a240
	v_accvgpr_read_b32 v1, a241
	v_accvgpr_write_b32 a91, v5
	v_pk_fma_f32 v[80:81], v[248:249], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v191, v198 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a90, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a236
	v_mov_b64_e32 v[204:205], v[196:197]
	v_accvgpr_read_b32 v1, a237
	v_mov_b64_e32 v[202:203], v[194:195]
	v_mov_b64_e32 v[50:51], v[244:245]
	v_pk_fma_f32 v[58:59], v[4:5], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v202
	v_mov_b64_e32 v[52:53], v[246:247]
	;;#ASMSTART
	v_cvt_f32_f16 v246, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a232
	v_accvgpr_read_b32 v197, a115
	v_accvgpr_read_b32 v1, a233
	v_accvgpr_read_b32 v194, a112
	v_pk_fma_f32 v[180:181], v[10:11], v[120:121], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[246:247], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v191, v194 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a230
	v_mov_b64_e32 v[70:71], v[48:49]
	v_accvgpr_read_b32 v1, a231
	v_mov_b64_e32 v[68:69], v[46:47]
	v_pk_fma_f32 v[186:187], v[252:253], v[120:121], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[2:3], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v68
	;;#ASMSTART
	v_cvt_f32_f16 v244, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a228
	v_accvgpr_read_b32 v1, a229
	v_accvgpr_read_b32 v72, a224
	v_accvgpr_read_b32 v46, a212
	v_pk_fma_f32 v[96:97], v[8:9], v[120:121], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[244:245], v[120:121], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v191, v72 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v47, a213
	v_pk_fma_f32 v[242:243], v[148:149], v[120:121], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[250:251], v[120:121], v[188:189] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[120:121], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v1, 16, v255
	v_lshlrev_b32_sdwa v3, v191, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v189, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v188, v1
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[122:123], v[188:189], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v47
	v_accvgpr_write_b32 a212, v46
	v_pk_fma_f32 v[46:47], v[162:163], v[188:189], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[16:17], v[188:189], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a142
	v_accvgpr_read_b32 v73, a225
	v_accvgpr_read_b32 v74, a226
	v_accvgpr_read_b32 v75, a227
	v_accvgpr_write_b32 a227, v47
	v_accvgpr_read_b32 v17, a143
	v_accvgpr_write_b32 a226, v46
	v_pk_fma_f32 v[46:47], v[164:165], v[188:189], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[32:33], v[188:189], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[190:191], v[188:189], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[148:149], v[188:189], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a148
	v_accvgpr_write_b32 a231, v47
	v_accvgpr_read_b32 v17, a149
	v_accvgpr_write_b32 a230, v46
	v_pk_fma_f32 v[46:47], v[166:167], v[188:189], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[44:45], v[188:189], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[10:11], v[188:189], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a158
	v_accvgpr_write_b32 a30, v44
	v_accvgpr_read_b32 v11, a159
	v_accvgpr_write_b32 a31, v45
	v_pk_fma_f32 v[44:45], v[160:161], v[188:189], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[252:253], v[188:189], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a84
	v_accvgpr_write_b32 a32, v44
	v_accvgpr_write_b32 a37, v33
	v_accvgpr_read_b32 v11, a85
	v_lshrrev_b32_e32 v48, 16, v216
	v_accvgpr_write_b32 a237, v47
	v_accvgpr_write_b32 a33, v45
	v_pk_fma_f32 v[44:45], v[110:111], v[188:189], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a36, v32
	v_pk_fma_f32 v[32:33], v[156:157], v[188:189], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[8:9], v[188:189], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a86
	v_lshlrev_b16_e32 v49, 8, v48
	v_lshrrev_b32_e32 v48, 16, v234
	v_accvgpr_write_b32 a236, v46
	v_pk_fma_f32 v[46:47], v[168:169], v[188:189], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v33
	v_accvgpr_read_b32 v9, a87
	v_lshlrev_b16_e32 v95, 8, v48
	v_lshrrev_b32_e32 v48, 16, v54
	v_accvgpr_write_b32 a38, v32
	v_pk_fma_f32 v[32:33], v[34:35], v[188:189], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[250:251], v[188:189], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a14
	v_lshlrev_b16_e32 v99, 8, v48
	v_lshrrev_b32_e32 v48, 16, v50
	v_accvgpr_write_b32 a241, v47
	v_accvgpr_read_b32 v9, a15
	v_lshlrev_b16_e32 v103, 8, v48
	v_lshrrev_b32_e32 v48, 16, v90
	v_accvgpr_write_b32 a240, v46
	v_pk_fma_f32 v[46:47], v[170:171], v[188:189], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[6:7], v[188:189], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a90
	v_lshlrev_b16_e32 v107, 8, v48
	v_lshrrev_b32_e32 v48, 16, v40
	v_accvgpr_write_b32 a255, v47
	v_pk_fma_f32 v[30:31], v[30:31], v[188:189], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a91
	v_lshlrev_b16_e32 v113, 8, v48
	v_lshrrev_b32_e32 v48, 16, v36
	v_accvgpr_write_b32 a254, v46
	v_pk_fma_f32 v[46:47], v[254:255], v[188:189], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[248:249], v[188:189], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a92
	v_lshlrev_b16_e32 v149, 8, v48
	v_lshrrev_b32_e32 v48, 16, v26
	v_accvgpr_write_b32 a45, v31
	v_pk_fma_f32 v[232:233], v[150:151], v[188:189], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a93
	v_lshlrev_b16_e32 v151, 8, v48
	v_lshrrev_b32_e32 v48, 16, v22
	v_accvgpr_write_b32 a41, v33
	v_accvgpr_write_b32 a44, v30
	v_pk_fma_f32 v[30:31], v[152:153], v[188:189], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[4:5], v[188:189], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a156
	v_lshlrev_b16_e32 v153, 8, v48
	v_lshrrev_b32_e32 v48, 16, v18
	v_accvgpr_write_b32 a40, v32
	v_pk_fma_f32 v[32:33], v[154:155], v[188:189], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a157
	v_lshlrev_b16_e32 v154, 8, v48
	v_lshrrev_b32_e32 v48, 16, v82
	v_pk_fma_f32 v[108:109], v[246:247], v[188:189], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a94
	v_lshlrev_b16_e32 v150, 8, v48
	v_lshrrev_b32_e32 v48, 16, v86
	v_accvgpr_read_b32 v5, a95
	v_lshlrev_b16_e32 v148, 8, v48
	v_lshrrev_b32_e32 v48, 16, v12
	v_pk_fma_f32 v[16:17], v[2:3], v[188:189], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a96
	v_lshlrev_b16_e32 v122, 8, v48
	v_lshrrev_b32_e32 v48, 16, v198
	v_accvgpr_read_b32 v3, a97
	v_lshlrev_b16_e32 v106, 8, v48
	v_lshrrev_b32_e32 v48, 16, v194
	v_accvgpr_write_b32 a18, v46
	v_pk_fma_f32 v[192:193], v[244:245], v[188:189], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a104
	v_accvgpr_read_b32 v34, a108
	v_lshlrev_b16_e32 v98, 8, v48
	v_lshrrev_b32_e32 v48, 16, v72
	v_accvgpr_write_b32 a19, v47
	v_accvgpr_write_b32 a34, v44
	v_accvgpr_read_b32 v3, a105
	v_lshlrev_b16_e32 v46, 8, v34
	v_and_b32_e32 v47, 0xff00, v34
	v_lshlrev_b16_e32 v48, 8, v48
	v_accvgpr_write_b32 a35, v45
	v_pk_fma_f32 v[44:45], v[158:159], v[188:189], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[0:1], v[188:189], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v46
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v47, v47
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[48:49], v[46:47], v[120:121] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v124, 8
	v_accvgpr_write_b32 a15, v1
	v_lshlrev_b32_sdwa v94, v124, v68 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a14, v0
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[46:47], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v35, a109
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[98:99], v[46:47], v[182:183] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v1
	v_lshlrev_b32_sdwa v102, v124, v202 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a142, v0
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[46:47], v[178:179] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v1
	v_accvgpr_read_b32 v87, a171
	v_accvgpr_read_b32 v88, a172
	v_accvgpr_read_b32 v89, a173
	v_accvgpr_mov_b32 a170, a174
	v_accvgpr_write_b32 a148, v0
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[106:107], v[46:47], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v83, a175
	v_accvgpr_read_b32 v84, a176
	v_accvgpr_read_b32 v85, a177
	v_accvgpr_mov_b32 a171, a175
	v_accvgpr_mov_b32 a172, a176
	v_accvgpr_mov_b32 a173, a177
	v_accvgpr_write_b32 a175, v1
	v_lshlrev_b32_sdwa v112, v124, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a174, v0
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[112:113], v[46:47], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a177, v1
	v_accvgpr_read_b32 v13, a167
	v_accvgpr_read_b32 v14, a168
	v_accvgpr_read_b32 v15, a169
	v_accvgpr_write_b32 a169, v53
	v_accvgpr_mov_b32 a134, a178
	v_accvgpr_write_b32 a176, v0
	;;#ASMSTART
	v_cvt_f32_f16 v120, v122
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[120:121], v[46:47], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v19, a179
	v_accvgpr_read_b32 v20, a180
	v_accvgpr_read_b32 v21, a181
	v_accvgpr_write_b32 a168, v52
	v_accvgpr_write_b32 a167, v51
	v_accvgpr_write_b32 a166, v50
	v_accvgpr_mov_b32 a135, a179
	v_accvgpr_mov_b32 a136, a180
	v_accvgpr_mov_b32 a137, a181
	v_accvgpr_write_b32 a179, v1
	v_mov_b64_e32 v[50:51], v[144:145]
	v_accvgpr_write_b32 a178, v0
	v_mov_b64_e32 v[52:53], v[146:147]
	v_lshlrev_b32_sdwa v121, v124, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v144, v121
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[46:47], v[142:143] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[116:117], v[92:93]
	v_accvgpr_write_b32 a181, v1
	v_mov_b64_e32 v[114:115], v[90:91]
	v_accvgpr_write_b32 a161, v43
	v_mov_b64_e32 v[92:93], v[38:39]
	v_accvgpr_mov_b32 a138, a182
	v_accvgpr_write_b32 a180, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v148
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[46:47], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a183
	v_accvgpr_read_b32 v24, a184
	v_accvgpr_read_b32 v25, a185
	v_accvgpr_write_b32 a160, v42
	v_accvgpr_write_b32 a159, v41
	v_accvgpr_write_b32 a158, v40
	v_mov_b64_e32 v[90:91], v[36:37]
	v_accvgpr_mov_b32 a139, a183
	v_accvgpr_mov_b32 a140, a184
	v_accvgpr_mov_b32 a141, a185
	v_accvgpr_write_b32 a183, v1
	v_mov_b64_e32 v[38:39], v[228:229]
	v_accvgpr_write_b32 a182, v0
	v_lshlrev_b32_sdwa v121, v124, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v148, v121
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[46:47], v[186:187] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v1
	v_accvgpr_write_b32 a43, v33
	v_accvgpr_write_b32 a47, v31
	v_accvgpr_read_b32 v8, a186
	v_accvgpr_write_b32 a184, v0
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[46:47], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v27, a187
	v_accvgpr_read_b32 v28, a188
	v_accvgpr_read_b32 v29, a189
	v_accvgpr_write_b32 a42, v32
	v_accvgpr_write_b32 a46, v30
	v_accvgpr_read_b32 v9, a187
	v_accvgpr_read_b32 v10, a188
	v_accvgpr_read_b32 v11, a189
	v_accvgpr_write_b32 a187, v1
	v_mov_b64_e32 v[30:31], v[212:213]
	v_accvgpr_write_b32 a186, v0
	v_lshlrev_b32_sdwa v121, v124, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v152, v121
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[46:47], v[242:243] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a189, v1
	v_accvgpr_write_b32 a188, v0
	v_accvgpr_read_b32 v0, a204
	v_accvgpr_read_b32 v1, a205
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v1
	v_accvgpr_write_b32 a197, v45
	v_accvgpr_write_b32 a204, v0
	v_accvgpr_read_b32 v0, a22
	v_accvgpr_write_b32 a196, v44
	v_mov_b64_e32 v[42:43], v[172:173]
	v_accvgpr_read_b32 v1, a23
	v_lshlrev_b32_sdwa v121, v124, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v121
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v1
	v_accvgpr_write_b32 a156, v0
	v_accvgpr_read_b32 v0, a82
	v_accvgpr_read_b32 v1, a83
	;;#ASMSTART
	v_cvt_f32_f16 v158, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v196, a114
	v_accvgpr_read_b32 v195, a113
	v_accvgpr_write_b32 a112, v198
	v_accvgpr_write_b32 a26, v194
	v_accvgpr_write_b32 a225, v1
	v_accvgpr_write_b32 a113, v199
	v_accvgpr_write_b32 a114, v200
	v_accvgpr_write_b32 a115, v201
	v_accvgpr_write_b32 a27, v195
	v_accvgpr_write_b32 a28, v196
	v_accvgpr_write_b32 a29, v197
	v_accvgpr_write_b32 a224, v0
	v_mov_b64_e32 v[198:199], v[140:141]
	v_accvgpr_read_b32 v0, a88
	v_mov_b64_e32 v[196:197], v[138:139]
	v_accvgpr_read_b32 v1, a89
	v_lshlrev_b32_sdwa v121, v124, v196 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v121
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[160:161], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_read_b32 v1, a203
	;;#ASMSTART
	v_cvt_f32_f16 v162, v151
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[162:163], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v1, a99
	v_mov_b64_e32 v[128:129], v[56:57]
	v_lshlrev_b32_sdwa v121, v124, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v121
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[164:165], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a206
	v_accvgpr_read_b32 v2, a248
	v_mov_b64_e32 v[126:127], v[54:55]
	v_accvgpr_read_b32 v1, a207
	v_accvgpr_read_b32 v56, a116
	v_accvgpr_read_b32 v3, a249
	v_mov_b64_e32 v[40:41], v[230:231]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v149
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[166:167], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_lshlrev_b32_sdwa v103, v124, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v103
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[188:189], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a222
	v_accvgpr_read_b32 v1, a151
	v_mov_b64_e32 v[26:27], v[134:135]
	v_accvgpr_read_b32 v3, a223
	v_mov_b64_e32 v[32:33], v[214:215]
	v_lshlrev_b32_sdwa v121, v124, v64 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v121
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[168:169], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a20
	v_mov_b64_e32 v[28:29], v[136:137]
	;;#ASMSTART
	v_cvt_f32_f16 v242, v99
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[242:243], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v215, a129
	v_accvgpr_read_b32 v2, a194
	v_accvgpr_read_b32 v1, a21
	v_accvgpr_read_b32 v212, a126
	v_accvgpr_read_b32 v3, a195
	;;#ASMSTART
	v_cvt_f32_f16 v170, v113
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[170:171], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_lshlrev_b32_sdwa v99, v124, v212 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v244, v99
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[244:245], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a120
	v_accvgpr_read_b32 v1, a17
	v_accvgpr_read_b32 v3, a121
	v_mov_b64_e32 v[44:45], v[174:175]
	v_lshlrev_b32_sdwa v113, v124, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v113
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[174:175], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a234
	;;#ASMSTART
	v_cvt_f32_f16 v246, v95
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[246:247], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a10
	v_accvgpr_read_b32 v1, a235
	v_accvgpr_read_b32 v3, a11
	;;#ASMSTART
	v_cvt_f32_f16 v178, v107
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[178:179], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_lshlrev_b32_sdwa v95, v124, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v248, v95
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[248:249], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v1, a25
	;;#ASMSTART
	v_cvt_f32_f16 v250, v49
	;;#ASMEND
	v_accvgpr_read_b32 v3, a7
	v_lshlrev_b32_sdwa v49, v124, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v107, v124, v130 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v107
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[182:183], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a252
	v_pk_fma_f32 v[180:181], v[250:251], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v252, v49
	;;#ASMEND
	v_accvgpr_read_b32 v2, a2
	v_lshrrev_b32_e32 v49, 16, v34
	v_accvgpr_read_b32 v1, a253
	v_accvgpr_read_b32 v3, a3
	v_lshlrev_b16_e32 v49, 8, v49
	v_pk_fma_f32 v[0:1], v[184:185], v[46:47], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[252:253], v[46:47], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v54, v124, v34 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v187, v54
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v186, v49
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[48:49], v[186:187], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v3
	v_accvgpr_write_b32 a24, v2
	v_pk_fma_f32 v[2:3], v[94:95], v[186:187], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v214, a128
	v_accvgpr_read_b32 v213, a127
	v_accvgpr_write_b32 a127, v3
	v_accvgpr_write_b32 a126, v2
	v_pk_fma_f32 v[2:3], v[98:99], v[186:187], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v3
	v_accvgpr_write_b32 a22, v2
	v_pk_fma_f32 v[2:3], v[102:103], v[186:187], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v3
	v_accvgpr_write_b32 a128, v2
	v_pk_fma_f32 v[2:3], v[106:107], v[186:187], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v3
	v_accvgpr_write_b32 a194, v2
	v_pk_fma_f32 v[2:3], v[112:113], v[186:187], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v3
	v_accvgpr_write_b32 a16, v2
	v_pk_fma_f32 v[2:3], v[120:121], v[186:187], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v3
	v_accvgpr_write_b32 a150, v2
	v_pk_fma_f32 v[2:3], v[144:145], v[186:187], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v3
	v_accvgpr_write_b32 a206, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[186:187], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a223, v3
	v_accvgpr_write_b32 a222, v2
	v_pk_fma_f32 v[2:3], v[148:149], v[186:187], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v3
	v_accvgpr_write_b32 a228, v2
	v_pk_fma_f32 v[2:3], v[150:151], v[186:187], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v3
	v_accvgpr_write_b32 a232, v2
	v_pk_fma_f32 v[2:3], v[152:153], v[186:187], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a235, v3
	v_accvgpr_write_b32 a234, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[186:187], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v3
	v_accvgpr_write_b32 a242, v2
	v_pk_fma_f32 v[2:3], v[156:157], v[186:187], v[232:233] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a249, v3
	v_accvgpr_write_b32 a248, v2
	v_pk_fma_f32 v[2:3], v[158:159], v[186:187], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v3
	v_accvgpr_write_b32 a104, v2
	v_accvgpr_read_b32 v2, a46
	v_accvgpr_read_b32 v3, a47
	v_pk_fma_f32 v[2:3], v[160:161], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v3
	v_accvgpr_write_b32 a98, v2
	v_accvgpr_read_b32 v2, a44
	v_accvgpr_read_b32 v3, a45
	v_pk_fma_f32 v[2:3], v[162:163], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v3
	v_accvgpr_write_b32 a96, v2
	v_accvgpr_read_b32 v2, a42
	v_accvgpr_read_b32 v3, a43
	v_pk_fma_f32 v[2:3], v[164:165], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v3
	v_accvgpr_write_b32 a94, v2
	v_accvgpr_read_b32 v2, a40
	v_accvgpr_read_b32 v3, a41
	v_pk_fma_f32 v[2:3], v[166:167], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v3
	v_accvgpr_write_b32 a202, v2
	v_accvgpr_read_b32 v2, a38
	v_accvgpr_read_b32 v3, a39
	v_pk_fma_f32 v[254:255], v[168:169], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a36
	v_accvgpr_read_b32 v3, a37
	v_pk_fma_f32 v[2:3], v[170:171], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v3
	v_accvgpr_write_b32 a38, v2
	v_accvgpr_read_b32 v2, a196
	v_accvgpr_read_b32 v3, a197
	v_pk_fma_f32 v[124:125], v[174:175], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a34
	v_accvgpr_write_b32 a133, v89
	v_accvgpr_read_b32 v3, a35
	v_accvgpr_write_b32 a132, v88
	v_accvgpr_write_b32 a131, v87
	v_accvgpr_write_b32 a130, v86
	v_pk_fma_f32 v[88:89], v[178:179], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a32
	v_accvgpr_read_b32 v3, a33
	v_pk_fma_f32 v[2:3], v[182:183], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v3
	v_accvgpr_write_b32 a32, v2
	v_accvgpr_read_b32 v2, a30
	v_accvgpr_read_b32 v3, a31
	v_pk_fma_f32 v[84:85], v[184:185], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a18
	v_accvgpr_read_b32 v3, a19
	v_pk_fma_f32 v[192:193], v[188:189], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a254
	v_accvgpr_read_b32 v3, a255
	v_pk_fma_f32 v[110:111], v[242:243], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a240
	v_lshlrev_b16_e32 v54, 8, v35
	v_mov_b32_e32 v109, v75
	v_accvgpr_read_b32 v3, a241
	;;#ASMSTART
	v_cvt_f32_f16 v98, v54
	;;#ASMEND
	v_lshrrev_b32_e32 v54, 24, v72
	v_mov_b32_e32 v108, v74
	v_mov_b32_e32 v107, v73
	v_accvgpr_read_b32 v75, a29
	v_pk_fma_f32 v[16:17], v[244:245], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a236
	v_accvgpr_read_b32 v72, a26
	v_accvgpr_read_b32 v3, a237
	v_lshlrev_b16_e32 v103, 8, v54
	v_lshrrev_b32_e32 v54, 24, v72
	v_pk_fma_f32 v[24:25], v[246:247], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a230
	v_lshlrev_b16_e32 v113, 8, v54
	v_and_b32_e32 v54, 0xff000000, v68
	v_mov_b32_e32 v79, v71
	v_accvgpr_read_b32 v3, a231
	v_mov_b32_e32 v78, v70
	v_mov_b32_e32 v77, v69
	v_lshrrev_b32_e32 v119, 16, v54
	v_and_b32_e32 v54, 0xff000000, v202
	v_accvgpr_read_b32 v68, a112
	v_pk_fma_f32 v[86:87], v[248:249], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a226
	v_lshrrev_b32_e32 v145, 16, v54
	v_lshrrev_b32_e32 v54, 24, v68
	v_accvgpr_read_b32 v3, a227
	v_lshlrev_b16_e32 v147, 8, v54
	v_lshrrev_b32_e32 v54, 24, v12
	v_mov_b32_e32 v233, v211
	v_pk_fma_f32 v[94:95], v[250:251], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a212
	v_lshlrev_b16_e32 v149, 8, v54
	v_and_b32_e32 v54, 0xff000000, v208
	v_mov_b32_e32 v232, v210
	v_mov_b32_e32 v231, v209
	v_accvgpr_read_b32 v211, a133
	v_accvgpr_read_b32 v3, a213
	v_lshrrev_b32_e32 v151, 16, v54
	v_and_b32_e32 v54, 0xff000000, v50
	v_accvgpr_read_b32 v208, a130
	v_pk_fma_f32 v[176:177], v[252:253], v[186:187], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v153, 16, v54
	v_lshrrev_b32_e32 v54, 24, v208
	v_accvgpr_read_b32 v2, a170
	v_lshlrev_b16_e32 v155, 8, v54
	v_lshrrev_b32_e32 v54, 24, v2
	v_accvgpr_write_b32 a251, v253
	v_lshlrev_b16_e32 v157, 8, v54
	v_and_b32_e32 v54, 0xff000000, v38
	v_mov_b32_e32 v253, v33
	v_mov_b32_e32 v241, v41
	v_lshrrev_b32_e32 v159, 16, v54
	v_and_b32_e32 v54, 0xff000000, v30
	v_mov_b32_e32 v252, v32
	v_mov_b32_e32 v251, v31
	v_accvgpr_read_b32 v30, a134
	v_mov_b32_e32 v240, v40
	v_mov_b32_e32 v239, v39
	v_lshrrev_b32_e32 v161, 16, v54
	v_lshrrev_b32_e32 v54, 24, v30
	v_accvgpr_read_b32 v38, a138
	v_lshlrev_b16_e32 v163, 8, v54
	v_lshrrev_b32_e32 v54, 24, v38
	v_lshlrev_b16_e32 v165, 8, v54
	v_and_b32_e32 v54, 0xff000000, v42
	v_lshrrev_b32_e32 v167, 16, v54
	v_and_b32_e32 v54, 0xff000000, v196
	v_lshrrev_b32_e32 v166, 16, v54
	v_lshrrev_b32_e32 v54, 24, v8
	v_mov_b32_e32 v245, v53
	v_lshlrev_b16_e32 v164, 8, v54
	v_lshrrev_b32_e32 v54, 24, v90
	v_mov_b32_e32 v244, v52
	v_mov_b32_e32 v243, v51
	v_mov_b32_e32 v49, v91
	v_lshlrev_b16_e32 v160, 8, v54
	v_and_b32_e32 v54, 0xff000000, v60
	v_mov_b32_e32 v50, v92
	v_mov_b32_e32 v51, v93
	v_lshrrev_b32_e32 v162, 16, v54
	v_and_b32_e32 v54, 0xff000000, v64
	v_accvgpr_read_b32 v90, a158
	v_lshrrev_b32_e32 v158, 16, v54
	v_lshrrev_b32_e32 v54, 24, v90
	v_lshlrev_b16_e32 v156, 8, v54
	v_lshrrev_b32_e32 v54, 24, v114
	v_lshlrev_b16_e32 v152, 8, v54
	v_and_b32_e32 v54, 0xff000000, v26
	v_accvgpr_write_b32 a9, v27
	v_accvgpr_write_b32 a10, v28
	v_accvgpr_write_b32 a11, v29
	v_lshrrev_b32_e32 v154, 16, v54
	v_and_b32_e32 v54, 0xff000000, v130
	v_accvgpr_read_b32 v26, a166
	v_lshrrev_b32_e32 v150, 16, v54
	v_lshrrev_b32_e32 v54, 24, v26
	v_lshlrev_b16_e32 v148, 8, v54
	v_lshrrev_b32_e32 v54, 24, v126
	v_lshlrev_b16_e32 v144, 8, v54
	v_and_b32_e32 v54, 0xff000000, v56
	v_lshrrev_b32_e32 v146, 16, v54
	v_and_b32_e32 v54, 0xff000000, v212
	v_lshrrev_b32_e32 v168, 16, v54
	v_lshrrev_b32_e32 v54, 24, v234
	v_lshlrev_b16_e32 v118, 8, v54
	v_and_b32_e32 v54, 0xff000000, v224
	v_lshrrev_b32_e32 v112, 16, v54
	v_lshrrev_b32_e32 v54, 24, v216
	v_lshlrev_b16_e32 v102, 8, v54
	v_and_b32_e32 v54, 0xff000000, v220
	v_and_b32_e32 v99, 0xff00, v35
	v_mov_b32_e32 v83, v11
	v_lshrrev_b32_e32 v54, 16, v54
	;;#ASMSTART
	v_cvt_f32_f16 v99, v99
	;;#ASMEND
	v_mov_b32_e32 v82, v10
	v_mov_b32_e32 v81, v9
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[54:55], v[98:99], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v74, a28
	v_accvgpr_read_b32 v73, a27
	v_accvgpr_write_b32 a29, v9
	v_accvgpr_write_b32 a28, v8
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[102:103], v[98:99], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v91, a159
	v_accvgpr_read_b32 v92, a160
	v_accvgpr_read_b32 v93, a161
	v_accvgpr_write_b32 a159, v9
	v_accvgpr_write_b32 a158, v8
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[112:113], v[98:99], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v9
	v_accvgpr_write_b32 a20, v8
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[118:119], v[98:99], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v9
	v_accvgpr_write_b32 a160, v8
	;;#ASMSTART
	v_cvt_f32_f16 v142, v168
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[142:143], v[98:99], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[144:145], v[98:99], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[148:149], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a224
	v_accvgpr_read_b32 v69, a113
	v_accvgpr_read_b32 v70, a114
	v_accvgpr_read_b32 v71, a115
	v_accvgpr_write_b32 a111, v197
	v_accvgpr_read_b32 v1, a225
	v_accvgpr_write_b32 a112, v198
	v_accvgpr_write_b32 a113, v199
	;;#ASMSTART
	v_cvt_f32_f16 v168, v165
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[168:169], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a156
	v_accvgpr_read_b32 v1, a157
	;;#ASMSTART
	v_cvt_f32_f16 v170, v167
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[170:171], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a204
	v_accvgpr_read_b32 v57, a117
	v_accvgpr_read_b32 v58, a118
	v_accvgpr_read_b32 v59, a119
	v_accvgpr_write_b32 a117, v63
	v_accvgpr_read_b32 v1, a205
	v_accvgpr_write_b32 a116, v62
	v_accvgpr_write_b32 a115, v61
	;;#ASMSTART
	v_cvt_f32_f16 v172, v163
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[172:173], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a188
	v_accvgpr_write_b32 a1, v65
	v_accvgpr_read_b32 v1, a189
	v_accvgpr_write_b32 a2, v66
	v_accvgpr_write_b32 a3, v67
	;;#ASMSTART
	v_cvt_f32_f16 v174, v161
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[174:175], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a186
	v_accvgpr_read_b32 v1, a187
	;;#ASMSTART
	v_cvt_f32_f16 v178, v157
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[178:179], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a184
	v_accvgpr_write_b32 a119, v127
	v_accvgpr_read_b32 v1, a185
	v_accvgpr_write_b32 a120, v128
	v_accvgpr_write_b32 a121, v129
	;;#ASMSTART
	v_cvt_f32_f16 v180, v159
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[180:181], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a182
	v_accvgpr_write_b32 a5, v131
	v_accvgpr_read_b32 v1, a183
	v_accvgpr_write_b32 a6, v132
	v_accvgpr_write_b32 a7, v133
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[150:151], v[98:99], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v155
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[182:183], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a180
	v_accvgpr_read_b32 v1, a181
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[164:165], v[98:99], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v153
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[184:185], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a178
	v_mov_b32_e32 v249, v45
	v_accvgpr_read_b32 v1, a179
	v_mov_b32_e32 v248, v44
	v_mov_b32_e32 v247, v43
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[152:153], v[98:99], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[160:161], v[98:99], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v149
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[186:187], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a176
	v_accvgpr_read_b32 v39, a139
	v_accvgpr_read_b32 v40, a140
	v_accvgpr_read_b32 v41, a141
	v_accvgpr_write_b32 a141, v117
	v_accvgpr_read_b32 v1, a177
	v_accvgpr_write_b32 a140, v116
	v_accvgpr_write_b32 a139, v115
	;;#ASMSTART
	v_cvt_f32_f16 v188, v151
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[188:189], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a174
	v_accvgpr_read_b32 v3, a171
	v_accvgpr_read_b32 v4, a172
	v_accvgpr_read_b32 v5, a173
	v_accvgpr_write_b32 a171, v9
	v_accvgpr_read_b32 v1, a175
	v_accvgpr_write_b32 a170, v8
	;;#ASMSTART
	v_cvt_f32_f16 v190, v147
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[190:191], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a148
	v_accvgpr_read_b32 v1, a149
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[156:157], v[98:99], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[158:159], v[98:99], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v145
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[194:195], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a142
	v_accvgpr_read_b32 v1, a143
	;;#ASMSTART
	v_cvt_f32_f16 v198, v113
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[198:199], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[162:163], v[98:99], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[166:167], v[98:99], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v119
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[202:203], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v1, a15
	v_mov_b32_e32 v34, 8
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[146:147], v[98:99], v[228:229] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[154:155], v[98:99], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v103
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[206:207], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v98, 16, v35
	v_lshlrev_b32_sdwa v55, v34, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v98, 8, v98
	;;#ASMSTART
	v_cvt_f32_f16 v99, v55
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[54:55], v[98:99], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v1
	v_accvgpr_write_b32 a14, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[98:99], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v1
	v_accvgpr_write_b32 a18, v0
	v_pk_fma_f32 v[0:1], v[112:113], v[98:99], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v1
	v_accvgpr_write_b32 a30, v0
	v_pk_fma_f32 v[0:1], v[118:119], v[98:99], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v1
	v_accvgpr_write_b32 a36, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[98:99], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v1
	v_accvgpr_write_b32 a90, v0
	v_pk_fma_f32 v[0:1], v[144:145], v[98:99], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a41, v1
	v_accvgpr_write_b32 a40, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[98:99], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v1
	v_accvgpr_write_b32 a42, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[98:99], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v1
	v_accvgpr_write_b32 a44, v0
	v_accvgpr_read_b32 v0, a32
	v_accvgpr_read_b32 v1, a33
	v_pk_fma_f32 v[0:1], v[150:151], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v1
	v_accvgpr_write_b32 a46, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[98:99], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_pk_fma_f32 v[0:1], v[154:155], v[98:99], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a173, v1
	v_accvgpr_write_b32 a172, v0
	v_accvgpr_read_b32 v0, a38
	v_accvgpr_read_b32 v1, a39
	v_pk_fma_f32 v[0:1], v[156:157], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a187, v1
	v_accvgpr_write_b32 a186, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[98:99], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a197, v1
	v_accvgpr_write_b32 a196, v0
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_read_b32 v1, a203
	v_pk_fma_f32 v[0:1], v[160:161], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v1
	v_accvgpr_write_b32 a202, v0
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v1, a95
	v_pk_fma_f32 v[0:1], v[162:163], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a94, v0
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_pk_fma_f32 v[0:1], v[164:165], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v1, a99
	v_pk_fma_f32 v[0:1], v[166:167], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_write_b32 a96, v0
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v1, a105
	v_pk_fma_f32 v[0:1], v[168:169], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	v_accvgpr_read_b32 v0, a248
	v_accvgpr_read_b32 v1, a249
	v_pk_fma_f32 v[228:229], v[170:171], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a242
	v_accvgpr_read_b32 v1, a243
	v_pk_fma_f32 v[0:1], v[172:173], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_write_b32 a98, v0
	v_accvgpr_read_b32 v0, a234
	v_accvgpr_read_b32 v1, a235
	v_pk_fma_f32 v[176:177], v[174:175], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a232
	v_accvgpr_read_b32 v1, a233
	v_pk_fma_f32 v[128:129], v[178:179], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a228
	v_accvgpr_read_b32 v1, a229
	v_pk_fma_f32 v[88:89], v[180:181], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a222
	v_accvgpr_read_b32 v1, a223
	v_pk_fma_f32 v[86:87], v[182:183], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a206
	v_accvgpr_read_b32 v1, a207
	v_pk_fma_f32 v[84:85], v[184:185], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_read_b32 v1, a151
	v_pk_fma_f32 v[54:55], v[186:187], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_mov_b32_e32 v21, v203
	v_accvgpr_read_b32 v1, a17
	v_mov_b32_e32 v22, v204
	v_mov_b32_e32 v23, v205
	v_pk_fma_f32 v[204:205], v[188:189], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a194
	v_accvgpr_read_b32 v1, a195
	v_pk_fma_f32 v[44:45], v[190:191], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a128
	v_accvgpr_read_b32 v1, a129
	v_pk_fma_f32 v[124:125], v[194:195], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a22
	v_accvgpr_read_b32 v1, a23
	v_pk_fma_f32 v[254:255], v[198:199], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a126
	v_accvgpr_read_b32 v1, a127
	v_pk_fma_f32 v[192:193], v[202:203], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_accvgpr_read_b32 v1, a25
	v_accvgpr_read_b32 v18, a144
	v_pk_fma_f32 v[24:25], v[206:207], v[98:99], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v94, 8, v18
	v_and_b32_e32 v95, 0xff00, v18
	v_lshlrev_b16_e32 v98, 8, v107
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v95, v95
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[98:99], v[94:95], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v1
	v_accvgpr_write_b32 a148, v0
	v_lshlrev_b32_e32 v99, 8, v77
	;;#ASMSTART
	v_cvt_f32_f16 v102, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[94:95], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a189, v1
	v_accvgpr_write_b32 a188, v0
	v_lshlrev_b16_e32 v99, 8, v73
	;;#ASMSTART
	v_cvt_f32_f16 v112, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[112:113], v[94:95], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v1
	v_lshlrev_b32_e32 v99, 8, v21
	v_accvgpr_write_b32 a204, v0
	;;#ASMSTART
	v_cvt_f32_f16 v118, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[94:95], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v99, 8, v69
	v_accvgpr_write_b32 a223, v1
	;;#ASMSTART
	v_cvt_f32_f16 v142, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v231
	v_accvgpr_write_b32 a222, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[94:95], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v13
	v_accvgpr_read_b32 v209, a131
	v_accvgpr_write_b32 a227, v1
	;;#ASMSTART
	v_cvt_f32_f16 v146, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v243
	v_accvgpr_write_b32 a226, v0
	v_pk_fma_f32 v[0:1], v[144:145], v[94:95], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v148, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v209
	v_accvgpr_write_b32 a231, v1
	;;#ASMSTART
	v_cvt_f32_f16 v150, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v239
	v_accvgpr_write_b32 a230, v0
	v_pk_fma_f32 v[0:1], v[146:147], v[94:95], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v3
	v_accvgpr_read_b32 v31, a135
	v_accvgpr_write_b32 a233, v1
	;;#ASMSTART
	v_cvt_f32_f16 v154, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v251
	v_accvgpr_write_b32 a232, v0
	v_pk_fma_f32 v[0:1], v[148:149], v[94:95], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v31
	v_accvgpr_read_b32 v27, a167
	v_accvgpr_read_b32 v28, a168
	v_accvgpr_read_b32 v29, a169
	v_accvgpr_write_b32 a169, v71
	v_accvgpr_write_b32 a151, v1
	;;#ASMSTART
	v_cvt_f32_f16 v158, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v247
	v_accvgpr_write_b32 a168, v70
	v_accvgpr_write_b32 a167, v69
	v_accvgpr_write_b32 a150, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[94:95], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[154:155], v[94:95], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v39
	v_accvgpr_read_b32 v67, a111
	;;#ASMSTART
	v_cvt_f32_f16 v162, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v67
	v_accvgpr_write_b32 a181, v5
	;;#ASMSTART
	v_cvt_f32_f16 v164, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v166, v99
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[166:167], v[94:95], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a115
	v_accvgpr_write_b32 a180, v4
	v_accvgpr_write_b32 a179, v3
	v_pk_fma_f32 v[104:105], v[164:165], v[94:95], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v99, 8, v9
	v_accvgpr_read_b32 v7, a3
	v_accvgpr_read_b32 v19, a145
	v_accvgpr_write_b32 a145, v75
	;;#ASMSTART
	v_cvt_f32_f16 v168, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v49
	v_accvgpr_read_b32 v5, a1
	v_accvgpr_write_b32 a144, v74
	v_accvgpr_write_b32 a143, v73
	;;#ASMSTART
	v_cvt_f32_f16 v170, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v5
	v_accvgpr_read_b32 v75, a11
	v_accvgpr_read_b32 v32, a136
	v_accvgpr_read_b32 v33, a137
	v_accvgpr_write_b32 a137, v41
	;;#ASMSTART
	v_cvt_f32_f16 v172, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v91
	v_accvgpr_read_b32 v73, a9
	v_pk_fma_f32 v[122:123], v[156:157], v[94:95], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a136, v40
	v_accvgpr_write_b32 a135, v39
	v_pk_fma_f32 v[64:65], v[170:171], v[94:95], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v73
	v_accvgpr_read_b32 v35, a139
	v_accvgpr_read_b32 v41, a7
	;;#ASMSTART
	v_cvt_f32_f16 v178, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v35
	v_accvgpr_read_b32 v39, a5
	;;#ASMSTART
	v_cvt_f32_f16 v180, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v39
	v_accvgpr_read_b32 v210, a132
	v_accvgpr_write_b32 a25, v209
	v_accvgpr_write_b32 a157, v1
	;;#ASMSTART
	v_cvt_f32_f16 v182, v99
	;;#ASMEND
	v_lshlrev_b16_e32 v99, 8, v27
	v_accvgpr_write_b32 a185, v15
	v_accvgpr_write_b32 a26, v210
	v_accvgpr_write_b32 a27, v211
	v_accvgpr_write_b32 a156, v0
	v_accvgpr_write_b32 a129, v33
	v_pk_fma_f32 v[210:211], v[158:159], v[94:95], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[174:175], v[94:95], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v99
	;;#ASMEND
	v_lshlrev_b32_e32 v99, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v186, v99
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[186:187], v[94:95], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v61, a119
	v_accvgpr_read_b32 v0, a170
	v_accvgpr_write_b32 a184, v14
	v_accvgpr_write_b32 a183, v13
	v_accvgpr_write_b32 a128, v32
	v_accvgpr_write_b32 a127, v31
	v_lshlrev_b16_e32 v99, 8, v61
	v_mov_b32_e32 v31, v213
	v_accvgpr_read_b32 v1, a171
	v_accvgpr_read_b32 v14, a160
	v_pk_fma_f32 v[16:17], v[182:183], v[94:95], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[184:185], v[94:95], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v99
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[188:189], v[94:95], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v99, 8, v31
	;;#ASMSTART
	v_cvt_f32_f16 v190, v99
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[190:191], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v1, v235
	v_accvgpr_read_b32 v15, a161
	v_pk_fma_f32 v[116:117], v[160:161], v[94:95], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v99, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v194, v99
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[194:195], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a20
	v_accvgpr_write_b32 a177, v109
	v_mov_b32_e32 v32, v214
	v_mov_b32_e32 v33, v215
	v_mov_b32_e32 v213, v225
	v_accvgpr_read_b32 v15, a21
	v_accvgpr_write_b32 a176, v108
	v_accvgpr_write_b32 a175, v107
	v_pk_fma_f32 v[108:109], v[162:163], v[94:95], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[168:169], v[94:95], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v99, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v198, v99
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[198:199], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a158
	v_accvgpr_read_b32 v15, a159
	v_lshlrev_b16_e32 v99, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v202, v99
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[202:203], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a28
	v_accvgpr_read_b32 v15, a29
	v_pk_fma_f32 v[138:139], v[152:153], v[94:95], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[172:173], v[94:95], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[178:179], v[94:95], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[180:181], v[94:95], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v99, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v206, v99
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[206:207], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v94, 16, v18
	v_lshlrev_b16_e32 v94, 8, v94
	v_lshlrev_b32_sdwa v42, v34, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v95, v42
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[98:99], v[94:95], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v15
	v_accvgpr_write_b32 a32, v14
	v_pk_fma_f32 v[14:15], v[102:103], v[94:95], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v15
	v_accvgpr_write_b32 a34, v14
	v_pk_fma_f32 v[14:15], v[112:113], v[94:95], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v15
	v_accvgpr_write_b32 a104, v14
	v_pk_fma_f32 v[14:15], v[118:119], v[94:95], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v15
	v_accvgpr_write_b32 a92, v14
	v_pk_fma_f32 v[14:15], v[142:143], v[94:95], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v15
	v_accvgpr_write_b32 a38, v14
	v_pk_fma_f32 v[14:15], v[144:145], v[94:95], v[204:205] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v15
	v_accvgpr_write_b32 a88, v14
	v_pk_fma_f32 v[14:15], v[146:147], v[94:95], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v15
	v_accvgpr_write_b32 a86, v14
	v_pk_fma_f32 v[14:15], v[148:149], v[94:95], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v15
	v_accvgpr_write_b32 a84, v14
	v_pk_fma_f32 v[14:15], v[150:151], v[94:95], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v15
	v_accvgpr_write_b32 a82, v14
	v_pk_fma_f32 v[14:15], v[152:153], v[94:95], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a241, v15
	v_accvgpr_write_b32 a240, v14
	v_pk_fma_f32 v[14:15], v[154:155], v[94:95], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v15
	v_accvgpr_write_b32 a242, v14
	v_pk_fma_f32 v[14:15], v[156:157], v[94:95], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a249, v15
	v_accvgpr_write_b32 a248, v14
	v_accvgpr_read_b32 v14, a98
	v_accvgpr_read_b32 v15, a99
	v_pk_fma_f32 v[14:15], v[158:159], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a253, v15
	v_accvgpr_write_b32 a252, v14
	v_pk_fma_f32 v[14:15], v[160:161], v[94:95], v[228:229] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a255, v15
	v_accvgpr_write_b32 a254, v14
	v_accvgpr_read_b32 v14, a48
	v_accvgpr_read_b32 v15, a49
	v_pk_fma_f32 v[14:15], v[162:163], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v15
	v_accvgpr_write_b32 a48, v14
	v_accvgpr_read_b32 v14, a96
	v_accvgpr_read_b32 v15, a97
	v_pk_fma_f32 v[254:255], v[164:165], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a80
	v_accvgpr_read_b32 v15, a81
	v_pk_fma_f32 v[192:193], v[166:167], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a94
	v_accvgpr_read_b32 v15, a95
	v_pk_fma_f32 v[124:125], v[168:169], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a202
	v_accvgpr_read_b32 v15, a203
	v_pk_fma_f32 v[118:119], v[170:171], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a196
	v_accvgpr_read_b32 v15, a197
	v_pk_fma_f32 v[204:205], v[172:173], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a186
	v_accvgpr_read_b32 v15, a187
	v_pk_fma_f32 v[112:113], v[174:175], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a172
	v_accvgpr_read_b32 v15, a173
	v_pk_fma_f32 v[102:103], v[178:179], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a108
	v_accvgpr_read_b32 v15, a109
	v_pk_fma_f32 v[100:101], v[180:181], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a46
	v_accvgpr_read_b32 v15, a47
	v_pk_fma_f32 v[70:71], v[182:183], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a44
	v_accvgpr_read_b32 v15, a45
	v_pk_fma_f32 v[52:53], v[184:185], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a42
	v_accvgpr_read_b32 v15, a43
	v_pk_fma_f32 v[84:85], v[186:187], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a40
	v_accvgpr_read_b32 v15, a41
	v_pk_fma_f32 v[44:45], v[188:189], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a90
	v_accvgpr_read_b32 v15, a91
	v_pk_fma_f32 v[86:87], v[190:191], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a36
	v_accvgpr_read_b32 v15, a37
	v_pk_fma_f32 v[24:25], v[194:195], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a30
	v_accvgpr_write_b32 a133, v93
	v_accvgpr_read_b32 v15, a31
	v_accvgpr_write_b32 a132, v92
	v_accvgpr_write_b32 a131, v91
	v_pk_fma_f32 v[92:93], v[198:199], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a18
	v_accvgpr_read_b32 v15, a19
	v_pk_fma_f32 v[54:55], v[202:203], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a14
	v_accvgpr_read_b32 v15, a15
	v_lshlrev_b16_e32 v42, 8, v19
	v_pk_fma_f32 v[176:177], v[206:207], v[94:95], v[14:15] op_sel_hi:[0,1,1]
	v_and_b32_e32 v95, 0xff00, v19
	;;#ASMSTART
	v_cvt_f32_f16 v94, v42
	;;#ASMEND
	v_and_b32_e32 v42, 0xff00, v221
	;;#ASMSTART
	v_cvt_f32_f16 v95, v95
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[42:43], v[94:95], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v14
	v_lshrrev_b32_sdwa v98, v34, v217 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a15, v15
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[98:99], v[94:95], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v15
	v_and_b32_e32 v99, 0xff00, v213
	v_accvgpr_write_b32 a28, v14
	;;#ASMSTART
	v_cvt_f32_f16 v106, v99
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[106:107], v[94:95], v[114:115] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v34, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v114, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[114:115], v[94:95], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a187, v1
	v_accvgpr_write_b32 a186, v0
	v_and_b32_e32 v99, 0xff00, v31
	;;#ASMSTART
	v_cvt_f32_f16 v120, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[120:121], v[94:95], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a195, v1
	v_accvgpr_write_b32 a194, v0
	v_lshrrev_b32_sdwa v99, v34, v61 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[94:95], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a207, v1
	v_accvgpr_write_b32 a206, v0
	v_and_b32_e32 v99, 0xff00, v57
	;;#ASMSTART
	v_cvt_f32_f16 v144, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[94:95], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a213, v1
	v_accvgpr_write_b32 a212, v0
	v_lshrrev_b32_sdwa v99, v34, v27 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[94:95], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a225, v1
	v_accvgpr_write_b32 a224, v0
	v_and_b32_e32 v99, 0xff00, v39
	;;#ASMSTART
	v_cvt_f32_f16 v148, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[94:95], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a229, v1
	v_accvgpr_write_b32 a228, v0
	v_lshrrev_b32_sdwa v99, v34, v35 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[94:95], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_write_b32 a109, v15
	v_accvgpr_write_b32 a22, v0
	v_and_b32_e32 v99, 0xff00, v73
	;;#ASMSTART
	v_cvt_f32_f16 v152, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[94:95], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a108, v14
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_read_b32 v15, a131
	v_accvgpr_write_b32 a16, v0
	v_lshrrev_b32_sdwa v99, v34, v15 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[94:95], v[208:209] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v1
	v_mov_b32_e32 v129, v29
	v_accvgpr_write_b32 a20, v0
	v_and_b32_e32 v99, 0xff00, v5
	;;#ASMSTART
	v_cvt_f32_f16 v156, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[94:95], v[200:201] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v128, v28
	v_mov_b32_e32 v127, v27
	v_accvgpr_write_b32 a235, v1
	v_mov_b32_e32 v27, v49
	v_accvgpr_read_b32 v62, a120
	v_accvgpr_read_b32 v63, a121
	v_accvgpr_write_b32 a234, v0
	v_lshrrev_b32_sdwa v99, v34, v27 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[94:95], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a237, v1
	v_and_b32_e32 v99, 0xff00, v9
	v_mov_b32_e32 v61, v81
	v_accvgpr_read_b32 v68, a112
	v_accvgpr_read_b32 v69, a113
	v_accvgpr_write_b32 a113, v33
	v_accvgpr_write_b32 a236, v0
	;;#ASMSTART
	v_cvt_f32_f16 v160, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[94:95], v[196:197] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v34, v61 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v74, a10
	v_accvgpr_write_b32 a9, v235
	v_accvgpr_write_b32 a112, v32
	v_accvgpr_write_b32 a111, v31
	v_accvgpr_write_b32 a99, v1
	;;#ASMSTART
	v_cvt_f32_f16 v162, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v67
	v_accvgpr_read_b32 v31, a135
	v_mov_b32_e32 v2, v236
	v_mov_b32_e32 v3, v237
	v_accvgpr_write_b32 a10, v236
	v_accvgpr_write_b32 a11, v237
	v_accvgpr_write_b32 a98, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[94:95], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v34, v31 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v237, a129
	v_accvgpr_read_b32 v6, a2
	v_accvgpr_read_b32 v40, a6
	v_accvgpr_write_b32 a1, v221
	v_accvgpr_write_b32 a5, v225
	v_accvgpr_write_b32 a197, v1
	;;#ASMSTART
	v_cvt_f32_f16 v166, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v247
	v_accvgpr_read_b32 v235, a127
	v_mov_b32_e32 v214, v226
	v_mov_b32_e32 v215, v227
	v_accvgpr_write_b32 a2, v222
	v_accvgpr_write_b32 a3, v223
	v_accvgpr_write_b32 a6, v226
	v_accvgpr_write_b32 a7, v227
	v_accvgpr_write_b32 a196, v0
	v_pk_fma_f32 v[0:1], v[166:167], v[94:95], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v34, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v225, a181
	v_accvgpr_write_b32 a203, v1
	;;#ASMSTART
	v_cvt_f32_f16 v170, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v251
	v_accvgpr_read_b32 v223, a179
	v_accvgpr_write_b32 a202, v0
	;;#ASMSTART
	v_cvt_f32_f16 v172, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v34, v223 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v229, a27
	v_accvgpr_read_b32 v0, a156
	;;#ASMSTART
	v_cvt_f32_f16 v174, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v239
	v_accvgpr_read_b32 v227, a25
	v_accvgpr_read_b32 v1, a157
	v_pk_fma_f32 v[110:111], v[174:175], v[94:95], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v34, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v99
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[180:181], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_read_b32 v1, a151
	v_pk_fma_f32 v[46:47], v[178:179], v[94:95], v[138:139] op_sel_hi:[0,1,1]
	v_and_b32_e32 v99, 0xff00, v243
	;;#ASMSTART
	v_cvt_f32_f16 v182, v99
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[182:183], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v201, a185
	v_accvgpr_read_b32 v0, a232
	v_accvgpr_read_b32 v199, a183
	v_accvgpr_read_b32 v1, a233
	v_pk_fma_f32 v[130:131], v[172:173], v[94:95], v[122:123] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v34, v199 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v99
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[184:185], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a230
	v_accvgpr_read_b32 v11, a117
	v_accvgpr_read_b32 v1, a231
	v_accvgpr_read_b32 v10, a116
	v_accvgpr_read_b32 v16, a132
	v_accvgpr_read_b32 v17, a133
	v_accvgpr_write_b32 a133, v7
	v_accvgpr_write_b32 a173, v11
	v_pk_fma_f32 v[136:137], v[168:169], v[94:95], v[116:117] op_sel_hi:[0,1,1]
	v_and_b32_e32 v99, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v186, v99
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[186:187], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a226
	v_accvgpr_write_b32 a132, v6
	v_accvgpr_write_b32 a131, v5
	v_accvgpr_write_b32 a172, v10
	v_accvgpr_write_b32 a171, v9
	v_accvgpr_read_b32 v7, a167
	v_accvgpr_read_b32 v1, a227
	v_lshrrev_b32_sdwa v99, v34, v7 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v99
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[188:189], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a222
	v_mov_b32_e32 v11, v21
	v_accvgpr_read_b32 v1, a223
	v_pk_fma_f32 v[140:141], v[164:165], v[94:95], v[104:105] op_sel_hi:[0,1,1]
	v_and_b32_e32 v99, 0xff00, v11
	;;#ASMSTART
	v_cvt_f32_f16 v190, v99
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[190:191], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a204
	v_accvgpr_read_b32 v3, a143
	v_accvgpr_read_b32 v1, a205
	v_pk_fma_f32 v[132:133], v[170:171], v[94:95], v[210:211] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v12, v22
	v_mov_b32_e32 v13, v23
	v_lshrrev_b32_sdwa v99, v34, v3 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v194, v99
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[194:195], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v211, v79
	v_accvgpr_read_b32 v0, a188
	v_mov_b32_e32 v209, v77
	v_accvgpr_read_b32 v1, a189
	v_and_b32_e32 v99, 0xff00, v209
	;;#ASMSTART
	v_cvt_f32_f16 v198, v99
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[198:199], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v215, a177
	v_accvgpr_read_b32 v0, a148
	v_accvgpr_read_b32 v213, a175
	v_accvgpr_read_b32 v1, a149
	v_lshrrev_b32_sdwa v99, v34, v213 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v202, v99
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[202:203], v[94:95], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v94, 16, v19
	v_lshlrev_b32_sdwa v43, v34, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v94, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v95, v43
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[42:43], v[94:95], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v19
	v_accvgpr_write_b32 a156, v18
	v_pk_fma_f32 v[18:19], v[98:99], v[94:95], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v214, a176
	v_accvgpr_write_b32 a177, v19
	v_accvgpr_write_b32 a176, v18
	v_pk_fma_f32 v[18:19], v[106:107], v[94:95], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v224, a180
	v_accvgpr_write_b32 a179, v19
	v_accvgpr_write_b32 a178, v18
	v_pk_fma_f32 v[18:19], v[114:115], v[94:95], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a181, v19
	v_accvgpr_write_b32 a180, v18
	v_pk_fma_f32 v[18:19], v[120:121], v[94:95], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v200, a184
	v_accvgpr_write_b32 a183, v19
	v_accvgpr_write_b32 a182, v18
	v_pk_fma_f32 v[18:19], v[142:143], v[94:95], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a185, v19
	v_accvgpr_write_b32 a184, v18
	v_pk_fma_f32 v[18:19], v[144:145], v[94:95], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a18, v18
	v_accvgpr_write_b32 a19, v19
	v_pk_fma_f32 v[18:19], v[146:147], v[94:95], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v19
	v_accvgpr_write_b32 a30, v18
	v_pk_fma_f32 v[18:19], v[148:149], v[94:95], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v19
	v_accvgpr_write_b32 a96, v18
	v_pk_fma_f32 v[18:19], v[150:151], v[94:95], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v19
	v_accvgpr_write_b32 a94, v18
	v_pk_fma_f32 v[18:19], v[152:153], v[94:95], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a189, v19
	v_accvgpr_write_b32 a188, v18
	v_pk_fma_f32 v[18:19], v[154:155], v[94:95], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v19
	v_accvgpr_write_b32 a36, v18
	v_pk_fma_f32 v[18:19], v[156:157], v[94:95], v[204:205] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v19
	v_accvgpr_write_b32 a90, v18
	v_pk_fma_f32 v[18:19], v[158:159], v[94:95], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a41, v19
	v_accvgpr_write_b32 a40, v18
	v_pk_fma_f32 v[18:19], v[160:161], v[94:95], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v19
	v_accvgpr_write_b32 a42, v18
	v_pk_fma_f32 v[18:19], v[162:163], v[94:95], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v19
	v_accvgpr_write_b32 a44, v18
	v_pk_fma_f32 v[18:19], v[164:165], v[94:95], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v19
	v_accvgpr_write_b32 a46, v18
	v_accvgpr_read_b32 v18, a48
	v_accvgpr_read_b32 v19, a49
	v_pk_fma_f32 v[18:19], v[166:167], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a205, v19
	v_accvgpr_write_b32 a204, v18
	v_accvgpr_read_b32 v18, a254
	v_accvgpr_read_b32 v19, a255
	v_pk_fma_f32 v[18:19], v[168:169], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a223, v19
	v_accvgpr_write_b32 a222, v18
	v_accvgpr_read_b32 v18, a252
	v_accvgpr_read_b32 v19, a253
	v_pk_fma_f32 v[18:19], v[170:171], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a227, v19
	v_accvgpr_write_b32 a226, v18
	v_accvgpr_read_b32 v18, a248
	v_accvgpr_read_b32 v19, a249
	v_pk_fma_f32 v[18:19], v[172:173], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a231, v19
	v_accvgpr_write_b32 a230, v18
	v_accvgpr_read_b32 v18, a242
	v_accvgpr_read_b32 v19, a243
	v_pk_fma_f32 v[18:19], v[174:175], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a233, v19
	v_accvgpr_write_b32 a232, v18
	v_accvgpr_read_b32 v18, a240
	v_accvgpr_read_b32 v19, a241
	v_pk_fma_f32 v[254:255], v[178:179], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a82
	v_accvgpr_read_b32 v19, a83
	v_pk_fma_f32 v[18:19], v[180:181], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v19
	v_accvgpr_write_b32 a48, v18
	v_accvgpr_read_b32 v18, a84
	v_accvgpr_read_b32 v19, a85
	v_pk_fma_f32 v[18:19], v[182:183], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v19
	v_accvgpr_write_b32 a80, v18
	v_accvgpr_read_b32 v18, a86
	v_accvgpr_read_b32 v19, a87
	v_pk_fma_f32 v[206:207], v[184:185], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a88
	v_accvgpr_read_b32 v19, a89
	v_pk_fma_f32 v[196:197], v[186:187], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a38
	v_accvgpr_read_b32 v19, a39
	v_pk_fma_f32 v[192:193], v[188:189], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a92
	v_accvgpr_read_b32 v19, a93
	v_pk_fma_f32 v[220:221], v[190:191], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a104
	v_accvgpr_read_b32 v19, a105
	v_pk_fma_f32 v[176:177], v[194:195], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a34
	v_accvgpr_read_b32 v19, a35
	v_pk_fma_f32 v[124:125], v[198:199], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a32
	v_accvgpr_read_b32 v19, a33
	v_accvgpr_read_b32 v45, a11
	v_pk_fma_f32 v[204:205], v[202:203], v[94:95], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v94, 16, v217
	v_accvgpr_read_b32 v43, a9
	v_accvgpr_read_b32 v89, a119
	v_lshlrev_b16_e32 v95, 8, v94
	v_lshrrev_b32_e32 v94, 16, v43
	v_lshlrev_b16_e32 v99, 8, v94
	v_lshrrev_b32_e32 v94, 16, v89
	v_lshlrev_b16_e32 v107, 8, v94
	v_lshrrev_b32_e32 v94, 16, v127
	v_lshlrev_b16_e32 v115, 8, v94
	v_lshrrev_b32_e32 v94, 16, v35
	v_lshlrev_b16_e32 v121, 8, v94
	v_lshrrev_b32_e32 v94, 16, v15
	v_lshlrev_b16_e32 v143, 8, v94
	v_lshrrev_b32_e32 v94, 16, v27
	v_lshlrev_b16_e32 v145, 8, v94
	v_lshrrev_b32_e32 v94, 16, v61
	v_lshlrev_b16_e32 v147, 8, v94
	v_lshrrev_b32_e32 v94, 16, v31
	v_lshlrev_b16_e32 v149, 8, v94
	v_lshrrev_b32_e32 v94, 16, v235
	v_lshlrev_b16_e32 v151, 8, v94
	v_lshrrev_b32_e32 v94, 16, v223
	v_lshlrev_b16_e32 v152, 8, v94
	v_lshrrev_b32_e32 v94, 16, v227
	v_lshlrev_b16_e32 v148, 8, v94
	v_lshrrev_b32_e32 v94, 16, v199
	v_lshlrev_b16_e32 v144, 8, v94
	v_lshrrev_b32_e32 v94, 16, v7
	v_lshlrev_b16_e32 v120, 8, v94
	v_lshrrev_b32_e32 v94, 16, v3
	v_accvgpr_read_b32 v18, a146
	v_lshlrev_b16_e32 v106, 8, v94
	v_lshrrev_b32_e32 v94, 16, v213
	v_lshlrev_b16_e32 v92, 8, v18
	v_and_b32_e32 v93, 0xff00, v18
	v_lshlrev_b16_e32 v94, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v93, v93
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v90, a120
	v_accvgpr_read_b32 v91, a121
	v_accvgpr_write_b32 a121, v41
	v_accvgpr_read_b32 v44, a10
	v_accvgpr_write_b32 a11, v1
	v_lshlrev_b32_sdwa v98, v34, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a120, v40
	v_accvgpr_write_b32 a119, v39
	v_accvgpr_read_b32 v41, a27
	v_accvgpr_write_b32 a10, v0
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[98:99], v[92:93], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v59
	v_accvgpr_read_b32 v228, a26
	v_accvgpr_read_b32 v40, a26
	v_accvgpr_read_b32 v39, a25
	v_accvgpr_write_b32 a27, v1
	v_accvgpr_write_b32 a116, v58
	v_accvgpr_write_b32 a115, v57
	v_accvgpr_read_b32 v57, a127
	v_accvgpr_write_b32 a26, v0
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[106:107], v[92:93], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v236, a128
	v_accvgpr_read_b32 v58, a128
	v_accvgpr_read_b32 v59, a129
	v_accvgpr_write_b32 a127, v1
	v_lshlrev_b32_sdwa v114, v34, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v36, a140
	v_accvgpr_read_b32 v37, a141
	v_accvgpr_write_b32 a141, v75
	v_accvgpr_write_b32 a126, v0
	;;#ASMSTART
	v_cvt_f32_f16 v114, v114
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[114:115], v[92:93], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a140, v74
	v_accvgpr_write_b32 a139, v73
	v_accvgpr_write_b32 a161, v69
	v_mov_b32_e32 v75, v51
	v_accvgpr_write_b32 a129, v1
	v_mov_b32_e32 v28, v50
	v_mov_b32_e32 v29, v51
	v_accvgpr_write_b32 a160, v68
	v_accvgpr_write_b32 a159, v67
	v_mov_b32_e32 v74, v50
	v_mov_b32_e32 v73, v49
	v_accvgpr_read_b32 v65, a135
	v_accvgpr_write_b32 a128, v0
	;;#ASMSTART
	v_cvt_f32_f16 v120, v120
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[120:121], v[92:93], v[108:109] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v49, v231
	v_accvgpr_read_b32 v32, a136
	v_accvgpr_read_b32 v33, a137
	v_accvgpr_read_b32 v66, a136
	v_accvgpr_read_b32 v67, a137
	v_accvgpr_write_b32 a135, v1
	v_lshlrev_b32_sdwa v142, v34, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v63, v83
	v_mov_b32_e32 v210, v78
	v_mov_b32_e32 v79, v17
	v_accvgpr_write_b32 a134, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[92:93], v[116:117] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v62, v82
	v_mov_b32_e32 v78, v16
	v_mov_b32_e32 v77, v15
	v_mov_b32_e32 v71, v63
	v_mov_b32_e32 v15, v209
	v_accvgpr_write_b32 a137, v1
	v_mov_b32_e32 v70, v62
	v_mov_b32_e32 v69, v61
	v_accvgpr_read_b32 v61, a143
	v_mov_b32_e32 v16, v210
	v_mov_b32_e32 v17, v211
	v_accvgpr_write_b32 a136, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[144:145], v[92:93], v[122:123] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v209, v243
	v_accvgpr_read_b32 v4, a144
	v_accvgpr_read_b32 v5, a145
	v_accvgpr_read_b32 v62, a144
	v_accvgpr_read_b32 v63, a145
	v_accvgpr_write_b32 a143, v1
	v_lshlrev_b32_sdwa v146, v34, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v101, v217
	v_accvgpr_write_b32 a142, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[92:93], v[138:139] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v102, v218
	v_mov_b32_e32 v103, v219
	v_mov_b32_e32 v219, v215
	v_accvgpr_write_b32 a145, v1
	v_mov_b32_e32 v218, v214
	v_mov_b32_e32 v217, v213
	v_accvgpr_write_b32 a144, v0
	;;#ASMSTART
	v_cvt_f32_f16 v148, v148
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[148:149], v[92:93], v[134:135] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v213, v239
	v_accvgpr_read_b32 v19, a147
	v_accvgpr_write_b32 a147, v1
	v_lshlrev_b32_sdwa v150, v34, v213 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a146, v0
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[92:93], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v1
	v_mov_b32_e32 v29, v199
	v_accvgpr_write_b32 a148, v0
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[92:93], v[110:111] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v30, v200
	v_mov_b32_e32 v31, v201
	v_accvgpr_write_b32 a25, v1
	v_mov_b32_e32 v199, v251
	v_accvgpr_write_b32 a24, v0
	v_lshlrev_b32_sdwa v153, v34, v199 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v153
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[92:93], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a168
	v_accvgpr_read_b32 v9, a169
	v_accvgpr_write_b32 a167, v1
	v_accvgpr_write_b32 a166, v0
	;;#ASMSTART
	v_cvt_f32_f16 v156, v151
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[92:93], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a169, v1
	v_accvgpr_write_b32 a168, v0
	v_mov_b32_e32 v227, v247
	v_mov_b32_e32 v0, 8
	v_lshlrev_b32_sdwa v151, v0, v227 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v151
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[92:93], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v3
	v_accvgpr_write_b32 a150, v2
	v_accvgpr_read_b32 v2, a202
	v_accvgpr_read_b32 v3, a203
	;;#ASMSTART
	v_cvt_f32_f16 v160, v149
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a175, v3
	v_accvgpr_write_b32 a174, v2
	v_accvgpr_read_b32 v2, a196
	v_accvgpr_read_b32 v3, a197
	;;#ASMSTART
	v_cvt_f32_f16 v164, v147
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[164:165], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a173
	v_accvgpr_read_b32 v2, a98
	v_mov_b32_e32 v85, v127
	v_accvgpr_read_b32 v235, a171
	v_accvgpr_read_b32 v3, a99
	v_mov_b32_e32 v86, v128
	v_mov_b32_e32 v87, v129
	v_lshlrev_b32_sdwa v147, v0, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v147
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[166:167], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a236
	v_accvgpr_read_b32 v3, a237
	v_mov_b32_e32 v214, v240
	v_mov_b32_e32 v215, v241
	;;#ASMSTART
	v_cvt_f32_f16 v168, v145
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[168:169], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v241, a133
	v_accvgpr_read_b32 v2, a234
	v_accvgpr_read_b32 v239, a131
	v_accvgpr_read_b32 v3, a235
	v_lshlrev_b32_sdwa v145, v0, v239 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v145
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[170:171], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a20
	v_accvgpr_read_b32 v3, a21
	v_mov_b32_e32 v50, v232
	v_mov_b32_e32 v51, v233
	;;#ASMSTART
	v_cvt_f32_f16 v172, v143
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[172:173], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v233, a141
	v_accvgpr_read_b32 v2, a16
	v_accvgpr_read_b32 v231, a139
	v_accvgpr_read_b32 v3, a17
	v_lshlrev_b32_sdwa v143, v0, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v143
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[174:175], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a22
	v_mov_b32_e32 v53, v223
	v_accvgpr_read_b32 v3, a23
	v_mov_b32_e32 v54, v224
	v_mov_b32_e32 v55, v225
	;;#ASMSTART
	v_cvt_f32_f16 v178, v121
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[178:179], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v225, a121
	v_accvgpr_read_b32 v2, a228
	v_accvgpr_read_b32 v223, a119
	v_accvgpr_read_b32 v3, a229
	v_mov_b32_e32 v27, v9
	v_lshlrev_b32_sdwa v121, v0, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v121
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[180:181], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a224
	v_mov_b32_e32 v26, v8
	v_mov_b32_e32 v25, v7
	v_accvgpr_read_b32 v3, a225
	v_accvgpr_read_b32 v6, a212
	;;#ASMSTART
	v_cvt_f32_f16 v182, v115
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[182:183], v[92:93], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a115
	v_accvgpr_read_b32 v7, a213
	v_lshlrev_b32_sdwa v115, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v115
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[184:185], v[92:93], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a206
	v_accvgpr_read_b32 v7, a207
	v_mov_b32_e32 v83, v37
	;;#ASMSTART
	v_cvt_f32_f16 v186, v107
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[186:187], v[92:93], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v131, a113
	v_accvgpr_read_b32 v6, a194
	v_mov_b32_e32 v82, v36
	v_mov_b32_e32 v81, v35
	v_accvgpr_read_b32 v35, a159
	v_accvgpr_read_b32 v129, a111
	v_accvgpr_read_b32 v7, a195
	v_lshlrev_b32_sdwa v149, v0, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v149
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[162:163], v[92:93], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v107, v0, v129 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v107
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[188:189], v[92:93], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a186
	v_accvgpr_read_b32 v7, a187
	;;#ASMSTART
	v_cvt_f32_f16 v190, v99
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[190:191], v[92:93], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a7
	v_accvgpr_read_b32 v20, a108
	v_accvgpr_read_b32 v7, a5
	v_accvgpr_read_b32 v21, a109
	v_lshlrev_b32_sdwa v99, v0, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v99
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[194:195], v[92:93], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a28
	v_accvgpr_read_b32 v21, a29
	;;#ASMSTART
	v_cvt_f32_f16 v198, v95
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[198:199], v[92:93], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a3
	v_accvgpr_read_b32 v47, a15
	v_accvgpr_read_b32 v21, a1
	v_accvgpr_read_b32 v46, a14
	v_lshlrev_b32_sdwa v95, v0, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v202, v95
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[202:203], v[92:93], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v92, 16, v18
	v_lshlrev_b16_e32 v92, 8, v92
	v_lshlrev_b32_sdwa v93, v0, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v93, v93
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[94:95], v[92:93], v[204:205] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a6
	v_accvgpr_write_b32 a6, v94
	v_accvgpr_write_b32 a7, v95
	v_pk_fma_f32 v[94:95], v[98:99], v[92:93], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v94
	v_accvgpr_write_b32 a15, v95
	v_pk_fma_f32 v[94:95], v[106:107], v[92:93], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a22, v94
	v_accvgpr_write_b32 a23, v95
	v_pk_fma_f32 v[94:95], v[114:115], v[92:93], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a28, v94
	v_accvgpr_write_b32 a29, v95
	v_pk_fma_f32 v[94:95], v[120:121], v[92:93], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v130, a112
	v_accvgpr_write_b32 a113, v95
	v_accvgpr_write_b32 a112, v94
	v_pk_fma_f32 v[94:95], v[142:143], v[92:93], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a16, v94
	v_accvgpr_write_b32 a17, v95
	v_pk_fma_f32 v[94:95], v[144:145], v[92:93], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a20, v94
	v_accvgpr_write_b32 a21, v95
	v_accvgpr_read_b32 v95, a81
	v_accvgpr_read_b32 v94, a80
	v_pk_fma_f32 v[94:95], v[146:147], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a116
	v_accvgpr_read_b32 v3, a117
	v_accvgpr_write_b32 a115, v95
	v_accvgpr_write_b32 a114, v94
	v_accvgpr_read_b32 v95, a49
	v_accvgpr_read_b32 v94, a48
	v_pk_fma_f32 v[94:95], v[148:149], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v95
	v_accvgpr_write_b32 a116, v94
	v_pk_fma_f32 v[94:95], v[150:151], v[92:93], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v224, a120
	v_accvgpr_write_b32 a119, v95
	v_accvgpr_write_b32 a118, v94
	v_accvgpr_read_b32 v94, a232
	v_accvgpr_read_b32 v95, a233
	v_pk_fma_f32 v[94:95], v[152:153], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v240, a132
	v_accvgpr_write_b32 a131, v95
	v_accvgpr_write_b32 a130, v94
	v_accvgpr_read_b32 v94, a230
	v_accvgpr_read_b32 v95, a231
	v_mov_b32_e32 v200, v252
	v_mov_b32_e32 v201, v253
	v_pk_fma_f32 v[252:253], v[154:155], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a226
	v_accvgpr_read_b32 v95, a227
	v_mov_b32_e32 v228, v248
	v_mov_b32_e32 v229, v249
	v_pk_fma_f32 v[248:249], v[156:157], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a222
	v_accvgpr_read_b32 v95, a223
	v_mov_b32_e32 v210, v244
	v_mov_b32_e32 v211, v245
	v_pk_fma_f32 v[244:245], v[158:159], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a204
	v_accvgpr_read_b32 v95, a205
	v_pk_fma_f32 v[206:207], v[160:161], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a47
	v_accvgpr_read_b32 v94, a46
	v_pk_fma_f32 v[204:205], v[162:163], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a45
	v_accvgpr_read_b32 v94, a44
	v_pk_fma_f32 v[220:221], v[164:165], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a43
	v_accvgpr_read_b32 v94, a42
	v_pk_fma_f32 v[192:193], v[166:167], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a41
	v_accvgpr_read_b32 v94, a40
	v_pk_fma_f32 v[250:251], v[168:169], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a91
	v_accvgpr_read_b32 v94, a90
	v_accvgpr_write_b32 a13, v171
	v_pk_fma_f32 v[170:171], v[170:171], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a37
	v_accvgpr_read_b32 v94, a36
	v_pk_fma_f32 v[246:247], v[172:173], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a188
	v_accvgpr_read_b32 v95, a189
	v_pk_fma_f32 v[124:125], v[174:175], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a94
	v_accvgpr_read_b32 v95, a95
	v_pk_fma_f32 v[174:175], v[178:179], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a96
	v_accvgpr_read_b32 v95, a97
	v_pk_fma_f32 v[254:255], v[180:181], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a31
	v_accvgpr_read_b32 v94, a30
	v_pk_fma_f32 v[176:177], v[182:183], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v95, a19
	v_accvgpr_read_b32 v94, a18
	v_pk_fma_f32 v[196:197], v[184:185], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a184
	v_accvgpr_read_b32 v95, a185
	v_pk_fma_f32 v[166:167], v[186:187], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a182
	v_accvgpr_read_b32 v95, a183
	v_pk_fma_f32 v[164:165], v[188:189], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a180
	v_accvgpr_read_b32 v95, a181
	v_pk_fma_f32 v[242:243], v[190:191], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a178
	v_accvgpr_read_b32 v95, a179
	v_pk_fma_f32 v[188:189], v[194:195], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a176
	v_accvgpr_read_b32 v95, a177
	v_pk_fma_f32 v[186:187], v[198:199], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a156
	v_mov_b32_e32 v203, 8
	v_accvgpr_read_b32 v95, a157
	v_pk_fma_f32 v[182:183], v[202:203], v[92:93], v[94:95] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v94, 24, v217
	v_lshlrev_b16_e32 v95, 8, v94
	v_lshrrev_b32_e32 v94, 24, v61
	v_lshlrev_b16_e32 v99, 8, v94
	v_and_b32_e32 v94, 0xff000000, v15
	v_lshrrev_b32_e32 v107, 16, v94
	v_and_b32_e32 v94, 0xff000000, v11
	v_lshrrev_b32_e32 v115, 16, v94
	v_lshrrev_b32_e32 v94, 24, v25
	v_lshlrev_b16_e32 v121, 8, v94
	v_lshrrev_b32_e32 v94, 24, v29
	v_lshlrev_b16_e32 v142, 8, v94
	v_and_b32_e32 v94, 0xff000000, v49
	v_lshrrev_b32_e32 v143, 16, v94
	v_and_b32_e32 v94, 0xff000000, v209
	v_lshrrev_b32_e32 v144, 16, v94
	v_lshrrev_b32_e32 v94, 24, v39
	v_lshlrev_b16_e32 v145, 8, v94
	v_lshrrev_b32_e32 v94, 24, v53
	v_lshlrev_b16_e32 v146, 8, v94
	v_and_b32_e32 v94, 0xff000000, v213
	v_lshrrev_b32_e32 v147, 16, v94
	v_and_b32_e32 v94, 0xff000000, v199
	v_lshrrev_b32_e32 v148, 16, v94
	v_lshrrev_b32_e32 v94, 24, v57
	v_lshlrev_b16_e32 v149, 8, v94
	v_lshrrev_b32_e32 v94, 24, v65
	v_lshlrev_b16_e32 v150, 8, v94
	v_and_b32_e32 v94, 0xff000000, v227
	v_lshrrev_b32_e32 v151, 16, v94
	v_and_b32_e32 v94, 0xff000000, v35
	v_lshrrev_b32_e32 v152, 16, v94
	v_lshrrev_b32_e32 v94, 24, v69
	v_lshlrev_b16_e32 v153, 8, v94
	v_lshrrev_b32_e32 v94, 24, v73
	v_lshlrev_b16_e32 v154, 8, v94
	v_and_b32_e32 v94, 0xff000000, v235
	v_lshrrev_b32_e32 v155, 16, v94
	v_and_b32_e32 v94, 0xff000000, v239
	v_lshrrev_b32_e32 v156, 16, v94
	v_lshrrev_b32_e32 v94, 24, v77
	v_lshlrev_b16_e32 v157, 8, v94
	v_lshrrev_b32_e32 v94, 24, v81
	v_lshlrev_b16_e32 v158, 8, v94
	v_and_b32_e32 v94, 0xff000000, v231
	v_lshrrev_b32_e32 v159, 16, v94
	v_and_b32_e32 v94, 0xff000000, v223
	v_lshrrev_b32_e32 v120, 16, v94
	v_lshrrev_b32_e32 v94, 24, v85
	v_lshlrev_b16_e32 v160, 8, v94
	v_lshrrev_b32_e32 v94, 24, v89
	v_lshlrev_b16_e32 v114, 8, v94
	v_and_b32_e32 v94, 0xff000000, v1
	v_lshrrev_b32_e32 v161, 16, v94
	v_and_b32_e32 v94, 0xff000000, v129
	v_lshrrev_b32_e32 v106, 16, v94
	v_lshrrev_b32_e32 v94, 24, v43
	v_lshlrev_b16_e32 v162, 8, v94
	v_and_b32_e32 v94, 0xff000000, v7
	v_lshrrev_b32_e32 v98, 16, v94
	v_lshrrev_b32_e32 v94, 24, v101
	v_lshlrev_b16_e32 v163, 8, v94
	v_and_b32_e32 v94, 0xff000000, v21
	v_lshlrev_b16_e32 v92, 8, v19
	v_and_b32_e32 v93, 0xff00, v19
	v_lshrrev_b32_e32 v94, 16, v94
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v93, v93
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[92:93], v[46:47] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1092
	;;#ASMSTART
	v_cvt_f32_f16 v46, v163
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[46:47], v[92:93], v[110:111] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1100
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[98:99], v[92:93], v[112:113] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[184:185], v[102:103]
	scratch_store_dwordx2 off, v[0:1], off offset:1108
	;;#ASMSTART
	v_cvt_f32_f16 v102, v162
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[92:93], v[118:119] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1116
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[106:107], v[92:93], v[140:141] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1124
	;;#ASMSTART
	v_cvt_f32_f16 v112, v114
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[112:113], v[92:93], v[136:137] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1132
	;;#ASMSTART
	v_cvt_f32_f16 v114, v161
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[114:115], v[92:93], v[132:133] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1172
	;;#ASMSTART
	v_cvt_f32_f16 v118, v160
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[92:93], v[4:5] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1180
	;;#ASMSTART
	v_cvt_f32_f16 v120, v120
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[120:121], v[92:93], v[32:33] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1196
	;;#ASMSTART
	v_cvt_f32_f16 v128, v158
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[128:129], v[92:93], v[96:97] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1236
	;;#ASMSTART
	v_cvt_f32_f16 v110, v159
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[92:93], v[104:105] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1284
	v_accvgpr_read_b32 v0, a174
	v_accvgpr_read_b32 v1, a175
	;;#ASMSTART
	v_cvt_f32_f16 v56, v150
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[56:57], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_write_b32 a121, v59
	v_accvgpr_read_b32 v1, a151
	v_accvgpr_write_b32 a120, v58
	;;#ASMSTART
	v_cvt_f32_f16 v58, v151
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[58:59], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a168
	v_accvgpr_read_b32 v1, a169
	v_mov_b64_e32 v[222:223], v[130:131]
	v_mov_b64_e32 v[178:179], v[44:45]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v149
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[130:131], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a166
	v_accvgpr_read_b32 v1, a167
	;;#ASMSTART
	v_cvt_f32_f16 v132, v148
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[132:133], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_accvgpr_read_b32 v1, a25
	;;#ASMSTART
	v_cvt_f32_f16 v136, v146
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[136:137], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a148
	v_accvgpr_read_b32 v1, a149
	v_mov_b64_e32 v[48:49], v[66:67]
	;;#ASMSTART
	v_cvt_f32_f16 v66, v147
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[66:67], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a146
	v_accvgpr_read_b32 v1, a147
	v_mov_b64_e32 v[180:181], v[30:31]
	;;#ASMSTART
	v_cvt_f32_f16 v28, v157
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v30, v156
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v34, v155
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[34:35], v[92:93], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v126, v145
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[126:127], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a144
	v_accvgpr_write_b32 a109, v41
	v_accvgpr_read_b32 v1, a145
	v_accvgpr_write_b32 a108, v40
	;;#ASMSTART
	v_cvt_f32_f16 v32, v154
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v40, v153
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[40:41], v[92:93], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v144
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[134:135], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a142
	v_accvgpr_read_b32 v1, a143
	v_mov_b64_e32 v[14:15], v[50:51]
	;;#ASMSTART
	v_cvt_f32_f16 v50, v152
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[50:51], v[92:93], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v142
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[138:139], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a136
	v_accvgpr_read_b32 v1, a137
	v_pk_fma_f32 v[158:159], v[32:33], v[92:93], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v143
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[122:123], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a134
	v_accvgpr_read_b32 v22, a2
	v_accvgpr_write_b32 a2, v54
	v_accvgpr_read_b32 v1, a135
	v_accvgpr_write_b32 a3, v55
	v_pk_fma_f32 v[160:161], v[30:31], v[92:93], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v121
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[116:117], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a128
	v_accvgpr_read_b32 v1, a129
	v_pk_fma_f32 v[162:163], v[28:29], v[92:93], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v108, v115
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[108:109], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a126
	v_accvgpr_read_b32 v1, a127
	;;#ASMSTART
	v_cvt_f32_f16 v104, v99
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[104:105], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_read_b32 v1, a27
	;;#ASMSTART
	v_cvt_f32_f16 v100, v107
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[100:101], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_lshrrev_b32_e32 v29, 16, v19
	v_mov_b64_e32 v[10:11], v[200:201]
	v_mov_b64_e32 v[200:201], v[8:9]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v95
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[96:97], v[92:93], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v31, v203, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v29, 8, v29
	;;#ASMSTART
	v_cvt_f32_f16 v53, v31
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v52, v29
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[52:53], v[182:183] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1140
	v_pk_fma_f32 v[0:1], v[46:47], v[52:53], v[186:187] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1148
	v_pk_fma_f32 v[0:1], v[98:99], v[52:53], v[188:189] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1156
	v_pk_fma_f32 v[0:1], v[102:103], v[52:53], v[242:243] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1164
	v_pk_fma_f32 v[0:1], v[106:107], v[52:53], v[164:165] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1188
	v_pk_fma_f32 v[0:1], v[112:113], v[52:53], v[166:167] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1204
	v_pk_fma_f32 v[0:1], v[114:115], v[52:53], v[196:197] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1212
	v_pk_fma_f32 v[0:1], v[118:119], v[52:53], v[176:177] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1220
	v_pk_fma_f32 v[0:1], v[120:121], v[52:53], v[254:255] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1228
	v_pk_fma_f32 v[0:1], v[128:129], v[52:53], v[174:175] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1244
	v_pk_fma_f32 v[0:1], v[110:111], v[52:53], v[124:125] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1252
	v_pk_fma_f32 v[0:1], v[28:29], v[52:53], v[246:247] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1260
	v_pk_fma_f32 v[0:1], v[30:31], v[52:53], v[170:171] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1268
	v_pk_fma_f32 v[0:1], v[32:33], v[52:53], v[250:251] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1276
	v_pk_fma_f32 v[0:1], v[34:35], v[52:53], v[192:193] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1292
	v_pk_fma_f32 v[0:1], v[40:41], v[52:53], v[220:221] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1300
	v_pk_fma_f32 v[0:1], v[50:51], v[52:53], v[204:205] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[0:1], off offset:1308
	v_accvgpr_read_b32 v0, a130
	v_accvgpr_read_b32 v1, a131
	v_pk_fma_f32 v[250:251], v[130:131], v[52:53], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[132:133], v[52:53], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[136:137], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a118
	v_accvgpr_read_b32 v1, a119
	v_pk_fma_f32 v[246:247], v[66:67], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a116
	v_accvgpr_read_b32 v1, a117
	v_pk_fma_f32 v[254:255], v[58:59], v[52:53], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[126:127], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v1, a115
	v_pk_fma_f32 v[242:243], v[134:135], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a20
	v_accvgpr_read_b32 v1, a21
	v_pk_fma_f32 v[238:239], v[138:139], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[234:235], v[122:123], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a112
	v_accvgpr_read_b32 v1, a113
	v_pk_fma_f32 v[226:227], v[116:117], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_read_b32 v1, a29
	v_pk_fma_f32 v[230:231], v[56:57], v[52:53], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[108:109], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a22
	v_accvgpr_read_b32 v1, a23
	v_pk_fma_f32 v[116:117], v[104:105], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[56:57], v[100:101], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v1, a7
	v_pk_fma_f32 v[52:53], v[96:97], v[52:53], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a239
	v_mov_b64_e32 v[24:25], v[2:3]
	ds_read2st64_b32 v[2:3], v0 offset0:166 offset1:167
	v_accvgpr_read_b32 v4, a110
	v_accvgpr_read_b32 v232, a140
	v_accvgpr_read_b32 v36, a160
	v_accvgpr_read_b32 v37, a161
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:1052
	ds_read2st64_b32 a[148:149], v0 offset0:164 offset1:165
	ds_read2st64_b32 a[194:195], v0 offset0:162 offset1:163
	ds_read2st64_b32 a[248:249], v0 offset0:160 offset1:161
	ds_read2st64_b32 a[116:117], v0 offset0:158 offset1:159
	ds_read2st64_b32 a[114:115], v0 offset0:156 offset1:157
	ds_read2st64_b32 a[212:213], v0 offset0:154 offset1:155
	ds_read2st64_b32 a[112:113], v0 offset0:152 offset1:153
	ds_read2st64_b32 a[28:29], v0 offset0:150 offset1:151
	ds_read2st64_b32 a[26:27], v0 offset0:148 offset1:149
	ds_read2st64_b32 a[86:87], v0 offset0:146 offset1:147
	ds_read2st64_b32 a[134:135], v0 offset0:144 offset1:145
	ds_read2st64_b32 a[14:15], v0 offset0:142 offset1:143
	ds_read2st64_b32 a[10:11], v0 offset0:140 offset1:141
	ds_read2st64_b32 a[6:7], v0 offset0:138 offset1:139
	ds_read2st64_b32 v[58:59], v0 offset0:136 offset1:137
	ds_read2st64_b32 v[2:3], v0 offset0:168 offset1:169
	v_accvgpr_read_b32 v236, a172
	v_mov_b64_e32 v[126:127], v[218:219]
	v_mov_b64_e32 v[32:33], v[16:17]
	v_mov_b64_e32 v[40:41], v[62:63]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:1332
	ds_read2st64_b32 v[2:3], v0 offset0:170 offset1:171
	v_mov_b64_e32 v[212:213], v[70:71]
	v_mov_b64_e32 v[30:31], v[26:27]
	v_mov_b64_e32 v[208:209], v[210:211]
	v_mov_b64_e32 v[210:211], v[74:75]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:1044
	ds_read2st64_b32 v[2:3], v0 offset0:172 offset1:173
	v_mov_b64_e32 v[198:199], v[78:79]
	v_mov_b64_e32 v[34:35], v[180:181]
	v_mov_b64_e32 v[194:195], v[82:83]
	v_mov_b64_e32 v[190:191], v[86:87]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:1020
	ds_read2st64_b32 v[2:3], v0 offset0:174 offset1:175
	v_accvgpr_read_b32 v26, a108
	v_mov_b64_e32 v[216:217], v[90:91]
	v_mov_b64_e32 v[62:63], v[214:215]
	v_mov_b64_e32 v[172:173], v[240:241]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:996
	ds_read2st64_b32 v[2:3], v0 offset0:176 offset1:177
	v_mov_b64_e32 v[18:19], v[10:11]
	v_accvgpr_read_b32 v241, a121
	v_accvgpr_read_b32 v240, a120
	v_mov_b64_e32 v[50:51], v[48:49]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:892
	ds_read2st64_b32 v[2:3], v0 offset0:178 offset1:179
	v_mov_b64_e32 v[48:49], v[36:37]
	v_mov_b64_e32 v[108:109], v[212:213]
	v_mov_b64_e32 v[192:193], v[236:237]
	v_mov_b64_e32 v[36:37], v[210:211]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:868
	ds_read2st64_b32 v[2:3], v0 offset0:180 offset1:181
	v_mov_b64_e32 v[112:113], v[172:173]
	v_mov_b64_e32 v[236:237], v[198:199]
	v_mov_b64_e32 v[220:221], v[190:191]
	v_mov_b64_e32 v[196:197], v[24:25]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:860
	ds_read2st64_b32 v[2:3], v0 offset0:182 offset1:183
	v_mov_b64_e32 v[28:29], v[12:13]
	v_mov_b64_e32 v[128:129], v[222:223]
	v_mov_b64_e32 v[204:205], v[178:179]
	v_mov_b64_e32 v[132:133], v[184:185]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:788
	ds_read2st64_b32 v[2:3], v0 offset0:184 offset1:185
	v_mov_b64_e32 v[120:121], v[22:23]
	v_accvgpr_read_b32 v27, a109
	v_accvgpr_write_b32 a111, v19
	v_mov_b64_e32 v[24:25], v[26:27]
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:468
	ds_read2st64_b32 v[2:3], v0 offset0:186 offset1:187
	v_accvgpr_write_b32 a110, v18
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[2:3], off offset:292
	ds_read2st64_b32 v[2:3], v0 offset0:188 offset1:189
	ds_read2st64_b32 v[0:1], v0 offset0:190 offset1:191
	s_waitcnt lgkmcnt(1)
	scratch_store_dwordx2 off, v[2:3], off offset:420
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx2 off, v[0:1], off offset:404
	ds_read_b128 a[136:139], v4 offset:96
	ds_read_b128 v[0:3], v4 offset:112
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:876
	ds_read_b128 a[144:147], v4 offset:224
	ds_read_b128 v[0:3], v4 offset:240
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:828
	ds_read_b128 a[186:189], v4 offset:352
	ds_read_b128 v[0:3], v4 offset:368
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:844
	ds_read_b128 a[204:207], v4 offset:480
	ds_read_b128 v[0:3], v4 offset:496
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:812
	ds_read_b128 a[126:129], v4 offset:2144
	ds_read_b128 v[0:3], v4 offset:2160
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:796
	ds_read_b128 v[0:3], v4 offset:2272
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:1076
	ds_read_b128 v[0:3], v4 offset:2288
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:772
	ds_read_b128 a[130:133], v4 offset:2400
	ds_read_b128 v[0:3], v4 offset:2416
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:756
	ds_read_b128 a[140:143], v4 offset:2528
	ds_read_b128 v[0:3], v4 offset:2544
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:740
	ds_read_b128 a[158:161], v4 offset:4192
	ds_read_b128 v[0:3], v4 offset:4208
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:724
	ds_read_b128 a[166:169], v4 offset:4320
	ds_read_b128 v[0:3], v4 offset:4336
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:708
	ds_read_b128 a[170:173], v4 offset:4448
	ds_read_b128 v[0:3], v4 offset:4464
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:692
	ds_read_b128 a[174:177], v4 offset:4576
	ds_read_b128 v[0:3], v4 offset:4592
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:676
	ds_read_b128 a[178:181], v4 offset:6240
	ds_read_b128 v[0:3], v4 offset:6256
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:660
	ds_read_b128 a[182:185], v4 offset:6368
	ds_read_b128 v[0:3], v4 offset:6384
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:644
	ds_read_b128 a[222:225], v4 offset:6496
	ds_read_b128 v[0:3], v4 offset:6512
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:628
	ds_read_b128 a[226:229], v4 offset:6624
	ds_read_b128 v[0:3], v4 offset:6640
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:612
	ds_read_b128 a[230:233], v4 offset:8288
	ds_read_b128 v[0:3], v4 offset:8304
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:596
	ds_read_b128 a[234:237], v4 offset:8416
	ds_read_b128 v[0:3], v4 offset:8432
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:580
	ds_read_b128 a[252:255], v4 offset:8544
	ds_read_b128 v[0:3], v4 offset:8560
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:564
	ds_read_b128 v[0:3], v4 offset:8672
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:1340
	ds_read_b128 v[0:3], v4 offset:8688
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:548
	s_nop 1
	v_accvgpr_read_b32 v0, a50
	ds_read_b128 v[2:5], v0 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[2:5], off offset:1596
	ds_read_b128 v[0:3], v0 offset:112
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:532
	s_nop 1
	v_accvgpr_read_b32 v0, a238
	ds_read_b128 a[238:241], v0 offset:96
	ds_read_b128 v[0:3], v0 offset:112
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:516
	s_nop 1
	v_accvgpr_read_b32 v0, a250
	ds_read_b128 v[2:5], v0 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[2:5], off offset:1316
	ds_read_b128 v[0:3], v0 offset:112
	s_nop 0
	v_accvgpr_read_b32 v4, a12
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:500
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:1060
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a8
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:484
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:1028
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a251
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:452
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:1004
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:436
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:980
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a0
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:388
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:964
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a106
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:372
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:948
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a107
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:356
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:932
	ds_read_b128 v[0:3], v4 offset:112
	v_accvgpr_read_b32 v4, a13
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:340
	ds_read_b128 v[0:3], v4 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:916
	ds_read_b128 v[0:3], v4 offset:112
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:324
	ds_read_b128 v[0:3], v169 offset:96
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:900
	ds_read_b128 v[0:3], v169 offset:112
	.loc	1 5145 20
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], off offset:308
	s_waitcnt vmcnt(63) expcnt(7) lgkmcnt(15)
	s_barrier
	scratch_load_dword v0, off, off offset:1620
	scratch_load_dwordx4 v[2:5], off, off offset:68
	.loc	1 5147 32
	v_and_b32_e32 v1, 0xff00, v58
	;;#ASMSTART
	v_cvt_f32_f16 v67, v1
	;;#ASMEND
	.loc	1 5145 20
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5]
	scratch_load_dwordx4 v[2:5], off, off offset:84
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:4096
	scratch_load_dwordx4 v[2:5], off, off offset:100
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:8192
	scratch_load_dwordx4 v[2:5], off, off offset:116
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:12288
	.loc	1 5147 32
	v_lshlrev_b16_e32 v0, 8, v58
	;;#ASMSTART
	v_cvt_f32_f16 v66, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v68, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v70, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v72, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v74, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v78, v0
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[78:79], v[66:67], v[54:55] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[54:55], v[14:15]
	v_lshlrev_b32_e32 v0, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v82, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v86, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v90, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v94, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v62
	;;#ASMSTART
	v_cvt_f32_f16 v98, v0
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[98:99], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a3
	v_accvgpr_read_b32 v42, a2
	v_lshlrev_b16_e32 v0, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v102, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v106, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v110, v0
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[110:111], v[66:67], v[44:45] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[44:45], v[228:229]
	v_lshlrev_b32_e32 v0, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v114, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v118, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v122, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v124, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v192
	;;#ASMSTART
	v_cvt_f32_f16 v130, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v142, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v232
	v_pk_fma_f32 v[96:97], v[94:95], v[66:67], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1284
	v_mov_b64_e32 v[228:229], v[194:195]
	v_pk_fma_f32 v[16:17], v[106:107], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[102:103], v[66:67], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[70:71], v[66:67], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[122:123], v[66:67], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[68:69], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[124:125], v[66:67], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[130:131], v[66:67], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[134:135], v[66:67], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[118:119], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[138:139], v[66:67], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[90:91], v[66:67], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[142:143], v[66:67], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[72:73], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[74:75], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[82:83], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[86:87], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[114:115], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[26:27], v[40:41]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[148:149], v[146:147], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v228
	;;#ASMSTART
	v_cvt_f32_f16 v150, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1236
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[152:153], v[150:151], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v154, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1196
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[156:157], v[154:155], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v220
	;;#ASMSTART
	v_cvt_f32_f16 v158, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1180
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[160:161], v[158:159], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v196
	;;#ASMSTART
	v_cvt_f32_f16 v162, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1172
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[164:165], v[162:163], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v216
	;;#ASMSTART
	v_cvt_f32_f16 v166, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1132
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[168:169], v[166:167], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v170, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1124
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[172:173], v[170:171], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v174, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1116
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[176:177], v[174:175], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v200
	;;#ASMSTART
	v_cvt_f32_f16 v178, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1108
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[180:181], v[178:179], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v182, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1100
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[184:185], v[182:183], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v186, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1092
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[66:67], v[186:187], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v58
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b32_sdwa v1, v203, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v189, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v188, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:1308
	v_pk_fma_f32 v[68:69], v[68:69], v[188:189], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[106:107], v[188:189], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[70:71], v[188:189], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[72:73], v[188:189], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[74:75], v[188:189], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[78:79], v[188:189], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[82:83], v[188:189], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[86:87], v[188:189], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[90:91], v[188:189], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[94:95], v[188:189], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[98:99], v[188:189], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[102:103], v[188:189], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[110:111], v[188:189], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[114:115], v[188:189], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[118:119], v[188:189], v[230:231] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[114:115], v[192:193]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[122:123], v[122:123], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1300
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[106:107], v[124:125], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1292
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[22:23], v[130:131], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1276
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[134:135], v[134:135], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1268
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[138:139], v[138:139], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1260
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[142:143], v[142:143], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1252
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[146:147], v[146:147], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1244
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[150:151], v[150:151], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1228
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[154:155], v[154:155], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1220
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[158:159], v[158:159], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1212
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[162:163], v[162:163], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1204
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[166:167], v[166:167], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1188
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[170:171], v[170:171], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1164
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[174:175], v[174:175], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1156
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[178:179], v[178:179], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1148
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[182:183], v[182:183], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1140
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[186:187], v[186:187], v[188:189], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, off offset:1640
	.loc	1 5146 20
	scratch_load_dwordx4 v[2:5], off, off offset:132
	.loc	1 5147 32
	v_and_b32_e32 v1, 0xff00, v59
	;;#ASMSTART
	v_cvt_f32_f16 v189, v1
	;;#ASMEND
	.loc	1 5146 20
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:16384
	scratch_load_dwordx4 v[2:5], off, off offset:148
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:20480
	scratch_load_dwordx4 v[2:5], off, off offset:164
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:24576
	scratch_load_dwordx4 v[2:5], off, off offset:180
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:28672
	scratch_load_dwordx4 v[2:5], off, off offset:196
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:32768
	scratch_load_dwordx4 v[2:5], off, off offset:212
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:36864
	scratch_load_dwordx4 v[2:5], off, off offset:228
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:40960
	scratch_load_dwordx4 v[2:5], off, off offset:244
	s_waitcnt vmcnt(0)
	ds_write_b128 v0, v[2:5] offset:45056
	.loc	1 5147 32
	v_lshlrev_b16_e32 v0, 8, v59
	;;#ASMSTART
	v_cvt_f32_f16 v188, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v120
	;;#ASMSTART
	v_cvt_f32_f16 v58, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[58:59], v[188:189], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	v_lshrrev_b32_sdwa v0, v203, v132 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v124, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[188:189], v[184:185] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	v_accvgpr_write_b32 a8, v0
	v_and_b32_e32 v0, 0xff00, v200
	;;#ASMSTART
	v_cvt_f32_f16 v194, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[194:195], v[188:189], v[180:181] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	v_lshrrev_b32_sdwa v0, v203, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v198, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[198:199], v[188:189], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v1
	v_accvgpr_write_b32 a106, v0
	v_and_b32_e32 v0, 0xff00, v128
	;;#ASMSTART
	v_cvt_f32_f16 v202, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[202:203], v[188:189], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_lshrrev_b32_sdwa v0, v203, v216 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v110, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v196
	;;#ASMSTART
	v_cvt_f32_f16 v210, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v220 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v214, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v224
	;;#ASMSTART
	v_cvt_f32_f16 v218, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v222, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v232
	;;#ASMSTART
	v_cvt_f32_f16 v226, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v230, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v112
	;;#ASMSTART
	v_cvt_f32_f16 v234, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v238, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v192
	;;#ASMSTART
	v_cvt_f32_f16 v242, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v108 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v244, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v48
	;;#ASMSTART
	v_cvt_f32_f16 v246, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v50 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v248, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v44
	;;#ASMSTART
	v_cvt_f32_f16 v250, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v252, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v18
	;;#ASMSTART
	v_cvt_f32_f16 v254, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v42 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[66:67], v[250:251], v[188:189], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v62
	;;#ASMSTART
	v_cvt_f32_f16 v18, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v24 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[190:191], v[254:255], v[188:189], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v208
	v_pk_fma_f32 v[56:57], v[252:253], v[188:189], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v14, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v34 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[184:185], v[110:111], v[188:189], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[222:223], v[188:189], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[238:239], v[188:189], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[248:249], v[188:189], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v12, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v54
	v_pk_fma_f32 v[180:181], v[210:211], v[188:189], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[226:227], v[188:189], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[242:243], v[188:189], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v30 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[192:193], v[244:245], v[188:189], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v8, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v28
	v_pk_fma_f32 v[206:207], v[246:247], v[188:189], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v203, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[4:5], v[188:189], v[46:47] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[46:47], v[32:33]
	v_and_b32_e32 v0, 0xff00, v46
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[2:3], v[188:189], v[38:39] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[38:39], v[126:127]
	v_lshrrev_b32_sdwa v0, v203, v38 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[214:215], v[188:189], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[0:1], v[188:189], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v1, 16, v59
	v_pk_fma_f32 v[172:173], v[218:219], v[188:189], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[230:231], v[188:189], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[234:235], v[188:189], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[20:21], v[188:189], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[18:19], v[188:189], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[16:17], v[188:189], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[14:15], v[188:189], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[12:13], v[188:189], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[10:11], v[188:189], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[8:9], v[188:189], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[6:7], v[188:189], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v3, v203, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v189, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v188, v1
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[58:59], v[188:189], v[186:187] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v41
	v_accvgpr_write_b32 a120, v40
	v_pk_fma_f32 v[40:41], v[124:125], v[188:189], v[182:183] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v41
	v_pk_fma_f32 v[144:145], v[2:3], v[188:189], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v70, 16, v132
	v_accvgpr_write_b32 a150, v40
	v_pk_fma_f32 v[40:41], v[194:195], v[188:189], v[178:179] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v71, 8, v70
	v_lshrrev_b32_e32 v70, 16, v204
	v_accvgpr_write_b32 a157, v41
	v_pk_fma_f32 v[182:183], v[198:199], v[188:189], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[110:111], v[188:189], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[16:17], v[188:189], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[4:5], v[188:189], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v73, 8, v70
	v_lshrrev_b32_e32 v70, 16, v216
	v_accvgpr_write_b32 a156, v40
	v_pk_fma_f32 v[40:41], v[6:7], v[188:189], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v75, 8, v70
	v_lshrrev_b32_e32 v70, 16, v220
	v_pk_fma_f32 v[178:179], v[202:203], v[188:189], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[210:211], v[188:189], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[218:219], v[188:189], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[226:227], v[188:189], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[234:235], v[188:189], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[246:247], v[188:189], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[254:255], v[188:189], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[8:9], v[188:189], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v79, 8, v70
	v_lshrrev_b32_e32 v70, 16, v228
	v_pk_fma_f32 v[58:59], v[10:11], v[188:189], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v83, 8, v70
	v_lshrrev_b32_e32 v70, 16, v236
	v_pk_fma_f32 v[186:187], v[244:245], v[188:189], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[12:13], v[188:189], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v87, 8, v70
	v_lshrrev_b32_e32 v70, 16, v36
	v_pk_fma_f32 v[130:131], v[250:251], v[188:189], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[14:15], v[188:189], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v91, 8, v70
	v_lshrrev_b32_e32 v70, 16, v108
	v_lshlrev_b16_e32 v95, 8, v70
	v_lshrrev_b32_e32 v70, 16, v50
	v_pk_fma_f32 v[166:167], v[214:215], v[188:189], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[222:223], v[188:189], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[230:231], v[188:189], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[238:239], v[188:189], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[248:249], v[188:189], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[18:19], v[188:189], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v99, 8, v70
	v_lshrrev_b32_e32 v70, 16, v240
	v_pk_fma_f32 v[126:127], v[252:253], v[188:189], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[20:21], v[188:189], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v103, 8, v70
	v_lshrrev_b32_e32 v70, 16, v42
	v_lshlrev_b16_e32 v124, 8, v70
	v_lshrrev_b32_e32 v70, 16, v24
	v_lshlrev_b16_e32 v98, 8, v70
	v_lshrrev_b32_e32 v70, 16, v34
	v_lshlrev_b16_e32 v90, 8, v70
	v_lshrrev_b32_e32 v70, 16, v30
	v_lshlrev_b16_e32 v82, 8, v70
	v_lshrrev_b32_e32 v70, 16, v26
	v_pk_fma_f32 v[12:13], v[0:1], v[188:189], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_lshlrev_b16_e32 v74, 8, v70
	v_lshrrev_b32_e32 v70, 16, v38
	v_lshlrev_b16_e32 v68, 8, v0
	v_and_b32_e32 v69, 0xff00, v0
	v_lshlrev_b16_e32 v70, 8, v70
	v_pk_fma_f32 v[140:141], v[242:243], v[188:189], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v70, v70
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[70:71], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v22, 8
	v_accvgpr_write_b32 a0, v2
	v_lshlrev_b32_sdwa v72, v22, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[8:9], v[42:43]
	v_accvgpr_write_b32 a1, v3
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[72:73], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a108
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_read_b32 v43, a109
	v_accvgpr_write_b32 a4, v2
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[74:75], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[82:83], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v86, v22, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[32:33], v[54:55]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v90
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[90:91], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v91
	;;#ASMEND
	v_lshlrev_b32_sdwa v91, v22, v112 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v218, v91
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[218:219], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v230, v83
	;;#ASMEND
	v_lshlrev_b32_sdwa v83, v22, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v234, v83
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[234:235], v[68:69], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v244, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v22, v128 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v246, v75
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[246:247], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a106
	v_accvgpr_read_b32 v43, a107
	v_mov_b64_e32 v[10:11], v[50:51]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v99
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[198:199], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v222, v87
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[222:223], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v238, v79
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[238:239], v[68:69], v[176:177] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v248, v73
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[248:249], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a13
	v_lshlrev_b32_sdwa v78, v22, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v94, v22, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v42, a12
	v_mov_b64_e32 v[14:15], v[240:241]
	v_mov_b64_e32 v[18:19], v[46:47]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[78:79], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v86
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[86:87], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[94:95], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[98:99], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v99, v22, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v202, v99
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[202:203], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v95
	;;#ASMEND
	v_lshlrev_b32_sdwa v95, v22, v114 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v210, v95
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[210:211], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v87, v22, v232 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v226, v87
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[226:227], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v79, v22, v196 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v242, v79
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[242:243], v[68:69], v[180:181] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v73, v22, v200 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v250, v73
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[250:251], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a9
	v_accvgpr_read_b32 v1, a7
	v_accvgpr_write_b32 a7, v3
	v_accvgpr_read_b32 v42, a8
	v_mov_b64_e32 v[20:21], v[38:39]
	v_accvgpr_write_b32 a6, v2
	v_mov_b64_e32 v[6:7], v[208:209]
	v_mov_b64_e32 v[208:209], v[62:63]
	v_accvgpr_read_b32 v2, a110
	v_pk_fma_f32 v[38:39], v[214:215], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[230:231], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[244:245], v[68:69], v[184:185] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v252, v71
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[252:253], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a3
	v_lshlrev_b32_sdwa v102, v22, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v188, v22, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v42, a2
	v_mov_b64_e32 v[4:5], v[24:25]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[102:103], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[124:125], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v188
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[188:189], v[68:69], v[190:191] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v103
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v103, v22, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v103
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[194:195], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[206:207], v[68:69], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v71, v22, v120 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v254, v71
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[254:255], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v0
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v56, v22, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v56
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[70:71], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v12
	v_accvgpr_write_b32 a3, v13
	v_pk_fma_f32 v[12:13], v[72:73], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v12
	v_accvgpr_write_b32 a9, v13
	v_pk_fma_f32 v[12:13], v[74:75], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a12, v12
	v_accvgpr_write_b32 a13, v13
	v_pk_fma_f32 v[12:13], v[78:79], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v13
	v_accvgpr_write_b32 a16, v12
	v_pk_fma_f32 v[12:13], v[82:83], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v13
	v_accvgpr_write_b32 a22, v12
	v_pk_fma_f32 v[12:13], v[86:87], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v13
	v_accvgpr_write_b32 a18, v12
	v_pk_fma_f32 v[12:13], v[90:91], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a156
	v_accvgpr_write_b32 a21, v13
	v_accvgpr_read_b32 v23, a157
	v_accvgpr_write_b32 a20, v12
	v_pk_fma_f32 v[12:13], v[94:95], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[214:215], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[250:251], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a150
	v_accvgpr_read_b32 v23, a151
	v_pk_fma_f32 v[16:17], v[98:99], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[218:219], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[252:253], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a120
	v_accvgpr_write_b32 a107, v17
	v_accvgpr_read_b32 v23, a121
	v_lshlrev_b16_e32 v56, 8, v1
	v_accvgpr_write_b32 a106, v16
	v_pk_fma_f32 v[16:17], v[102:103], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[124:125], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[188:189], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[190:191], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[194:195], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[198:199], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[202:203], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[206:207], v[68:69], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[210:211], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[222:223], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[226:227], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[230:231], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[234:235], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[238:239], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[242:243], v[68:69], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[244:245], v[68:69], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[246:247], v[68:69], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[248:249], v[68:69], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[254:255], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v56
	;;#ASMEND
	v_lshrrev_b32_e32 v56, 24, v20
	v_lshlrev_b16_e32 v155, 8, v56
	v_lshrrev_b32_e32 v56, 24, v26
	v_lshlrev_b16_e32 v163, 8, v56
	v_and_b32_e32 v56, 0xff000000, v18
	v_lshrrev_b32_e32 v171, 16, v56
	v_and_b32_e32 v56, 0xff000000, v28
	v_lshrrev_b32_e32 v175, 16, v56
	v_lshrrev_b32_e32 v56, 24, v30
	v_lshlrev_b16_e32 v179, 8, v56
	v_lshrrev_b32_e32 v56, 24, v34
	v_lshlrev_b16_e32 v183, 8, v56
	v_and_b32_e32 v56, 0xff000000, v32
	v_lshrrev_b32_e32 v187, 16, v56
	v_and_b32_e32 v56, 0xff000000, v6
	v_lshrrev_b32_e32 v189, 16, v56
	v_lshrrev_b32_e32 v56, 24, v4
	v_lshlrev_b16_e32 v191, 8, v56
	v_lshrrev_b32_e32 v56, 24, v8
	v_lshlrev_b16_e32 v195, 8, v56
	v_and_b32_e32 v56, 0xff000000, v208
	v_lshrrev_b32_e32 v199, 16, v56
	v_and_b32_e32 v56, 0xff000000, v2
	v_lshrrev_b32_e32 v203, 16, v56
	v_lshrrev_b32_e32 v56, 24, v14
	v_lshlrev_b16_e32 v202, 8, v56
	v_lshrrev_b32_e32 v56, 24, v10
	v_lshlrev_b16_e32 v198, 8, v56
	v_and_b32_e32 v56, 0xff000000, v44
	v_lshrrev_b32_e32 v206, 16, v56
	v_and_b32_e32 v56, 0xff000000, v48
	v_lshrrev_b32_e32 v207, 16, v56
	v_lshrrev_b32_e32 v56, 24, v108
	v_lshlrev_b16_e32 v194, 8, v56
	v_lshrrev_b32_e32 v56, 24, v36
	v_lshlrev_b16_e32 v190, 8, v56
	v_and_b32_e32 v56, 0xff000000, v114
	v_lshrrev_b32_e32 v210, 16, v56
	v_and_b32_e32 v56, 0xff000000, v112
	v_lshrrev_b32_e32 v188, 16, v56
	v_lshrrev_b32_e32 v56, 24, v236
	v_lshlrev_b16_e32 v186, 8, v56
	v_lshrrev_b32_e32 v56, 24, v228
	v_lshlrev_b16_e32 v182, 8, v56
	v_and_b32_e32 v56, 0xff000000, v232
	v_lshrrev_b32_e32 v211, 16, v56
	v_and_b32_e32 v56, 0xff000000, v224
	v_lshrrev_b32_e32 v214, 16, v56
	v_lshrrev_b32_e32 v56, 24, v220
	v_lshlrev_b16_e32 v178, 8, v56
	v_lshrrev_b32_e32 v56, 24, v216
	v_accvgpr_read_b32 v3, a111
	v_lshlrev_b16_e32 v174, 8, v56
	v_and_b32_e32 v56, 0xff000000, v196
	v_mov_b32_e32 v213, v3
	v_lshrrev_b32_e32 v212, 16, v56
	v_and_b32_e32 v56, 0xff000000, v128
	v_accvgpr_read_b32 v2, a6
	v_and_b32_e32 v69, 0xff00, v1
	v_lshrrev_b32_e32 v170, 16, v56
	v_lshrrev_b32_e32 v56, 24, v204
	v_accvgpr_read_b32 v3, a7
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_lshlrev_b16_e32 v162, 8, v56
	v_and_b32_e32 v56, 0xff000000, v200
	;;#ASMSTART
	v_cvt_f32_f16 v200, v206
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[200:201], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v222, v163
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[222:223], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a4
	v_lshrrev_b32_e32 v154, 16, v56
	v_lshrrev_b32_e32 v56, 24, v132
	v_accvgpr_read_b32 v3, a5
	v_lshlrev_b16_e32 v124, 8, v56
	v_and_b32_e32 v56, 0xff000000, v120
	;;#ASMSTART
	v_cvt_f32_f16 v198, v198
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[198:199], v[68:69], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v202
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[202:203], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v224, v171
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[224:225], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a1
	v_mov_b32_e32 v193, 8
	v_lshrrev_b32_e32 v56, 16, v56
	v_accvgpr_read_b32 v2, a0
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[56:57], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[124:125], v[68:69], v[184:185] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[154:155], v[68:69], v[180:181] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[162:163], v[68:69], v[176:177] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[170:171], v[68:69], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[174:175], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v212
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[176:177], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[178:179], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v214
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[180:181], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v182
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[182:183], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v211
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[184:185], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v186
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[186:187], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v188
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[188:189], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v190
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[190:191], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v210
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[192:193], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v194
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[194:195], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v207
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[196:197], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v203
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[204:205], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v195
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[206:207], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v199
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[208:209], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v191
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[210:211], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v212, v189
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[212:213], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v183
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[214:215], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v216, v187
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[216:217], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v218, v179
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[218:219], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v220, v175
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[220:221], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v226, v155
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[226:227], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v1
	v_lshlrev_b32_sdwa v57, v193, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v57
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[56:57], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v1, a107
	v_pk_fma_f32 v[118:119], v[178:179], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[182:183], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[208:209], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[210:211], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a20
	v_accvgpr_read_b32 v1, a21
	v_pk_fma_f32 v[2:3], v[212:213], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[214:215], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a18
	v_accvgpr_read_b32 v1, a19
	v_pk_fma_f32 v[238:239], v[216:217], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a22
	v_accvgpr_read_b32 v1, a23
	v_pk_fma_f32 v[56:57], v[174:175], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[180:181], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[218:219], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[38:39], v[206:207], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[220:221], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v53, a3
	v_accvgpr_read_b32 v1, a13
	v_accvgpr_read_b32 v52, a2
	v_pk_fma_f32 v[250:251], v[184:185], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[222:223], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_pk_fma_f32 v[130:131], v[226:227], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v53, a11
	v_accvgpr_read_b32 v1, a9
	v_accvgpr_read_b32 v52, a10
	v_pk_fma_f32 v[58:59], v[124:125], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[154:155], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[162:163], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[170:171], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[176:177], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[186:187], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[188:189], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[190:191], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[192:193], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[194:195], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[196:197], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[198:199], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[200:201], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[202:203], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[204:205], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[224:225], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v52
	v_and_b32_e32 v69, 0xff00, v52
	v_lshlrev_b32_e32 v146, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[146:147], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v147, 8, v27
	;;#ASMSTART
	v_cvt_f32_f16 v154, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v29
	;;#ASMSTART
	v_cvt_f32_f16 v162, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v31
	;;#ASMSTART
	v_cvt_f32_f16 v170, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v174, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v176, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v178, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v180, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v182, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v184, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v186, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v15
	;;#ASMSTART
	v_cvt_f32_f16 v188, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v190, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v192, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v194, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v109
	;;#ASMSTART
	v_cvt_f32_f16 v196, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v115
	;;#ASMSTART
	v_cvt_f32_f16 v198, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v200, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v202, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v204, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v206, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v208, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v210, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v212, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v197
	;;#ASMSTART
	v_cvt_f32_f16 v214, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v216, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v129
	;;#ASMSTART
	v_cvt_f32_f16 v218, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v205
	;;#ASMSTART
	v_cvt_f32_f16 v220, v147
	;;#ASMEND
	v_lshlrev_b32_e32 v147, 8, v201
	v_lshlrev_b16_e32 v124, 8, v21
	;;#ASMSTART
	v_cvt_f32_f16 v222, v147
	;;#ASMEND
	v_lshlrev_b16_e32 v147, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[124:125], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[154:155], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[162:163], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[170:171], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[174:175], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[176:177], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[178:179], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[180:181], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[182:183], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[184:185], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[186:187], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[188:189], v[68:69], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[190:191], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[192:193], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[194:195], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[196:197], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[198:199], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[200:201], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[202:203], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[204:205], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[206:207], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[208:209], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[210:211], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[212:213], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[214:215], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[216:217], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[218:219], v[68:69], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[220:221], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[222:223], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v224, v147
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[224:225], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v147, 8, v121
	;;#ASMSTART
	v_cvt_f32_f16 v226, v147
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[226:227], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v52
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v54, v193, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v54
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[174:175], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[184:185], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a1
	v_accvgpr_read_b32 v38, a0
	v_lshlrev_b16_e32 v54, 8, v53
	v_pk_fma_f32 v[244:245], v[124:125], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[146:147], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[154:155], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[162:163], v[68:69], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[170:171], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[176:177], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[178:179], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[180:181], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[182:183], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[186:187], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[188:189], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[190:191], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[192:193], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[194:195], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[196:197], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[198:199], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[200:201], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[202:203], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[204:205], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[206:207], v[68:69], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[208:209], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[210:211], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[212:213], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[214:215], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[216:217], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[218:219], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[220:221], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[222:223], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[224:225], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[226:227], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v53
	;;#ASMSTART
	v_cvt_f32_f16 v68, v54
	;;#ASMEND
	v_and_b32_e32 v54, 0xff00, v121
	v_lshrrev_b32_sdwa v124, v193, v133 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[54:55], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[124:125], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_and_b32_e32 v150, 0xff00, v201
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[150:151], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v151, v193, v205 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v129
	v_pk_fma_f32 v[162:163], v[158:159], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v217 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[170:171], v[166:167], v[68:69], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v197
	;;#ASMSTART
	v_cvt_f32_f16 v174, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v221 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v225
	;;#ASMSTART
	v_cvt_f32_f16 v178, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v233
	;;#ASMSTART
	v_cvt_f32_f16 v182, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v237 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[160:161], v[176:177], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v113
	v_mov_b32_e32 v177, v37
	;;#ASMSTART
	v_cvt_f32_f16 v186, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v177 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[156:157], v[178:179], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v115
	v_mov_b32_e32 v179, v109
	;;#ASMSTART
	v_cvt_f32_f16 v190, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v179 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v49
	v_mov_b32_e32 v47, v11
	;;#ASMSTART
	v_cvt_f32_f16 v194, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v47 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v45
	v_mov_b32_e32 v43, v15
	v_accvgpr_write_b32 a0, v38
	;;#ASMSTART
	v_cvt_f32_f16 v198, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v43 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v41, v213
	v_accvgpr_write_b32 a1, v39
	;;#ASMSTART
	v_cvt_f32_f16 v200, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v41
	v_mov_b32_e32 v39, v9
	v_pk_fma_f32 v[230:231], v[190:191], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v39 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v191, v209
	;;#ASMSTART
	v_cvt_f32_f16 v204, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v191
	v_mov_b32_e32 v37, v5
	v_pk_fma_f32 v[136:137], v[188:189], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v37 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v189, v7
	;;#ASMSTART
	v_cvt_f32_f16 v208, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v189
	;;#ASMSTART
	v_cvt_f32_f16 v210, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v35 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v212, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v33
	;;#ASMSTART
	v_cvt_f32_f16 v214, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v31 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v216, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v29
	v_pk_fma_f32 v[126:127], v[192:193], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v218, v151
	;;#ASMEND
	v_lshrrev_b32_sdwa v151, v193, v27 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v23, v19
	v_pk_fma_f32 v[226:227], v[194:195], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v220, v151
	;;#ASMEND
	v_and_b32_e32 v151, 0xff00, v23
	v_mov_b32_e32 v25, v21
	v_pk_fma_f32 v[168:169], v[172:173], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[174:175], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[180:181], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[182:183], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[184:185], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[186:187], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[196:197], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[198:199], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[200:201], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[202:203], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[204:205], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[206:207], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[208:209], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[210:211], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[212:213], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[214:215], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[216:217], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[218:219], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[220:221], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v222, v151
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[222:223], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v151, v193, v25 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v224, v151
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[224:225], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v53
	v_lshlrev_b32_sdwa v55, v193, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v55
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[54:55], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[124:125], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v124, 16, v133
	v_pk_fma_f32 v[58:59], v[150:151], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v124
	v_lshrrev_b32_e32 v124, 16, v205
	v_lshlrev_b16_e32 v151, 8, v124
	v_lshrrev_b32_e32 v124, 16, v217
	v_pk_fma_f32 v[138:139], v[158:159], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v159, 8, v124
	v_lshrrev_b32_e32 v124, 16, v221
	v_pk_fma_f32 v[134:135], v[166:167], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v167, 8, v124
	v_lshrrev_b32_e32 v124, 16, v229
	v_pk_fma_f32 v[130:131], v[172:173], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v173, 8, v124
	v_lshrrev_b32_e32 v124, 16, v237
	v_pk_fma_f32 v[122:123], v[174:175], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v175, 8, v124
	v_lshrrev_b32_e32 v124, 16, v177
	v_pk_fma_f32 v[118:119], v[176:177], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v187, v177
	v_lshlrev_b16_e32 v177, 8, v124
	v_lshrrev_b32_e32 v124, 16, v179
	v_pk_fma_f32 v[252:253], v[178:179], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[184:185], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v185, v179
	v_lshlrev_b16_e32 v179, 8, v124
	v_lshrrev_b32_e32 v124, 16, v47
	v_pk_fma_f32 v[110:111], v[180:181], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v181, 8, v124
	v_lshrrev_b32_e32 v124, 16, v43
	v_pk_fma_f32 v[106:107], v[182:183], v[68:69], v[250:251] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v183, 8, v124
	v_lshrrev_b32_e32 v124, 16, v39
	v_lshlrev_b16_e32 v182, 8, v124
	v_lshrrev_b32_e32 v124, 16, v37
	v_lshlrev_b16_e32 v178, 8, v124
	v_lshrrev_b32_e32 v124, 16, v35
	v_pk_fma_f32 v[4:5], v[220:221], v[68:69], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v51, a15
	v_lshlrev_b16_e32 v174, 8, v124
	v_lshrrev_b32_e32 v124, 16, v31
	v_accvgpr_read_b32 v50, a14
	v_lshlrev_b16_e32 v166, 8, v124
	v_lshrrev_b32_e32 v124, 16, v27
	v_pk_fma_f32 v[94:95], v[188:189], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[190:191], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[192:193], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[194:195], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[196:197], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[198:199], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[200:201], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[202:203], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[204:205], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[206:207], v[68:69], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[208:209], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[210:211], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[212:213], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[214:215], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[216:217], v[68:69], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[218:219], v[68:69], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[222:223], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[224:225], v[68:69], v[244:245] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v50
	v_lshlrev_b16_e32 v150, 8, v124
	v_lshrrev_b32_e32 v124, 16, v25
	v_accvgpr_read_b32 v53, a1
	v_and_b32_e32 v69, 0xff00, v50
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_lshlrev_b16_e32 v124, 8, v124
	v_lshlrev_b32_sdwa v142, v193, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v158, v193, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v172, v193, v33 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v176, v193, v189 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v180, v193, v191 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v184, v193, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v52, a0
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[124:125], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[142:143], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[150:151], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[158:159], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[166:167], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[172:173], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[174:175], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[176:177], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[178:179], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[180:181], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v182
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[182:183], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v184
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[184:185], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v183
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[186:187], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v183, v193, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v183
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[188:189], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v181
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[190:191], v[68:69], v[234:235] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v181, v193, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v181
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[192:193], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v179
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[194:195], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v179, v193, v115 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v179
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[196:197], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v177
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[198:199], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v177, v193, v113 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v177
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[200:201], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v175
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[202:203], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v175, v193, v233 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v175
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[204:205], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v173
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[206:207], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v173, v193, v225 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v208, v173
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[208:209], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v167
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[210:211], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v167, v193, v197 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v212, v167
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[212:213], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v159
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[214:215], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v159, v193, v129 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v216, v159
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[216:217], v[68:69], v[170:171] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v218, v151
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[218:219], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v151, v193, v201 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v220, v151
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[220:221], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v222, v143
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[222:223], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v143, v193, v121 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v224, v143
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[224:225], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v50
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v52, v193, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v52
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[142:143], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[150:151], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[158:159], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[166:167], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[172:173], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[174:175], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[176:177], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[178:179], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[180:181], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[182:183], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[184:185], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[186:187], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[188:189], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[190:191], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[192:193], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[194:195], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[196:197], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[198:199], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[200:201], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[202:203], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[204:205], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[206:207], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[208:209], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[210:211], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[212:213], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[214:215], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[216:217], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[218:219], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[220:221], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[222:223], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[224:225], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v52, 24, v25
	v_lshrrev_b32_e32 v124, 24, v27
	v_and_b32_e32 v142, 0xff000000, v23
	v_lshrrev_b32_e32 v143, 24, v31
	v_and_b32_e32 v150, 0xff000000, v29
	v_lshrrev_b32_e32 v151, 24, v35
	v_and_b32_e32 v158, 0xff000000, v33
	v_lshrrev_b32_e32 v159, 24, v37
	v_and_b32_e32 v166, 0xff000000, v189
	v_lshrrev_b32_e32 v167, 24, v39
	v_and_b32_e32 v172, 0xff000000, v191
	v_lshrrev_b32_e32 v173, 24, v43
	v_and_b32_e32 v174, 0xff000000, v41
	v_lshrrev_b32_e32 v175, 24, v47
	v_and_b32_e32 v176, 0xff000000, v45
	v_lshrrev_b32_e32 v177, 24, v185
	v_and_b32_e32 v178, 0xff000000, v49
	v_lshrrev_b32_e32 v179, 24, v187
	v_and_b32_e32 v180, 0xff000000, v115
	v_lshrrev_b32_e32 v181, 24, v237
	v_and_b32_e32 v182, 0xff000000, v113
	v_lshrrev_b32_e32 v183, 24, v229
	v_and_b32_e32 v184, 0xff000000, v233
	v_lshrrev_b32_e32 v185, 24, v221
	v_and_b32_e32 v186, 0xff000000, v225
	v_lshrrev_b32_e32 v187, 24, v217
	v_and_b32_e32 v188, 0xff000000, v197
	v_and_b32_e32 v189, 0xff000000, v129
	v_lshrrev_b32_e32 v190, 24, v205
	v_and_b32_e32 v191, 0xff000000, v201
	v_lshrrev_b32_e32 v192, 24, v133
	v_and_b32_e32 v22, 0xff000000, v121
	v_lshlrev_b16_e32 v68, 8, v51
	v_and_b32_e32 v69, 0xff00, v51
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_lshlrev_b16_e32 v195, 8, v52
	v_lshrrev_b32_e32 v197, 16, v142
	v_lshlrev_b16_e32 v199, 8, v124
	v_lshlrev_b16_e32 v201, 8, v143
	v_lshrrev_b32_e32 v203, 16, v150
	v_lshrrev_b32_e32 v205, 16, v158
	v_lshlrev_b16_e32 v207, 8, v151
	v_lshlrev_b16_e32 v206, 8, v159
	v_lshrrev_b32_e32 v208, 16, v166
	v_lshrrev_b32_e32 v204, 16, v172
	v_lshlrev_b16_e32 v202, 8, v167
	v_lshlrev_b16_e32 v173, 8, v173
	v_lshrrev_b32_e32 v200, 16, v174
	v_lshrrev_b32_e32 v196, 16, v176
	v_lshlrev_b16_e32 v175, 8, v175
	v_lshlrev_b16_e32 v177, 8, v177
	v_lshrrev_b32_e32 v194, 16, v178
	v_lshrrev_b32_e32 v198, 16, v180
	v_lshlrev_b16_e32 v179, 8, v179
	v_lshlrev_b16_e32 v181, 8, v181
	v_lshrrev_b32_e32 v209, 16, v182
	v_lshrrev_b32_e32 v180, 16, v184
	v_lshlrev_b16_e32 v178, 8, v183
	v_lshlrev_b16_e32 v174, 8, v185
	v_lshrrev_b32_e32 v176, 16, v186
	v_lshrrev_b32_e32 v172, 16, v188
	v_lshlrev_b16_e32 v182, 8, v187
	v_lshrrev_b32_e32 v166, 16, v189
	v_lshlrev_b16_e32 v158, 8, v190
	v_lshrrev_b32_e32 v150, 16, v191
	v_lshlrev_b16_e32 v124, 8, v192
	v_lshrrev_b32_e32 v52, 16, v22
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v52, v52
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[52:53], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[124:125], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v150
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[154:155], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v166
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[162:163], v[68:69], v[170:171] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v182
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[170:171], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[172:173], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[174:175], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[176:177], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[178:179], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[180:181], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v181
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[182:183], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v209
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[184:185], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v179
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[186:187], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v198
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[188:189], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v177
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[190:191], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v194
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[192:193], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v175
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[194:195], v[68:69], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v196
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[196:197], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v173
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[198:199], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v200
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[200:201], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v202
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[202:203], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v204
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[204:205], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v206
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[206:207], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v208
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[208:209], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v207
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[210:211], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v212, v205
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[212:213], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v201
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[214:215], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v216, v203
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[216:217], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v218, v199
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[218:219], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v220, v197
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[220:221], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v222, v195
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[222:223], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v51
	v_lshlrev_b32_sdwa v53, v193, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v53
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[52:53], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v50
	v_accvgpr_write_b32 a1, v51
	v_pk_fma_f32 v[50:51], v[124:125], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v50
	v_accvgpr_write_b32 a3, v51
	v_pk_fma_f32 v[50:51], v[146:147], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v50
	v_accvgpr_write_b32 a5, v51
	v_pk_fma_f32 v[50:51], v[154:155], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v50
	v_accvgpr_write_b32 a7, v51
	v_pk_fma_f32 v[50:51], v[162:163], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v50
	v_accvgpr_write_b32 a9, v51
	v_pk_fma_f32 v[50:51], v[170:171], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v50
	v_accvgpr_write_b32 a11, v51
	v_pk_fma_f32 v[50:51], v[172:173], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a12, v50
	v_accvgpr_write_b32 a13, v51
	v_pk_fma_f32 v[50:51], v[174:175], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v50
	v_accvgpr_write_b32 a15, v51
	v_pk_fma_f32 v[50:51], v[176:177], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a16, v50
	scratch_load_dwordx4 v[118:121], off, off offset:1356
	v_accvgpr_write_b32 a17, v51
	v_pk_fma_f32 v[50:51], v[178:179], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a18, v50
	scratch_load_dwordx4 v[110:113], off, off offset:1372
	v_accvgpr_write_b32 a19, v51
	v_pk_fma_f32 v[50:51], v[180:181], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a20, v50
	v_accvgpr_write_b32 a21, v51
	v_pk_fma_f32 v[50:51], v[182:183], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[102:105], off, off offset:1388
	v_accvgpr_write_b32 a22, v50
	v_accvgpr_write_b32 a23, v51
	v_pk_fma_f32 v[50:51], v[184:185], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[98:101], off, off offset:1404
	v_accvgpr_write_b32 a30, v50
	v_accvgpr_write_b32 a31, v51
	v_pk_fma_f32 v[50:51], v[186:187], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[94:97], off, off offset:1420
	v_accvgpr_write_b32 a32, v50
	v_accvgpr_write_b32 a33, v51
	v_pk_fma_f32 v[50:51], v[188:189], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[90:93], off, off offset:1436
	v_accvgpr_write_b32 a34, v50
	v_accvgpr_write_b32 a35, v51
	v_pk_fma_f32 v[50:51], v[190:191], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a36, v50
	v_accvgpr_write_b32 a37, v51
	v_pk_fma_f32 v[50:51], v[192:193], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a38, v50
	v_accvgpr_write_b32 a39, v51
	v_pk_fma_f32 v[50:51], v[194:195], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[78:81], off, off offset:1452
	v_pk_fma_f32 v[116:117], v[222:223], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a134
	v_pk_fma_f32 v[254:255], v[196:197], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[198:199], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[200:201], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[202:203], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[204:205], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[206:207], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[208:209], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[210:211], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[212:213], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[214:215], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[216:217], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[218:219], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[220:221], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a135
	v_lshlrev_b16_e32 v68, 8, v0
	v_and_b32_e32 v69, 0xff00, v0
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_accvgpr_write_b32 a24, v50
	v_accvgpr_write_b32 a25, v51
	v_accvgpr_read_b32 v50, a134
	v_accvgpr_read_b32 v51, a135
	v_accvgpr_read_b32 v86, a152
	v_accvgpr_write_b32 a41, v21
	scratch_load_dwordx4 v[70:73], off, off offset:1484
	v_accvgpr_write_b32 a40, v20
	v_accvgpr_read_b32 v87, a153
	v_accvgpr_read_b32 v88, a154
	v_accvgpr_read_b32 v89, a155
	v_accvgpr_read_b32 v82, a190
	scratch_load_dwordx4 v[18:21], off, off offset:1468
	v_accvgpr_write_b32 a81, v15
	scratch_load_dwordx4 v[56:59], off, off offset:1500
	v_accvgpr_write_b32 a80, v14
	v_accvgpr_read_b32 v83, a191
	v_accvgpr_read_b32 v84, a192
	v_accvgpr_read_b32 v85, a193
	scratch_load_dwordx4 v[12:15], off, off offset:1516
	scratch_load_dwordx4 v[52:55], off, off offset:1532
	v_accvgpr_read_b32 v74, a100
	scratch_load_dwordx4 v[226:229], off, off offset:1548
	scratch_load_dwordx4 v[230:233], off, off offset:1580
	v_accvgpr_read_b32 v75, a101
	v_accvgpr_read_b32 v76, a102
	v_accvgpr_read_b32 v77, a103
	s_waitcnt vmcnt(13)
	v_lshlrev_b16_e32 v124, 8, v118
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v1
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v138, 8, v110
	v_accvgpr_write_b32 a106, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	s_waitcnt vmcnt(11)
	v_lshlrev_b16_e32 v139, 8, v102
	;;#ASMSTART
	v_cvt_f32_f16 v146, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	v_accvgpr_write_b32 a110, v0
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v139, 8, v98
	;;#ASMSTART
	v_cvt_f32_f16 v154, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a120, v0
	s_waitcnt vmcnt(9)
	v_lshlrev_b16_e32 v139, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v162, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v1
	v_accvgpr_write_b32 a134, v0
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v139, 8, v90
	;;#ASMSTART
	v_cvt_f32_f16 v170, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v1
	v_accvgpr_write_b32 a150, v0
	v_lshlrev_b16_e32 v139, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v172, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v1
	v_accvgpr_write_b32 a154, v0
	v_lshlrev_b32_e32 v139, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v174, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v1
	v_accvgpr_write_b32 a190, v0
	s_waitcnt vmcnt(7)
	v_lshlrev_b16_e32 v139, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v176, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[176:177], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_write_b32 a104, v0
	v_lshlrev_b32_e32 v139, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v178, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[178:179], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[38:41], off, off offset:1564
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	v_accvgpr_read_b32 v34, a214
	v_accvgpr_read_b32 v237, a201
	v_accvgpr_read_b32 v234, a198
	v_accvgpr_read_b32 v241, a165
	v_accvgpr_read_b32 v238, a162
	v_accvgpr_read_b32 v245, a125
	v_accvgpr_read_b32 v242, a122
	v_accvgpr_read_b32 v249, a79
	s_waitcnt vmcnt(7)
	v_lshlrev_b16_e32 v139, 8, v70
	;;#ASMSTART
	v_cvt_f32_f16 v180, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[180:181], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a197, v1
	v_accvgpr_write_b32 a196, v0
	v_accvgpr_read_b32 v246, a76
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v139, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v182, v139
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[182:183], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(5)
	v_lshlrev_b16_e32 v139, 8, v56
	v_accvgpr_write_b32 a95, v1
	;;#ASMSTART
	v_cvt_f32_f16 v184, v139
	;;#ASMEND
	v_accvgpr_write_b32 a94, v0
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v139, 8, v12
	v_pk_fma_f32 v[0:1], v[184:185], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v139
	;;#ASMEND
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v139, 8, v52
	v_accvgpr_write_b32 a91, v1
	;;#ASMSTART
	v_cvt_f32_f16 v188, v139
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v139, 8, v226
	v_accvgpr_write_b32 a90, v0
	v_pk_fma_f32 v[0:1], v[186:187], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v139
	;;#ASMEND
	v_accvgpr_write_b32 a83, v1
	v_accvgpr_write_b32 a82, v0
	v_pk_fma_f32 v[0:1], v[188:189], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_write_b32 a96, v0
	v_pk_fma_f32 v[0:1], v[190:191], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v1
	v_accvgpr_read_b32 v253, a75
	v_accvgpr_write_b32 a202, v0
	v_accvgpr_read_b32 v250, a72
	v_accvgpr_read_b32 v26, a60
	v_accvgpr_read_b32 v62, a218
	v_accvgpr_read_b32 v8, a244
	v_accvgpr_read_b32 v46, a56
	v_accvgpr_read_b32 v47, a57
	v_accvgpr_read_b32 v48, a58
	v_accvgpr_read_b32 v49, a59
	v_accvgpr_read_b32 v27, a61
	v_accvgpr_read_b32 v28, a62
	v_accvgpr_read_b32 v29, a63
	v_accvgpr_read_b32 v252, a74
	v_accvgpr_read_b32 v251, a73
	v_accvgpr_read_b32 v248, a78
	v_accvgpr_read_b32 v247, a77
	v_accvgpr_read_b32 v9, a245
	v_accvgpr_read_b32 v10, a246
	v_accvgpr_read_b32 v11, a247
	v_accvgpr_read_b32 v35, a215
	v_accvgpr_read_b32 v36, a216
	v_accvgpr_read_b32 v37, a217
	v_accvgpr_read_b32 v244, a124
	v_accvgpr_read_b32 v243, a123
	v_accvgpr_read_b32 v240, a164
	v_accvgpr_read_b32 v236, a200
	v_accvgpr_read_b32 v239, a163
	v_accvgpr_read_b32 v235, a199
	v_mov_b64_e32 v[4:5], v[94:95]
	v_accvgpr_read_b32 v63, a219
	v_accvgpr_read_b32 v64, a220
	v_accvgpr_read_b32 v65, a221
	v_mov_b64_e32 v[6:7], v[96:97]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v139, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v192, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v194, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v196, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v198, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v200, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v242
	v_pk_fma_f32 v[0:1], v[192:193], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v246
	v_accvgpr_write_b32 a119, v1
	v_pk_fma_f32 v[60:61], v[196:197], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v250
	v_accvgpr_read_b32 v30, a68
	v_accvgpr_write_b32 a118, v0
	v_pk_fma_f32 v[0:1], v[194:195], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v30
	v_accvgpr_read_b32 v22, a64
	;;#ASMSTART
	v_cvt_f32_f16 v208, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v210, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v212, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v62
	v_accvgpr_read_b32 v126, a208
	;;#ASMSTART
	v_cvt_f32_f16 v214, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v126
	v_accvgpr_write_b32 a251, v1
	;;#ASMSTART
	v_cvt_f32_f16 v216, v139
	;;#ASMEND
	v_lshlrev_b32_e32 v139, 8, v8
	v_accvgpr_write_b32 a250, v0
	;;#ASMSTART
	v_cvt_f32_f16 v218, v139
	;;#ASMEND
	v_lshlrev_b16_e32 v139, 8, v46
	v_accvgpr_read_b32 v0, a52
	v_pk_fma_f32 v[140:141], v[198:199], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[200:201], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[202:203], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[204:205], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[206:207], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[208:209], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[210:211], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[212:213], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[214:215], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[216:217], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[218:219], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v220, v139
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[220:221], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v139, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v222, v139
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[222:223], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v50
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v50, v193, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v50
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[138:139], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v17
	v_accvgpr_write_b32 a44, v16
	v_pk_fma_f32 v[16:17], v[146:147], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v17
	v_accvgpr_write_b32 a46, v16
	v_pk_fma_f32 v[16:17], v[154:155], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v17
	v_accvgpr_write_b32 a48, v16
	v_pk_fma_f32 v[16:17], v[162:163], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v17
	v_accvgpr_write_b32 a50, v16
	v_pk_fma_f32 v[16:17], v[170:171], v[68:69], v[224:225] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a53
	v_accvgpr_read_b32 v2, a54
	v_accvgpr_read_b32 v3, a55
	v_accvgpr_write_b32 a53, v17
	v_accvgpr_write_b32 a52, v16
	v_pk_fma_f32 v[16:17], v[172:173], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v17
	v_accvgpr_write_b32 a54, v16
	v_accvgpr_read_b32 v16, a80
	v_accvgpr_read_b32 v17, a81
	v_pk_fma_f32 v[16:17], v[174:175], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a57, v17
	v_accvgpr_write_b32 a56, v16
	v_pk_fma_f32 v[16:17], v[176:177], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v17
	v_accvgpr_write_b32 a58, v16
	v_pk_fma_f32 v[16:17], v[178:179], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v17
	v_accvgpr_write_b32 a60, v16
	v_accvgpr_read_b32 v16, a40
	v_accvgpr_read_b32 v17, a41
	v_pk_fma_f32 v[16:17], v[180:181], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v17
	v_accvgpr_write_b32 a62, v16
	v_pk_fma_f32 v[16:17], v[182:183], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a65
	v_accvgpr_read_b32 v24, a66
	v_accvgpr_read_b32 v25, a67
	v_accvgpr_write_b32 a65, v17
	v_accvgpr_write_b32 a64, v16
	v_pk_fma_f32 v[16:17], v[184:185], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v17
	v_accvgpr_write_b32 a66, v16
	v_pk_fma_f32 v[16:17], v[186:187], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a69
	v_accvgpr_read_b32 v32, a70
	v_accvgpr_read_b32 v33, a71
	v_accvgpr_write_b32 a69, v17
	v_accvgpr_write_b32 a68, v16
	v_accvgpr_read_b32 v16, a24
	v_accvgpr_read_b32 v17, a25
	v_pk_fma_f32 v[16:17], v[188:189], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v17
	v_accvgpr_write_b32 a74, v16
	v_accvgpr_read_b32 v16, a38
	v_accvgpr_read_b32 v17, a39
	v_pk_fma_f32 v[16:17], v[190:191], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v17
	v_accvgpr_write_b32 a78, v16
	v_accvgpr_read_b32 v16, a36
	v_accvgpr_read_b32 v17, a37
	v_pk_fma_f32 v[16:17], v[192:193], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v17
	v_accvgpr_write_b32 a24, v16
	v_accvgpr_read_b32 v16, a34
	v_accvgpr_read_b32 v17, a35
	v_pk_fma_f32 v[16:17], v[194:195], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v17
	v_accvgpr_write_b32 a242, v16
	v_accvgpr_read_b32 v16, a32
	v_accvgpr_read_b32 v17, a33
	v_pk_fma_f32 v[162:163], v[196:197], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a30
	v_accvgpr_read_b32 v17, a31
	v_pk_fma_f32 v[154:155], v[198:199], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a22
	v_accvgpr_read_b32 v17, a23
	v_pk_fma_f32 v[16:17], v[200:201], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v17
	v_accvgpr_write_b32 a244, v16
	v_accvgpr_read_b32 v16, a20
	v_accvgpr_read_b32 v17, a21
	v_pk_fma_f32 v[146:147], v[202:203], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a18
	v_accvgpr_read_b32 v17, a19
	v_pk_fma_f32 v[138:139], v[204:205], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a16
	v_accvgpr_read_b32 v17, a17
	v_pk_fma_f32 v[136:137], v[206:207], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a15
	v_accvgpr_read_b32 v16, a14
	v_pk_fma_f32 v[16:17], v[208:209], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a215, v17
	v_accvgpr_write_b32 a214, v16
	v_accvgpr_read_b32 v17, a13
	v_accvgpr_read_b32 v16, a12
	v_pk_fma_f32 v[132:133], v[210:211], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a11
	v_accvgpr_read_b32 v16, a10
	v_pk_fma_f32 v[16:17], v[212:213], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v127, a209
	v_accvgpr_read_b32 v128, a210
	v_accvgpr_read_b32 v129, a211
	v_accvgpr_write_b32 a211, v17
	v_accvgpr_write_b32 a210, v16
	v_accvgpr_read_b32 v17, a9
	v_accvgpr_read_b32 v16, a8
	v_pk_fma_f32 v[134:135], v[214:215], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a7
	v_accvgpr_read_b32 v16, a6
	v_pk_fma_f32 v[122:123], v[216:217], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a5
	v_accvgpr_read_b32 v16, a4
	v_pk_fma_f32 v[254:255], v[218:219], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a3
	v_accvgpr_read_b32 v16, a2
	v_pk_fma_f32 v[130:131], v[220:221], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a1
	v_accvgpr_read_b32 v16, a0
	v_lshlrev_b16_e32 v50, 8, v51
	v_pk_fma_f32 v[42:43], v[124:125], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[222:223], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v51
	;;#ASMSTART
	v_cvt_f32_f16 v68, v50
	;;#ASMEND
	v_and_b32_e32 v50, 0xff00, v0
	v_accvgpr_write_b32 a15, v3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_accvgpr_write_b32 a14, v2
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	;;#ASMSTART
	v_cvt_f32_f16 v50, v50
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[50:51], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v1
	v_lshrrev_b32_sdwa v124, v193, v46 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a76, v0
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_and_b32_e32 v142, 0xff00, v8
	v_accvgpr_write_b32 a80, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v1
	v_accvgpr_write_b32 a84, v0
	v_lshrrev_b32_sdwa v143, v193, v126 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_write_b32 a88, v0
	v_and_b32_e32 v143, 0xff00, v62
	;;#ASMSTART
	v_cvt_f32_f16 v158, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v1
	v_accvgpr_write_b32 a92, v0
	v_lshrrev_b32_sdwa v143, v193, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_write_b32 a98, v0
	v_and_b32_e32 v143, 0xff00, v22
	;;#ASMSTART
	v_cvt_f32_f16 v170, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v1
	v_accvgpr_write_b32 a102, v0
	v_lshrrev_b32_sdwa v143, v193, v30 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_write_b32 a122, v0
	v_and_b32_e32 v143, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v174, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_lshrrev_b32_sdwa v143, v193, v246 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[176:177], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v1
	v_accvgpr_write_b32 a152, v0
	v_and_b32_e32 v143, 0xff00, v242
	;;#ASMSTART
	v_cvt_f32_f16 v178, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[178:179], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v242
	v_accvgpr_write_b32 a157, v1
	v_accvgpr_write_b32 a9, v243
	v_accvgpr_write_b32 a10, v244
	v_accvgpr_write_b32 a11, v245
	v_accvgpr_write_b32 a156, v0
	v_lshrrev_b32_sdwa v143, v193, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v243, a165
	;;#ASMSTART
	v_cvt_f32_f16 v180, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[180:181], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v242, a164
	v_accvgpr_read_b32 v241, a163
	v_accvgpr_read_b32 v240, a162
	v_accvgpr_write_b32 a163, v1
	v_accvgpr_write_b32 a162, v0
	v_and_b32_e32 v143, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v182, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[182:183], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[238:239], v[36:37]
	v_accvgpr_write_b32 a193, v1
	v_mov_b64_e32 v[236:237], v[34:35]
	v_accvgpr_write_b32 a192, v0
	v_lshrrev_b32_sdwa v143, v193, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[184:185], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a209, v1
	v_accvgpr_write_b32 a16, v250
	v_accvgpr_write_b32 a208, v0
	v_accvgpr_read_b32 v0, a250
	v_accvgpr_write_b32 a17, v251
	v_accvgpr_write_b32 a18, v252
	v_accvgpr_write_b32 a19, v253
	v_mov_b64_e32 v[250:251], v[248:249]
	v_accvgpr_read_b32 v1, a251
	v_mov_b64_e32 v[248:249], v[246:247]
	v_and_b32_e32 v143, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v186, v143
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[246:247], v[40:41]
	v_accvgpr_read_b32 v0, a118
	v_mov_b64_e32 v[244:245], v[38:39]
	v_accvgpr_read_b32 v1, a119
	v_accvgpr_mov_b32 a70, a198
	v_lshrrev_b32_sdwa v143, v193, v244 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a71, a199
	v_accvgpr_mov_b32 a72, a200
	v_accvgpr_mov_b32 a73, a201
	v_accvgpr_write_b32 a201, v1
	v_accvgpr_write_b32 a200, v0
	v_accvgpr_read_b32 v0, a202
	v_accvgpr_write_b32 a20, v230
	v_accvgpr_read_b32 v1, a203
	v_accvgpr_write_b32 a21, v231
	v_accvgpr_write_b32 a22, v232
	v_accvgpr_write_b32 a23, v233
	v_and_b32_e32 v143, 0xff00, v226
	;;#ASMSTART
	v_cvt_f32_f16 v190, v143
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[234:235], v[54:55]
	v_accvgpr_read_b32 v0, a96
	v_mov_b64_e32 v[232:233], v[52:53]
	v_accvgpr_read_b32 v1, a97
	v_lshrrev_b32_sdwa v143, v193, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v143
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_accvgpr_read_b32 v1, a83
	v_and_b32_e32 v143, 0xff00, v12
	v_accvgpr_write_b32 a4, v12
	;;#ASMSTART
	v_cvt_f32_f16 v194, v143
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_write_b32 a5, v13
	v_accvgpr_write_b32 a6, v14
	v_accvgpr_write_b32 a7, v15
	v_mov_b64_e32 v[12:13], v[56:57]
	v_accvgpr_read_b32 v1, a91
	v_lshrrev_b32_sdwa v143, v193, v12 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v143
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v1, a95
	v_and_b32_e32 v143, 0xff00, v18
	;;#ASMSTART
	v_cvt_f32_f16 v198, v143
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a196
	v_mov_b64_e32 v[38:39], v[70:71]
	v_accvgpr_read_b32 v1, a197
	v_accvgpr_write_b32 a0, v18
	v_lshrrev_b32_sdwa v143, v193, v38 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v143
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_write_b32 a1, v19
	v_accvgpr_write_b32 a2, v20
	v_accvgpr_write_b32 a3, v21
	v_mov_b64_e32 v[18:19], v[74:75]
	v_accvgpr_read_b32 v1, a101
	v_and_b32_e32 v143, 0xff00, v18
	;;#ASMSTART
	v_cvt_f32_f16 v202, v143
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_mov_b64_e32 v[14:15], v[58:59]
	v_mov_b64_e32 v[54:55], v[78:79]
	v_accvgpr_read_b32 v1, a105
	v_accvgpr_write_b32 a42, v42
	v_lshrrev_b32_sdwa v143, v193, v54 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v204, v143
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a190
	v_accvgpr_write_b32 a43, v43
	v_mov_b64_e32 v[42:43], v[126:127]
	v_mov_b64_e32 v[34:35], v[82:83]
	v_accvgpr_read_b32 v1, a191
	v_mov_b64_e32 v[44:45], v[128:129]
	v_and_b32_e32 v143, 0xff00, v34
	;;#ASMSTART
	v_cvt_f32_f16 v206, v143
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[206:207], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[128:129], v[88:89]
	v_accvgpr_read_b32 v0, a154
	v_mov_b64_e32 v[126:127], v[86:87]
	v_accvgpr_read_b32 v1, a155
	v_accvgpr_write_b32 a33, v11
	v_lshrrev_b32_sdwa v143, v193, v126 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v208, v143
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[208:209], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_write_b32 a32, v10
	v_accvgpr_write_b32 a31, v9
	v_accvgpr_write_b32 a30, v8
	v_mov_b64_e32 v[8:9], v[90:91]
	v_accvgpr_read_b32 v1, a151
	v_accvgpr_write_b32 a41, v25
	v_and_b32_e32 v143, 0xff00, v8
	;;#ASMSTART
	v_cvt_f32_f16 v210, v143
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[210:211], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a134
	v_accvgpr_write_b32 a40, v24
	v_accvgpr_write_b32 a39, v23
	v_accvgpr_write_b32 a38, v22
	v_accvgpr_read_b32 v1, a135
	v_accvgpr_read_b32 v22, a120
	v_mov_b64_e32 v[36:37], v[84:85]
	v_lshrrev_b32_sdwa v143, v193, v4 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v212, v143
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[212:213], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[0:1], v[98:99]
	v_accvgpr_read_b32 v23, a121
	v_mov_b64_e32 v[10:11], v[92:93]
	v_and_b32_e32 v143, 0xff00, v0
	;;#ASMSTART
	v_cvt_f32_f16 v214, v143
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[214:215], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[224:225], v[104:105]
	v_accvgpr_read_b32 v22, a110
	v_mov_b64_e32 v[222:223], v[102:103]
	v_accvgpr_read_b32 v23, a111
	v_mov_b64_e32 v[108:109], v[28:29]
	v_lshrrev_b32_sdwa v143, v193, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v216, v143
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[216:217], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a108
	v_mov_b64_e32 v[106:107], v[26:27]
	v_mov_b64_e32 v[26:27], v[110:111]
	v_accvgpr_read_b32 v23, a109
	v_accvgpr_read_b32 v58, a106
	v_and_b32_e32 v143, 0xff00, v26
	;;#ASMSTART
	v_cvt_f32_f16 v218, v143
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[218:219], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[22:23], v[118:119]
	v_accvgpr_read_b32 v59, a107
	v_mov_b64_e32 v[28:29], v[112:113]
	v_lshrrev_b32_sdwa v143, v193, v22 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v220, v143
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[220:221], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v51
	v_lshlrev_b32_sdwa v51, v193, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v51
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[50:51], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v17
	v_accvgpr_write_b32 a150, v16
	v_pk_fma_f32 v[16:17], v[124:125], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v17
	v_accvgpr_write_b32 a164, v16
	v_pk_fma_f32 v[16:17], v[142:143], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v17
	v_accvgpr_write_b32 a190, v16
	v_pk_fma_f32 v[16:17], v[150:151], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a197, v17
	v_accvgpr_write_b32 a196, v16
	v_pk_fma_f32 v[16:17], v[158:159], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v17
	v_accvgpr_write_b32 a198, v16
	v_accvgpr_read_b32 v16, a210
	v_accvgpr_read_b32 v17, a211
	v_pk_fma_f32 v[16:17], v[166:167], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v17
	v_accvgpr_write_b32 a202, v16
	v_pk_fma_f32 v[16:17], v[170:171], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a211, v17
	v_accvgpr_write_b32 a210, v16
	v_accvgpr_read_b32 v16, a214
	v_accvgpr_read_b32 v17, a215
	v_pk_fma_f32 v[16:17], v[172:173], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a215, v17
	v_accvgpr_write_b32 a214, v16
	v_pk_fma_f32 v[16:17], v[174:175], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a217, v17
	v_accvgpr_mov_b32 a34, a218
	v_accvgpr_write_b32 a216, v16
	v_pk_fma_f32 v[16:17], v[176:177], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_mov_b32 a35, a219
	v_accvgpr_mov_b32 a36, a220
	v_accvgpr_mov_b32 a37, a221
	v_accvgpr_write_b32 a219, v17
	v_accvgpr_write_b32 a218, v16
	v_pk_fma_f32 v[16:17], v[178:179], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a221, v17
	v_accvgpr_write_b32 a220, v16
	v_accvgpr_read_b32 v16, a244
	v_accvgpr_read_b32 v17, a245
	v_pk_fma_f32 v[16:17], v[180:181], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a245, v17
	v_accvgpr_write_b32 a244, v16
	v_pk_fma_f32 v[16:17], v[182:183], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a247, v17
	v_accvgpr_write_b32 a246, v16
	v_pk_fma_f32 v[16:17], v[184:185], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a251, v17
	v_accvgpr_write_b32 a250, v16
	v_accvgpr_read_b32 v16, a242
	v_accvgpr_read_b32 v17, a243
	v_pk_fma_f32 v[16:17], v[186:187], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a243, v17
	v_accvgpr_write_b32 a242, v16
	v_accvgpr_read_b32 v16, a24
	v_accvgpr_read_b32 v17, a25
	v_pk_fma_f32 v[230:231], v[188:189], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a78
	v_accvgpr_read_b32 v17, a79
	v_pk_fma_f32 v[130:131], v[190:191], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a74
	v_accvgpr_read_b32 v17, a75
	v_pk_fma_f32 v[122:123], v[192:193], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a68
	v_accvgpr_read_b32 v17, a69
	v_pk_fma_f32 v[104:105], v[194:195], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a66
	v_accvgpr_read_b32 v17, a67
	v_pk_fma_f32 v[102:103], v[196:197], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a64
	v_accvgpr_read_b32 v17, a65
	v_mov_b64_e32 v[2:3], v[100:101]
	v_pk_fma_f32 v[100:101], v[198:199], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a62
	v_accvgpr_read_b32 v17, a63
	v_pk_fma_f32 v[98:99], v[200:201], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a60
	v_accvgpr_read_b32 v17, a61
	v_pk_fma_f32 v[94:95], v[202:203], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a58
	v_accvgpr_read_b32 v17, a59
	v_pk_fma_f32 v[90:91], v[204:205], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a56
	v_accvgpr_read_b32 v17, a57
	v_pk_fma_f32 v[96:97], v[206:207], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a54
	v_lshrrev_b32_e32 v124, 16, v46
	v_mov_b64_e32 v[116:117], v[32:33]
	v_accvgpr_read_b32 v17, a55
	v_lshlrev_b16_e32 v135, 8, v124
	v_lshrrev_b32_e32 v124, 16, v42
	v_mov_b64_e32 v[114:115], v[30:31]
	v_pk_fma_f32 v[86:87], v[208:209], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a52
	v_lshlrev_b16_e32 v143, 8, v124
	v_lshrrev_b32_e32 v124, 16, v106
	v_accvgpr_read_b32 v17, a53
	v_lshlrev_b16_e32 v151, 8, v124
	v_lshrrev_b32_e32 v124, 16, v114
	v_pk_fma_f32 v[82:83], v[210:211], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a50
	v_lshlrev_b16_e32 v159, 8, v124
	v_lshrrev_b32_e32 v124, 16, v248
	v_accvgpr_read_b32 v17, a51
	v_lshlrev_b16_e32 v167, 8, v124
	v_lshrrev_b32_e32 v124, 16, v240
	v_pk_fma_f32 v[132:133], v[212:213], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a48
	v_lshlrev_b16_e32 v171, 8, v124
	v_lshrrev_b32_e32 v124, 16, v236
	v_accvgpr_read_b32 v17, a49
	v_lshlrev_b16_e32 v173, 8, v124
	v_lshrrev_b32_e32 v124, 16, v244
	v_mov_b64_e32 v[56:57], v[80:81]
	v_pk_fma_f32 v[80:81], v[214:215], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a46
	v_lshlrev_b16_e32 v175, 8, v124
	v_lshrrev_b32_e32 v124, 16, v232
	v_accvgpr_read_b32 v17, a47
	v_lshlrev_b16_e32 v177, 8, v124
	v_lshrrev_b32_e32 v124, 16, v12
	v_pk_fma_f32 v[136:137], v[216:217], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a44
	v_lshlrev_b16_e32 v179, 8, v124
	v_lshrrev_b32_e32 v124, 16, v38
	v_accvgpr_read_b32 v17, a45
	v_lshlrev_b16_e32 v178, 8, v124
	v_lshrrev_b32_e32 v124, 16, v54
	v_pk_fma_f32 v[78:79], v[218:219], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a42
	v_lshlrev_b16_e32 v174, 8, v124
	v_lshrrev_b32_e32 v124, 16, v126
	v_accvgpr_read_b32 v17, a43
	v_lshlrev_b16_e32 v170, 8, v124
	v_lshrrev_b32_e32 v124, 16, v4
	v_pk_fma_f32 v[162:163], v[220:221], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a86
	v_lshlrev_b16_e32 v158, 8, v124
	v_lshrrev_b32_e32 v124, 16, v222
	v_mov_b64_e32 v[20:21], v[76:77]
	v_lshlrev_b16_e32 v68, 8, v16
	v_and_b32_e32 v69, 0xff00, v16
	v_mov_b64_e32 v[76:77], v[48:49]
	v_accvgpr_write_b32 a65, v15
	v_lshlrev_b16_e32 v142, 8, v124
	v_lshrrev_b32_e32 v124, 16, v22
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_mov_b64_e32 v[74:75], v[46:47]
	v_accvgpr_write_b32 a64, v14
	v_accvgpr_write_b32 a63, v13
	v_accvgpr_write_b32 a62, v12
	v_lshlrev_b16_e32 v124, 8, v124
	;;#ASMSTART
	v_cvt_f32_f16 v46, v124
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[46:47], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v13
	v_lshlrev_b32_sdwa v134, v193, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a74, v12
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[134:135], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v13
	v_accvgpr_write_b32 a78, v12
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[142:143], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v13
	v_accvgpr_write_b32 a82, v12
	v_lshlrev_b32_sdwa v150, v193, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[14:15], v[2:3]
	v_mov_b64_e32 v[12:13], v[0:1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a87
	v_accvgpr_write_b32 a87, v1
	v_accvgpr_write_b32 a86, v0
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v1
	v_lshlrev_b32_sdwa v166, v193, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a90, v0
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a94, v0
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v1
	v_lshlrev_b32_sdwa v172, v193, v34 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a96, v0
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_lshlrev_b32_sdwa v176, v193, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[58:59], v[244:245]
	v_accvgpr_write_b32 a104, v0
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[176:177], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[60:61], v[246:247]
	v_accvgpr_write_b32 a107, v1
	v_accvgpr_read_b32 v247, a3
	v_accvgpr_write_b32 a106, v0
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[178:179], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v244, a0
	v_accvgpr_write_b32 a109, v1
	v_lshlrev_b32_sdwa v180, v193, v244 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a108, v0
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[180:181], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	v_accvgpr_write_b32 a110, v0
	;;#ASMSTART
	v_cvt_f32_f16 v182, v179
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[182:183], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v53, a7
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_read_b32 v50, a4
	v_accvgpr_write_b32 a120, v0
	v_lshlrev_b32_sdwa v179, v193, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v179
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[184:185], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v1
	v_accvgpr_write_b32 a134, v0
	;;#ASMSTART
	v_cvt_f32_f16 v186, v177
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[186:187], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v1
	v_accvgpr_write_b32 a154, v0
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_read_b32 v1, a201
	;;#ASMSTART
	v_cvt_f32_f16 v190, v175
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a201, v1
	v_accvgpr_write_b32 a200, v0
	v_accvgpr_read_b32 v0, a208
	v_accvgpr_write_b32 a50, v126
	v_accvgpr_read_b32 v1, a209
	v_accvgpr_write_b32 a51, v127
	v_accvgpr_write_b32 a52, v128
	v_accvgpr_write_b32 a53, v129
	;;#ASMSTART
	v_cvt_f32_f16 v194, v173
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v255, a73
	v_accvgpr_read_b32 v0, a192
	v_accvgpr_read_b32 v252, a70
	v_accvgpr_read_b32 v1, a193
	v_lshlrev_b32_sdwa v173, v193, v252 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v173
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a162
	v_accvgpr_read_b32 v1, a163
	;;#ASMSTART
	v_cvt_f32_f16 v198, v171
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v113, a11
	v_accvgpr_read_b32 v0, a156
	v_accvgpr_write_b32 a49, v7
	v_accvgpr_read_b32 v110, a8
	v_accvgpr_read_b32 v1, a157
	v_accvgpr_write_b32 a48, v6
	v_accvgpr_write_b32 a47, v5
	v_accvgpr_write_b32 a46, v4
	v_mov_b64_e32 v[4:5], v[222:223]
	v_lshlrev_b32_sdwa v171, v193, v110 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v171
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a152
	v_mov_b64_e32 v[6:7], v[224:225]
	v_mov_b64_e32 v[222:223], v[226:227]
	v_accvgpr_read_b32 v1, a153
	v_mov_b64_e32 v[224:225], v[228:229]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v167
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v229, a19
	v_accvgpr_read_b32 v0, a124
	v_accvgpr_read_b32 v226, a16
	v_accvgpr_read_b32 v1, a125
	v_lshlrev_b32_sdwa v167, v193, v226 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v167
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a122
	v_accvgpr_read_b32 v1, a123
	v_lshlrev_b32_sdwa v177, v193, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v177
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[188:189], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v159
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[206:207], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v127, a41
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_write_b32 a66, v232
	v_accvgpr_write_b32 a45, v29
	v_accvgpr_read_b32 v124, a38
	v_accvgpr_read_b32 v1, a103
	v_accvgpr_write_b32 a67, v233
	v_accvgpr_write_b32 a68, v234
	v_accvgpr_write_b32 a69, v235
	v_accvgpr_write_b32 a44, v28
	v_accvgpr_write_b32 a43, v27
	v_accvgpr_write_b32 a42, v26
	v_mov_b64_e32 v[28:29], v[10:11]
	v_accvgpr_read_b32 v235, a23
	v_lshlrev_b32_sdwa v159, v193, v124 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v208, v159
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[208:209], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_mov_b64_e32 v[26:27], v[8:9]
	v_accvgpr_read_b32 v232, a20
	v_accvgpr_read_b32 v1, a99
	v_accvgpr_read_b32 v8, a92
	v_lshlrev_b32_sdwa v175, v193, v232 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v175
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[192:193], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v151
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[210:211], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a34
	v_accvgpr_read_b32 v9, a93
	v_lshlrev_b32_sdwa v151, v193, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v212, v151
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[212:213], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a88
	v_mov_b64_e32 v[40:41], v[72:73]
	v_mov_b64_e32 v[72:73], v[44:45]
	v_accvgpr_read_b32 v9, a89
	v_mov_b64_e32 v[70:71], v[42:43]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v143
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[214:215], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v45, a33
	v_accvgpr_read_b32 v8, a84
	v_accvgpr_read_b32 v42, a30
	v_accvgpr_read_b32 v9, a85
	v_lshlrev_b32_sdwa v143, v193, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v216, v143
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[216:217], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a80
	v_accvgpr_read_b32 v9, a81
	;;#ASMSTART
	v_cvt_f32_f16 v218, v135
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[218:219], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v33, a15
	v_accvgpr_read_b32 v8, a76
	v_accvgpr_read_b32 v30, a12
	v_accvgpr_read_b32 v9, a77
	v_lshlrev_b32_sdwa v135, v193, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v220, v135
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[220:221], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v16
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v48, v193, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v48
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[46:47], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v32, a14
	v_accvgpr_read_b32 v31, a13
	v_accvgpr_write_b32 a13, v9
	v_accvgpr_write_b32 a12, v8
	v_pk_fma_f32 v[8:9], v[134:135], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v9
	v_accvgpr_write_b32 a14, v8
	v_pk_fma_f32 v[8:9], v[142:143], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v228, a18
	v_accvgpr_read_b32 v227, a17
	v_accvgpr_write_b32 a17, v9
	v_accvgpr_write_b32 a16, v8
	v_pk_fma_f32 v[8:9], v[150:151], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v9
	v_accvgpr_write_b32 a18, v8
	v_pk_fma_f32 v[8:9], v[158:159], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v234, a22
	v_accvgpr_read_b32 v233, a21
	v_accvgpr_write_b32 a21, v9
	v_accvgpr_write_b32 a20, v8
	v_pk_fma_f32 v[8:9], v[166:167], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v9
	v_accvgpr_write_b32 a22, v8
	v_pk_fma_f32 v[8:9], v[170:171], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v254, a72
	v_accvgpr_read_b32 v253, a71
	v_accvgpr_write_b32 a73, v9
	v_accvgpr_write_b32 a72, v8
	v_pk_fma_f32 v[8:9], v[172:173], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v9
	v_accvgpr_write_b32 a76, v8
	v_pk_fma_f32 v[8:9], v[174:175], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v9
	v_accvgpr_write_b32 a80, v8
	v_pk_fma_f32 v[8:9], v[176:177], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v9
	v_accvgpr_write_b32 a84, v8
	v_pk_fma_f32 v[8:9], v[178:179], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v9
	v_accvgpr_write_b32 a88, v8
	v_pk_fma_f32 v[8:9], v[180:181], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v9
	v_accvgpr_write_b32 a92, v8
	v_pk_fma_f32 v[8:9], v[182:183], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v9
	v_accvgpr_write_b32 a98, v8
	v_pk_fma_f32 v[8:9], v[184:185], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v9
	v_accvgpr_write_b32 a102, v8
	v_pk_fma_f32 v[8:9], v[186:187], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v9
	v_accvgpr_write_b32 a122, v8
	v_pk_fma_f32 v[8:9], v[188:189], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v9
	v_accvgpr_write_b32 a124, v8
	v_pk_fma_f32 v[8:9], v[190:191], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v9
	v_accvgpr_write_b32 a152, v8
	v_accvgpr_read_b32 v8, a242
	v_accvgpr_read_b32 v9, a243
	v_pk_fma_f32 v[8:9], v[192:193], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v9
	v_accvgpr_write_b32 a156, v8
	v_accvgpr_read_b32 v8, a250
	v_accvgpr_read_b32 v9, a251
	v_pk_fma_f32 v[8:9], v[194:195], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v9
	v_accvgpr_write_b32 a162, v8
	v_accvgpr_read_b32 v8, a246
	v_accvgpr_read_b32 v9, a247
	v_pk_fma_f32 v[8:9], v[196:197], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a193, v9
	v_accvgpr_write_b32 a192, v8
	v_accvgpr_read_b32 v8, a244
	v_accvgpr_read_b32 v9, a245
	v_pk_fma_f32 v[8:9], v[198:199], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a209, v9
	v_accvgpr_write_b32 a208, v8
	v_accvgpr_read_b32 v8, a220
	v_accvgpr_read_b32 v9, a221
	v_pk_fma_f32 v[136:137], v[200:201], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a218
	v_accvgpr_read_b32 v9, a219
	v_pk_fma_f32 v[102:103], v[202:203], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a216
	v_accvgpr_read_b32 v9, a217
	v_pk_fma_f32 v[98:99], v[204:205], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a214
	v_accvgpr_read_b32 v9, a215
	v_pk_fma_f32 v[86:87], v[206:207], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a210
	v_accvgpr_read_b32 v9, a211
	v_pk_fma_f32 v[122:123], v[208:209], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a202
	v_accvgpr_read_b32 v9, a203
	v_pk_fma_f32 v[130:131], v[210:211], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a198
	v_accvgpr_read_b32 v9, a199
	v_pk_fma_f32 v[82:83], v[212:213], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a196
	v_accvgpr_read_b32 v9, a197
	v_pk_fma_f32 v[230:231], v[214:215], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a190
	v_accvgpr_read_b32 v9, a191
	v_pk_fma_f32 v[78:79], v[216:217], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a164
	v_accvgpr_read_b32 v9, a165
	v_pk_fma_f32 v[46:47], v[218:219], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a150
	v_mov_b64_e32 v[24:25], v[120:121]
	v_accvgpr_read_b32 v9, a151
	v_lshlrev_b16_e32 v48, 8, v17
	v_pk_fma_f32 v[220:221], v[220:221], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v48
	;;#ASMEND
	v_lshrrev_b32_e32 v48, 24, v22
	v_mov_b32_e32 v97, v25
	v_mov_b32_e32 v96, v24
	v_mov_b32_e32 v95, v23
	v_lshlrev_b16_e32 v171, 8, v48
	v_lshrrev_b32_e32 v48, 24, v4
	v_accvgpr_read_b32 v22, a42
	v_mov_b32_e32 v65, v7
	v_lshlrev_b16_e32 v173, 8, v48
	v_and_b32_e32 v48, 0xff000000, v22
	v_mov_b32_e32 v64, v6
	v_mov_b32_e32 v63, v5
	v_lshrrev_b32_e32 v175, 16, v48
	v_and_b32_e32 v48, 0xff000000, v12
	v_accvgpr_read_b32 v4, a46
	v_lshrrev_b32_e32 v177, 16, v48
	v_lshrrev_b32_e32 v48, 24, v4
	v_accvgpr_read_b32 v8, a50
	v_accvgpr_write_b32 a61, v41
	v_lshlrev_b16_e32 v179, 8, v48
	v_lshrrev_b32_e32 v48, 24, v8
	v_accvgpr_write_b32 a60, v40
	v_accvgpr_write_b32 a59, v39
	v_accvgpr_write_b32 a58, v38
	v_accvgpr_write_b32 a54, v54
	v_mov_b32_e32 v41, v15
	v_lshlrev_b16_e32 v181, 8, v48
	v_and_b32_e32 v48, 0xff000000, v26
	v_accvgpr_write_b32 a55, v55
	v_accvgpr_write_b32 a56, v56
	v_accvgpr_write_b32 a57, v57
	v_mov_b64_e32 v[120:121], v[20:21]
	v_mov_b32_e32 v40, v14
	v_mov_b32_e32 v39, v13
	v_lshrrev_b32_e32 v183, 16, v48
	v_and_b32_e32 v48, 0xff000000, v34
	v_accvgpr_read_b32 v12, a54
	v_mov_b64_e32 v[118:119], v[18:19]
	v_lshrrev_b32_e32 v185, 16, v48
	v_lshrrev_b32_e32 v48, 24, v12
	v_accvgpr_read_b32 v18, a58
	v_lshlrev_b16_e32 v187, 8, v48
	v_lshrrev_b32_e32 v48, 24, v18
	v_lshlrev_b16_e32 v189, 8, v48
	v_and_b32_e32 v48, 0xff000000, v118
	v_accvgpr_read_b32 v135, a65
	v_mov_b32_e32 v57, v29
	v_lshrrev_b32_e32 v191, 16, v48
	v_and_b32_e32 v48, 0xff000000, v244
	v_accvgpr_read_b32 v132, a62
	v_mov_b32_e32 v56, v28
	v_mov_b32_e32 v55, v27
	v_lshrrev_b32_e32 v16, 16, v48
	v_lshrrev_b32_e32 v48, 24, v132
	v_accvgpr_read_b32 v26, a66
	v_lshlrev_b16_e32 v194, 8, v48
	v_lshrrev_b32_e32 v48, 24, v26
	v_lshlrev_b16_e32 v190, 8, v48
	v_and_b32_e32 v48, 0xff000000, v50
	v_lshrrev_b32_e32 v192, 16, v48
	v_and_b32_e32 v48, 0xff000000, v222
	v_lshrrev_b32_e32 v188, 16, v48
	v_lshrrev_b32_e32 v48, 24, v58
	v_lshlrev_b16_e32 v186, 8, v48
	v_lshrrev_b32_e32 v48, 24, v236
	v_lshlrev_b16_e32 v182, 8, v48
	v_and_b32_e32 v48, 0xff000000, v232
	v_lshrrev_b32_e32 v184, 16, v48
	v_and_b32_e32 v48, 0xff000000, v252
	v_lshrrev_b32_e32 v180, 16, v48
	v_lshrrev_b32_e32 v48, 24, v240
	v_lshlrev_b16_e32 v178, 8, v48
	v_lshrrev_b32_e32 v48, 24, v248
	v_lshlrev_b16_e32 v174, 8, v48
	v_and_b32_e32 v48, 0xff000000, v110
	v_lshrrev_b32_e32 v176, 16, v48
	v_and_b32_e32 v48, 0xff000000, v226
	v_lshrrev_b32_e32 v172, 16, v48
	v_lshrrev_b32_e32 v48, 24, v114
	v_lshlrev_b16_e32 v170, 8, v48
	v_lshrrev_b32_e32 v48, 24, v106
	v_lshlrev_b16_e32 v166, 8, v48
	v_and_b32_e32 v48, 0xff000000, v124
	v_lshrrev_b32_e32 v195, 16, v48
	v_and_b32_e32 v48, 0xff000000, v0
	v_lshrrev_b32_e32 v158, 16, v48
	v_lshrrev_b32_e32 v48, 24, v70
	v_lshlrev_b16_e32 v150, 8, v48
	v_and_b32_e32 v48, 0xff000000, v42
	v_lshrrev_b32_e32 v142, 16, v48
	v_lshrrev_b32_e32 v48, 24, v74
	v_accvgpr_read_b32 v3, a37
	v_lshlrev_b16_e32 v124, 8, v48
	v_and_b32_e32 v48, 0xff000000, v30
	v_accvgpr_read_b32 v52, a6
	v_accvgpr_read_b32 v51, a5
	v_accvgpr_read_b32 v1, a35
	v_accvgpr_read_b32 v2, a36
	v_and_b32_e32 v69, 0xff00, v17
	v_accvgpr_write_b32 a7, v3
	v_lshrrev_b32_e32 v48, 16, v48
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_accvgpr_write_b32 a6, v2
	v_accvgpr_write_b32 a5, v1
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[48:49], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v125, a39
	v_accvgpr_read_b32 v27, a67
	v_accvgpr_read_b32 v28, a68
	v_accvgpr_read_b32 v29, a69
	v_accvgpr_write_b32 a69, v1
	v_accvgpr_write_b32 a68, v0
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v1
	v_accvgpr_write_b32 a70, v0
	v_accvgpr_read_b32 v0, a200
	v_accvgpr_read_b32 v1, a201
	;;#ASMSTART
	v_cvt_f32_f16 v186, v186
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a154
	v_accvgpr_read_b32 v112, a10
	v_accvgpr_read_b32 v111, a9
	v_accvgpr_write_b32 a9, v253
	v_accvgpr_read_b32 v1, a155
	v_accvgpr_write_b32 a10, v254
	v_accvgpr_write_b32 a11, v255
	;;#ASMSTART
	v_cvt_f32_f16 v182, v182
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[182:183], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v190
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a134
	v_accvgpr_read_b32 v246, a2
	v_accvgpr_read_b32 v245, a1
	v_accvgpr_write_b32 a1, v31
	v_accvgpr_read_b32 v1, a135
	v_accvgpr_read_b32 v5, a47
	v_accvgpr_read_b32 v6, a48
	v_accvgpr_read_b32 v7, a49
	v_accvgpr_write_b32 a47, v237
	v_accvgpr_write_b32 a2, v32
	v_accvgpr_write_b32 a3, v33
	;;#ASMSTART
	v_cvt_f32_f16 v192, v192
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a120
	v_accvgpr_write_b32 a48, v238
	v_accvgpr_write_b32 a49, v239
	v_mov_b32_e32 v239, v235
	v_accvgpr_read_b32 v1, a121
	v_mov_b32_e32 v238, v234
	v_mov_b32_e32 v237, v233
	;;#ASMSTART
	v_cvt_f32_f16 v194, v194
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a110
	v_accvgpr_read_b32 v1, a111
	;;#ASMSTART
	v_cvt_f32_f16 v196, v16
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	;;#ASMSTART
	v_cvt_f32_f16 v198, v189
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v1, a107
	;;#ASMSTART
	v_cvt_f32_f16 v200, v191
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v44, a32
	v_accvgpr_read_b32 v43, a31
	v_accvgpr_write_b32 a31, v35
	v_accvgpr_read_b32 v1, a105
	v_accvgpr_write_b32 a32, v36
	v_accvgpr_write_b32 a33, v37
	;;#ASMSTART
	v_cvt_f32_f16 v202, v187
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v1, a101
	;;#ASMSTART
	v_cvt_f32_f16 v188, v188
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[188:189], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v185
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	;;#ASMSTART
	v_cvt_f32_f16 v184, v184
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[184:185], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v181
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[206:207], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v1, a95
	;;#ASMSTART
	v_cvt_f32_f16 v138, v142
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[138:139], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v150
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[154:155], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v183
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[208:209], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v1, a91
	;;#ASMSTART
	v_cvt_f32_f16 v210, v179
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[210:211], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v2, a78
	v_accvgpr_read_b32 v126, a40
	v_accvgpr_write_b32 a39, v71
	v_accvgpr_write_b32 a35, v75
	v_accvgpr_read_b32 v1, a87
	v_accvgpr_read_b32 v3, a79
	v_accvgpr_write_b32 a40, v72
	v_accvgpr_write_b32 a41, v73
	v_accvgpr_write_b32 a36, v76
	v_accvgpr_write_b32 a37, v77
	;;#ASMSTART
	v_cvt_f32_f16 v212, v177
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[212:213], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	;;#ASMSTART
	v_cvt_f32_f16 v216, v175
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[216:217], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a74
	v_accvgpr_read_b32 v1, a83
	v_accvgpr_read_b32 v3, a75
	;;#ASMSTART
	v_cvt_f32_f16 v162, v166
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[162:163], v[68:69], v[168:169] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v195
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[168:169], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[170:171], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[172:173], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[174:175], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[176:177], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[178:179], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[180:181], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v173
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[214:215], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v218, v171
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[218:219], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v17
	v_lshlrev_b32_sdwa v49, v193, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v49
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[48:49], v[68:69], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v3
	v_accvgpr_write_b32 a86, v2
	v_pk_fma_f32 v[2:3], v[124:125], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v3
	v_accvgpr_write_b32 a90, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v3
	v_accvgpr_write_b32 a94, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v3
	v_accvgpr_write_b32 a96, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v3
	v_accvgpr_write_b32 a100, v2
	v_pk_fma_f32 v[2:3], v[162:163], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v3
	v_accvgpr_write_b32 a104, v2
	v_pk_fma_f32 v[2:3], v[168:169], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v3
	v_accvgpr_write_b32 a106, v2
	v_pk_fma_f32 v[2:3], v[170:171], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v3
	v_accvgpr_write_b32 a108, v2
	v_pk_fma_f32 v[2:3], v[172:173], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v3
	v_accvgpr_write_b32 a110, v2
	v_pk_fma_f32 v[2:3], v[174:175], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v3
	v_accvgpr_write_b32 a120, v2
	v_pk_fma_f32 v[2:3], v[176:177], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v3
	v_accvgpr_write_b32 a134, v2
	v_accvgpr_read_b32 v2, a208
	v_accvgpr_read_b32 v3, a209
	v_pk_fma_f32 v[2:3], v[178:179], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v3
	v_accvgpr_write_b32 a150, v2
	v_accvgpr_read_b32 v2, a192
	v_accvgpr_read_b32 v3, a193
	v_pk_fma_f32 v[2:3], v[180:181], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v3
	v_accvgpr_write_b32 a154, v2
	v_accvgpr_read_b32 v2, a162
	v_accvgpr_read_b32 v3, a163
	v_pk_fma_f32 v[2:3], v[182:183], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v3
	v_accvgpr_write_b32 a162, v2
	v_accvgpr_read_b32 v2, a156
	v_accvgpr_read_b32 v3, a157
	v_pk_fma_f32 v[2:3], v[184:185], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v3
	v_accvgpr_write_b32 a156, v2
	v_accvgpr_read_b32 v2, a152
	v_accvgpr_read_b32 v3, a153
	v_pk_fma_f32 v[2:3], v[186:187], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v3
	v_accvgpr_write_b32 a152, v2
	v_accvgpr_read_b32 v2, a124
	v_accvgpr_read_b32 v3, a125
	v_pk_fma_f32 v[122:123], v[188:189], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a122
	v_accvgpr_read_b32 v3, a123
	v_pk_fma_f32 v[2:3], v[190:191], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v3
	v_accvgpr_write_b32 a118, v2
	v_accvgpr_read_b32 v2, a102
	v_accvgpr_read_b32 v3, a103
	v_pk_fma_f32 v[102:103], v[192:193], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a98
	v_accvgpr_read_b32 v3, a99
	v_pk_fma_f32 v[98:99], v[194:195], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a92
	v_accvgpr_read_b32 v3, a93
	v_pk_fma_f32 v[86:87], v[196:197], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a88
	v_accvgpr_read_b32 v3, a89
	v_pk_fma_f32 v[82:83], v[198:199], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a84
	v_accvgpr_read_b32 v3, a85
	v_pk_fma_f32 v[78:79], v[200:201], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a80
	v_accvgpr_read_b32 v3, a81
	v_pk_fma_f32 v[74:75], v[202:203], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a76
	v_accvgpr_read_b32 v3, a77
	v_pk_fma_f32 v[254:255], v[204:205], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a72
	v_accvgpr_read_b32 v3, a73
	v_pk_fma_f32 v[48:49], v[206:207], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a22
	v_accvgpr_read_b32 v3, a23
	v_pk_fma_f32 v[136:137], v[208:209], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a20
	v_accvgpr_read_b32 v3, a21
	v_pk_fma_f32 v[16:17], v[210:211], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a18
	v_accvgpr_read_b32 v3, a19
	v_pk_fma_f32 v[220:221], v[212:213], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a16
	v_accvgpr_read_b32 v3, a17
	v_pk_fma_f32 v[230:231], v[214:215], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a14
	v_accvgpr_read_b32 v3, a15
	v_pk_fma_f32 v[32:33], v[216:217], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a12
	v_accvgpr_read_b32 v47, a27
	v_accvgpr_read_b32 v23, a43
	v_accvgpr_read_b32 v3, a13
	v_accvgpr_read_b32 v46, a26
	v_accvgpr_read_b32 v24, a44
	v_accvgpr_read_b32 v25, a45
	v_pk_fma_f32 v[2:3], v[218:219], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v46
	v_and_b32_e32 v69, 0xff00, v46
	v_lshlrev_b32_e32 v130, 8, v23
	v_accvgpr_write_b32 a13, v23
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_accvgpr_write_b32 a14, v24
	v_accvgpr_write_b32 a15, v25
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[130:131], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v131, 8, v63
	;;#ASMSTART
	v_cvt_f32_f16 v138, v131
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v19, a59
	v_accvgpr_read_b32 v20, a60
	v_accvgpr_read_b32 v21, a61
	v_accvgpr_write_b32 a61, v1
	v_accvgpr_write_b32 a60, v0
	v_lshlrev_b32_e32 v131, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v146, v131
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v134, a64
	v_accvgpr_read_b32 v133, a63
	v_accvgpr_write_b32 a63, v1
	v_accvgpr_write_b32 a62, v0
	v_lshlrev_b16_e32 v131, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v154, v131
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v13, a55
	v_accvgpr_read_b32 v14, a56
	v_accvgpr_read_b32 v15, a57
	v_accvgpr_write_b32 a57, v41
	v_accvgpr_write_b32 a65, v1
	v_accvgpr_read_b32 v9, a51
	v_accvgpr_write_b32 a56, v40
	v_accvgpr_write_b32 a55, v39
	v_accvgpr_write_b32 a64, v0
	v_lshlrev_b32_e32 v131, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v162, v131
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v41, a33
	v_accvgpr_write_b32 a67, v1
	v_lshlrev_b16_e32 v131, 8, v9
	v_accvgpr_read_b32 v39, a31
	v_accvgpr_write_b32 a66, v0
	;;#ASMSTART
	v_cvt_f32_f16 v168, v131
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v131, 8, v39
	v_accvgpr_write_b32 a75, v1
	;;#ASMSTART
	v_cvt_f32_f16 v170, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v13
	v_accvgpr_write_b32 a74, v0
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v119
	v_accvgpr_write_b32 a79, v1
	;;#ASMSTART
	v_cvt_f32_f16 v174, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v19
	v_accvgpr_read_b32 v11, a53
	v_accvgpr_write_b32 a78, v0
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v245
	v_accvgpr_read_b32 v10, a52
	v_accvgpr_write_b32 a23, v11
	v_accvgpr_write_b32 a83, v1
	;;#ASMSTART
	v_cvt_f32_f16 v178, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v133
	v_accvgpr_write_b32 a22, v10
	v_accvgpr_write_b32 a21, v9
	v_accvgpr_write_b32 a82, v0
	v_mov_b32_e32 v9, v19
	;;#ASMSTART
	v_cvt_f32_f16 v0, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v51
	v_mov_b32_e32 v10, v20
	v_mov_b32_e32 v11, v21
	;;#ASMSTART
	v_cvt_f32_f16 v12, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v27
	v_mov_b32_e32 v19, v27
	v_mov_b32_e32 v20, v28
	v_mov_b32_e32 v21, v29
	;;#ASMSTART
	v_cvt_f32_f16 v18, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v24, v131
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[24:25], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v25, v59
	v_accvgpr_write_b32 a59, v23
	v_accvgpr_write_b32 a19, v7
	v_lshlrev_b16_e32 v131, 8, v25
	v_accvgpr_write_b32 a58, v22
	v_accvgpr_write_b32 a18, v6
	v_accvgpr_write_b32 a17, v5
	v_mov_b32_e32 v26, v60
	v_mov_b32_e32 v27, v61
	;;#ASMSTART
	v_cvt_f32_f16 v22, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v34, v131
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[34:35], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v35, a47
	v_accvgpr_read_b32 v61, a11
	v_lshlrev_b16_e32 v131, 8, v35
	v_accvgpr_read_b32 v59, a9
	;;#ASMSTART
	v_cvt_f32_f16 v192, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v59
	v_accvgpr_write_b32 a43, v95
	;;#ASMSTART
	v_cvt_f32_f16 v194, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v241
	v_accvgpr_write_b32 a44, v96
	v_accvgpr_write_b32 a45, v97
	v_pk_fma_f32 v[92:93], v[178:179], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[68:69], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v111
	v_mov_b32_e32 v233, v249
	;;#ASMSTART
	v_cvt_f32_f16 v198, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v233
	v_accvgpr_read_b32 v40, a32
	v_accvgpr_write_b32 a33, v15
	v_pk_fma_f32 v[80:81], v[18:19], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v227
	v_mov_b32_e32 v129, v127
	v_accvgpr_write_b32 a32, v14
	v_accvgpr_write_b32 a31, v13
	v_mov_b32_e32 v13, v133
	;;#ASMSTART
	v_cvt_f32_f16 v202, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v115
	v_mov_b32_e32 v128, v126
	v_mov_b32_e32 v127, v125
	v_mov_b32_e32 v14, v134
	v_mov_b32_e32 v15, v135
	v_pk_fma_f32 v[132:133], v[192:193], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v234, v250
	v_mov_b32_e32 v235, v251
	;;#ASMSTART
	v_cvt_f32_f16 v204, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v127
	v_mov_b32_e32 v89, v107
	v_accvgpr_read_b32 v253, a7
	;;#ASMSTART
	v_cvt_f32_f16 v206, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v89
	v_accvgpr_read_b32 v251, a5
	v_accvgpr_read_b32 v191, a41
	;;#ASMSTART
	v_cvt_f32_f16 v208, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v251
	v_accvgpr_read_b32 v189, a39
	v_mov_b32_e32 v187, v45
	;;#ASMSTART
	v_cvt_f32_f16 v210, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v189
	v_mov_b32_e32 v185, v43
	v_accvgpr_read_b32 v183, a37
	v_accvgpr_read_b32 v4, a70
	v_accvgpr_write_b32 a51, v63
	;;#ASMSTART
	v_cvt_f32_f16 v212, v131
	;;#ASMEND
	v_lshlrev_b32_e32 v131, 8, v185
	v_accvgpr_read_b32 v181, a35
	v_accvgpr_read_b32 v5, a71
	v_accvgpr_write_b32 a52, v64
	v_accvgpr_write_b32 a53, v65
	;;#ASMSTART
	v_cvt_f32_f16 v214, v131
	;;#ASMEND
	v_lshlrev_b16_e32 v131, 8, v181
	;;#ASMSTART
	v_cvt_f32_f16 v216, v131
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[216:217], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v65, a3
	v_accvgpr_read_b32 v4, a68
	v_lshlrev_b16_e32 v124, 8, v95
	v_accvgpr_read_b32 v63, a1
	v_accvgpr_read_b32 v5, a69
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[124:125], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[174:175], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[176:177], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[12:13], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[22:23], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[194:195], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[196:197], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[198:199], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[200:201], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[202:203], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[204:205], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[206:207], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[208:209], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[210:211], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[212:213], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[214:215], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v131, 8, v63
	;;#ASMSTART
	v_cvt_f32_f16 v218, v131
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[218:219], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v46
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v46, v193, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v46
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[124:125], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[0:1], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v190, a40
	v_accvgpr_write_b32 a39, v3
	v_accvgpr_write_b32 a221, v1
	v_accvgpr_write_b32 a38, v2
	v_pk_fma_f32 v[2:3], v[130:131], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a220, v0
	v_pk_fma_f32 v[0:1], v[12:13], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a41, v3
	v_accvgpr_write_b32 a243, v1
	v_accvgpr_write_b32 a40, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a242, v0
	v_accvgpr_read_b32 v0, a118
	v_accvgpr_write_b32 a71, v3
	v_accvgpr_read_b32 v1, a119
	v_accvgpr_write_b32 a70, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[68:69], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[18:19], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a152
	v_accvgpr_write_b32 a89, v3
	v_accvgpr_read_b32 v1, a153
	v_accvgpr_write_b32 a88, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[22:23], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a156
	v_accvgpr_write_b32 a93, v3
	v_accvgpr_read_b32 v1, a157
	v_accvgpr_write_b32 a92, v2
	v_pk_fma_f32 v[2:3], v[162:163], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[34:35], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a162
	v_accvgpr_write_b32 a197, v3
	v_accvgpr_read_b32 v1, a163
	v_accvgpr_write_b32 a196, v2
	v_pk_fma_f32 v[2:3], v[168:169], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a154
	v_accvgpr_write_b32 a201, v3
	v_accvgpr_read_b32 v1, a155
	v_accvgpr_write_b32 a200, v2
	v_pk_fma_f32 v[2:3], v[170:171], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_write_b32 a209, v3
	v_accvgpr_read_b32 v1, a151
	v_accvgpr_write_b32 a208, v2
	v_pk_fma_f32 v[2:3], v[172:173], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a134
	v_accvgpr_write_b32 a211, v3
	v_accvgpr_read_b32 v1, a135
	v_accvgpr_write_b32 a210, v2
	v_pk_fma_f32 v[2:3], v[174:175], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a120
	v_accvgpr_write_b32 a215, v3
	v_accvgpr_read_b32 v1, a121
	v_accvgpr_write_b32 a214, v2
	v_pk_fma_f32 v[2:3], v[176:177], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a110
	v_accvgpr_write_b32 a217, v3
	v_accvgpr_read_b32 v1, a111
	v_accvgpr_write_b32 a216, v2
	v_pk_fma_f32 v[2:3], v[178:179], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	v_pk_fma_f32 v[78:79], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v1, a107
	v_pk_fma_f32 v[220:221], v[24:25], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[206:207], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v1, a105
	v_pk_fma_f32 v[82:83], v[208:209], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v1, a101
	v_pk_fma_f32 v[74:75], v[210:211], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_pk_fma_f32 v[254:255], v[212:213], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v1, a95
	v_pk_fma_f32 v[16:17], v[214:215], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v1, a91
	v_pk_fma_f32 v[22:23], v[216:217], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v1, a87
	v_lshlrev_b16_e32 v46, 8, v47
	v_pk_fma_f32 v[48:49], v[218:219], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v47
	;;#ASMSTART
	v_cvt_f32_f16 v68, v46
	;;#ASMEND
	v_and_b32_e32 v46, 0xff00, v63
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v46, v46
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[46:47], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v1
	v_lshrrev_b32_sdwa v124, v193, v181 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a68, v0
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v1
	v_and_b32_e32 v134, 0xff00, v185
	v_accvgpr_write_b32 a72, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v1
	v_accvgpr_write_b32 a76, v0
	v_lshrrev_b32_sdwa v135, v193, v189 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	v_and_b32_e32 v135, 0xff00, v251
	;;#ASMSTART
	v_cvt_f32_f16 v150, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a219, v3
	v_accvgpr_write_b32 a85, v1
	v_lshrrev_b32_sdwa v135, v193, v89 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[158:159], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a218, v2
	v_accvgpr_write_b32 a84, v0
	v_mov_b32_e32 v1, v107
	v_accvgpr_write_b32 a91, v5
	v_accvgpr_write_b32 a90, v4
	v_and_b32_e32 v135, 0xff00, v127
	;;#ASMSTART
	v_cvt_f32_f16 v0, v135
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[0:1], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v5
	v_accvgpr_write_b32 a94, v4
	v_lshrrev_b32_sdwa v135, v193, v115 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v135
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[4:5], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v31
	v_accvgpr_write_b32 a98, v30
	v_and_b32_e32 v135, 0xff00, v227
	;;#ASMSTART
	v_cvt_f32_f16 v8, v135
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[8:9], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v31
	v_accvgpr_write_b32 a24, v72
	v_accvgpr_write_b32 a102, v30
	v_lshrrev_b32_sdwa v135, v193, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v12, v135
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[12:13], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v73
	v_mov_b32_e32 v73, v57
	v_accvgpr_read_b32 v37, a49
	v_mov_b32_e32 v90, v108
	v_mov_b32_e32 v91, v109
	v_mov_b32_e32 v2, v108
	v_mov_b32_e32 v3, v109
	v_accvgpr_write_b32 a105, v31
	v_and_b32_e32 v135, 0xff00, v111
	v_mov_b32_e32 v107, v241
	v_mov_b32_e32 v72, v56
	v_mov_b32_e32 v71, v55
	v_accvgpr_read_b32 v36, a48
	v_accvgpr_write_b32 a104, v30
	;;#ASMSTART
	v_cvt_f32_f16 v174, v135
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[174:175], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v193, v107 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v57, v37
	v_accvgpr_write_b32 a107, v31
	;;#ASMSTART
	v_cvt_f32_f16 v176, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v59
	v_mov_b32_e32 v55, v35
	v_accvgpr_write_b32 a106, v30
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[178:179], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v193, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v163, v27
	v_accvgpr_read_b32 v182, a36
	v_accvgpr_write_b32 a123, v31
	;;#ASMSTART
	v_cvt_f32_f16 v180, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v237
	v_mov_b32_e32 v161, v25
	v_accvgpr_write_b32 a122, v30
	;;#ASMSTART
	v_cvt_f32_f16 v182, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v193, v161 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v135
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[184:185], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v31, v21
	v_accvgpr_read_b32 v252, a6
	v_mov_b32_e32 v186, v44
	v_accvgpr_write_b32 a5, v185
	v_and_b32_e32 v135, 0xff00, v223
	v_mov_b32_e32 v29, v19
	v_accvgpr_write_b32 a6, v186
	v_accvgpr_write_b32 a7, v187
	;;#ASMSTART
	v_cvt_f32_f16 v186, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v193, v29 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v137, v189
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v51
	v_mov_b32_e32 v138, v190
	v_mov_b32_e32 v139, v191
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v193, v13 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v245
	v_pk_fma_f32 v[156:157], v[182:183], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v30, v20
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v193, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v19, v119
	v_accvgpr_read_b32 v169, a33
	v_accvgpr_read_b32 v6, a82
	;;#ASMSTART
	v_cvt_f32_f16 v196, v135
	;;#ASMEND
	v_and_b32_e32 v135, 0xff00, v19
	v_accvgpr_read_b32 v167, a31
	v_accvgpr_read_b32 v7, a83
	v_accvgpr_read_b32 v45, a37
	v_pk_fma_f32 v[90:91], v[192:193], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v135
	;;#ASMEND
	v_lshrrev_b32_sdwa v135, v193, v167 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v135
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[200:201], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a78
	v_accvgpr_read_b32 v44, a36
	v_accvgpr_read_b32 v43, a35
	v_accvgpr_write_b32 a35, v227
	v_mov_b32_e32 v56, v36
	v_mov_b32_e32 v35, v39
	v_accvgpr_read_b32 v7, a79
	v_accvgpr_write_b32 a36, v228
	v_accvgpr_write_b32 a37, v229
	v_pk_fma_f32 v[66:67], v[194:195], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_and_b32_e32 v135, 0xff00, v35
	;;#ASMSTART
	v_cvt_f32_f16 v202, v135
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[202:203], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v229, a23
	v_accvgpr_read_b32 v6, a74
	v_accvgpr_read_b32 v227, a21
	v_accvgpr_read_b32 v7, a75
	v_lshrrev_b32_sdwa v135, v193, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v204, v135
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[204:205], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a66
	v_accvgpr_read_b32 v60, a10
	v_accvgpr_write_b32 a9, v251
	v_mov_b32_e32 v162, v26
	v_mov_b32_e32 v36, v40
	v_mov_b32_e32 v37, v41
	v_mov_b32_e32 v25, v71
	v_accvgpr_read_b32 v7, a67
	v_accvgpr_read_b32 v38, a64
	v_accvgpr_write_b32 a10, v252
	v_accvgpr_write_b32 a11, v253
	v_mov_b32_e32 v251, v129
	v_pk_fma_f32 v[252:253], v[190:191], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_and_b32_e32 v135, 0xff00, v25
	;;#ASMSTART
	v_cvt_f32_f16 v206, v135
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[206:207], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v5, a17
	v_accvgpr_read_b32 v39, a65
	v_mov_b32_e32 v250, v128
	v_mov_b32_e32 v249, v127
	v_accvgpr_write_b32 a47, v59
	v_pk_fma_f32 v[128:129], v[188:189], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v193, v5 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v208, v135
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[208:209], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v219, a57
	v_accvgpr_read_b32 v38, a62
	v_accvgpr_write_b32 a48, v60
	v_accvgpr_write_b32 a49, v61
	v_accvgpr_read_b32 v217, a55
	v_accvgpr_read_b32 v39, a63
	v_accvgpr_read_b32 v58, a60
	v_pk_fma_f32 v[148:149], v[186:187], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_and_b32_e32 v135, 0xff00, v217
	;;#ASMSTART
	v_cvt_f32_f16 v210, v135
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[210:211], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a51
	v_accvgpr_read_b32 v59, a61
	v_lshrrev_b32_sdwa v135, v193, v39 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v212, v135
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[212:213], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v173, a15
	v_accvgpr_read_b32 v58, a58
	v_accvgpr_read_b32 v171, a13
	v_accvgpr_read_b32 v59, a59
	v_mov_b32_e32 v108, v242
	v_mov_b32_e32 v109, v243
	v_and_b32_e32 v135, 0xff00, v171
	;;#ASMSTART
	v_cvt_f32_f16 v214, v135
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[214:215], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v243, a45
	v_accvgpr_read_b32 v59, a25
	v_accvgpr_read_b32 v64, a2
	v_accvgpr_read_b32 v241, a43
	v_accvgpr_read_b32 v58, a24
	v_pk_fma_f32 v[144:145], v[176:177], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[180:181], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[196:197], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[198:199], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v135, v193, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v216, v135
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[216:217], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v47
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v47, v193, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v47
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[134:135], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v17
	v_accvgpr_write_b32 a120, v16
	v_pk_fma_f32 v[16:17], v[142:143], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v17
	v_accvgpr_write_b32 a124, v16
	v_pk_fma_f32 v[16:17], v[150:151], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v17
	v_accvgpr_write_b32 a134, v16
	v_pk_fma_f32 v[16:17], v[158:159], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v17
	v_accvgpr_write_b32 a150, v16
	v_pk_fma_f32 v[16:17], v[0:1], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v17
	v_accvgpr_write_b32 a152, v16
	v_pk_fma_f32 v[16:17], v[4:5], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v17
	v_accvgpr_write_b32 a154, v16
	v_pk_fma_f32 v[16:17], v[8:9], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v17
	v_accvgpr_write_b32 a156, v16
	v_pk_fma_f32 v[16:17], v[12:13], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v17
	v_accvgpr_write_b32 a162, v16
	v_pk_fma_f32 v[16:17], v[174:175], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v17
	v_accvgpr_write_b32 a164, v16
	v_pk_fma_f32 v[16:17], v[176:177], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a191, v17
	v_accvgpr_write_b32 a190, v16
	v_pk_fma_f32 v[16:17], v[178:179], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a193, v17
	v_accvgpr_write_b32 a192, v16
	v_pk_fma_f32 v[16:17], v[180:181], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a199, v17
	v_accvgpr_write_b32 a198, v16
	v_pk_fma_f32 v[16:17], v[182:183], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a203, v17
	v_accvgpr_write_b32 a202, v16
	v_accvgpr_read_b32 v16, a242
	v_accvgpr_read_b32 v17, a243
	v_pk_fma_f32 v[102:103], v[190:191], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a220
	v_accvgpr_read_b32 v17, a221
	v_pk_fma_f32 v[98:99], v[192:193], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a218
	v_accvgpr_read_b32 v17, a219
	v_pk_fma_f32 v[94:95], v[194:195], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a216
	v_accvgpr_read_b32 v17, a217
	v_pk_fma_f32 v[82:83], v[196:197], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a214
	v_lshrrev_b32_e32 v122, 16, v43
	v_accvgpr_read_b32 v17, a215
	v_lshlrev_b16_e32 v123, 8, v122
	v_lshrrev_b32_e32 v122, 16, v137
	v_pk_fma_f32 v[86:87], v[198:199], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a210
	v_lshlrev_b16_e32 v135, 8, v122
	v_lshrrev_b32_e32 v122, 16, v1
	v_accvgpr_read_b32 v17, a211
	v_lshlrev_b16_e32 v143, 8, v122
	v_lshrrev_b32_e32 v122, 16, v115
	v_mov_b32_e32 v26, v72
	v_mov_b32_e32 v27, v73
	v_pk_fma_f32 v[70:71], v[200:201], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a208
	v_lshlrev_b16_e32 v151, 8, v122
	v_lshrrev_b32_e32 v122, 16, v233
	v_accvgpr_read_b32 v17, a209
	v_lshlrev_b16_e32 v159, 8, v122
	v_lshrrev_b32_e32 v122, 16, v107
	v_pk_fma_f32 v[78:79], v[202:203], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a200
	v_accvgpr_write_b32 a61, v3
	v_lshlrev_b16_e32 v0, 8, v122
	v_lshrrev_b32_e32 v122, 16, v55
	v_accvgpr_read_b32 v17, a201
	v_accvgpr_write_b32 a60, v2
	v_accvgpr_write_b32 a59, v1
	v_lshlrev_b16_e32 v1, 8, v122
	v_lshrrev_b32_e32 v122, 16, v161
	v_pk_fma_f32 v[132:133], v[204:205], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a196
	v_lshlrev_b16_e32 v12, 8, v122
	v_lshrrev_b32_e32 v122, 16, v29
	v_accvgpr_read_b32 v17, a197
	v_lshlrev_b16_e32 v18, 8, v122
	v_lshrrev_b32_e32 v122, 16, v13
	v_mov_b32_e32 v20, v120
	v_mov_b32_e32 v21, v121
	v_pk_fma_f32 v[120:121], v[206:207], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a92
	v_lshlrev_b16_e32 v175, 8, v122
	v_lshrrev_b32_e32 v122, 16, v9
	v_accvgpr_read_b32 v17, a93
	v_lshlrev_b16_e32 v174, 8, v122
	v_lshrrev_b32_e32 v122, 16, v167
	v_pk_fma_f32 v[22:23], v[124:125], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[208:209], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a88
	v_accvgpr_read_b32 v32, a40
	v_lshlrev_b16_e32 v8, 8, v122
	v_lshrrev_b32_e32 v122, 16, v227
	v_accvgpr_write_b32 a111, v23
	v_accvgpr_read_b32 v17, a89
	v_accvgpr_read_b32 v33, a41
	v_lshlrev_b16_e32 v166, 8, v122
	v_lshrrev_b32_e32 v122, 16, v5
	v_accvgpr_write_b32 a110, v22
	v_pk_fma_f32 v[22:23], v[210:211], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a70
	v_pk_fma_f32 v[254:255], v[214:215], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v32, a38
	v_accvgpr_read_b32 v73, a29
	v_lshlrev_b16_e32 v150, 8, v122
	v_lshrrev_b32_e32 v122, 16, v39
	v_accvgpr_read_b32 v17, a71
	v_accvgpr_read_b32 v33, a39
	v_accvgpr_read_b32 v72, a28
	v_lshlrev_b16_e32 v134, 8, v122
	v_lshrrev_b32_e32 v122, 16, v241
	v_pk_fma_f32 v[46:47], v[46:47], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[184:185], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[186:187], v[68:69], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[188:189], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[212:213], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[216:217], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v72
	v_and_b32_e32 v69, 0xff00, v72
	v_lshlrev_b16_e32 v122, 8, v122
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v122, v122
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[122:123], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v3
	v_lshlrev_b32_sdwa v124, v193, v171 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a66, v2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[124:125], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v3
	v_accvgpr_write_b32 a70, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v3
	v_lshlrev_b32_sdwa v142, v193, v217 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a74, v2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[142:143], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v3
	v_accvgpr_write_b32 a78, v2
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[150:151], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v3
	v_lshlrev_b32_sdwa v158, v193, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a82, v2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a41, v31
	v_accvgpr_write_b32 a87, v3
	v_accvgpr_read_b32 v168, a32
	v_accvgpr_write_b32 a40, v30
	v_accvgpr_write_b32 a39, v29
	v_mov_b32_e32 v29, v167
	v_accvgpr_write_b32 a86, v2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[166:167], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v30, v168
	v_mov_b32_e32 v31, v169
	v_accvgpr_write_b32 a89, v3
	v_lshlrev_b32_sdwa v168, v193, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a88, v2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[168:169], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v228, a22
	v_accvgpr_mov_b32 a23, a19
	v_accvgpr_write_b32 a93, v3
	v_accvgpr_read_b32 v6, a18
	v_accvgpr_read_b32 v7, a19
	v_accvgpr_read_b32 v172, a14
	v_accvgpr_write_b32 a33, v15
	v_accvgpr_write_b32 a27, v11
	v_accvgpr_mov_b32 a22, a18
	v_accvgpr_mov_b32 a21, a17
	v_accvgpr_write_b32 a17, v171
	v_accvgpr_write_b32 a92, v2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v8
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[170:171], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v194, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_write_b32 a32, v14
	v_accvgpr_write_b32 a31, v13
	v_accvgpr_write_b32 a26, v10
	v_accvgpr_write_b32 a25, v9
	v_accvgpr_write_b32 a18, v172
	v_accvgpr_write_b32 a19, v173
	v_accvgpr_write_b32 a97, v3
	v_lshlrev_b32_sdwa v172, v193, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v186, v12
	;;#ASMEND
	v_mov_b32_e32 v11, v111
	v_accvgpr_read_b32 v1, a107
	v_accvgpr_write_b32 a96, v2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[172:173], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v173, v193, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v173
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[184:185], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v167, v193, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v167
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_write_b32 a63, v115
	v_accvgpr_read_b32 v1, a105
	v_accvgpr_write_b32 a64, v116
	v_accvgpr_write_b32 a65, v117
	v_pk_fma_f32 v[84:85], v[186:187], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v159
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v117, a37
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_write_b32 a101, v3
	v_mov_b32_e32 v5, v51
	v_accvgpr_read_b32 v115, a35
	v_accvgpr_read_b32 v1, a103
	v_accvgpr_read_b32 v218, a56
	v_mov_b32_e32 v63, v217
	v_accvgpr_write_b32 a100, v2
	v_mov_b32_e32 v6, v52
	v_mov_b32_e32 v7, v53
	v_lshlrev_b32_sdwa v171, v193, v237 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v171
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[188:189], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v53, a49
	v_accvgpr_read_b32 v2, a122
	v_lshlrev_b32_sdwa v159, v193, v115 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v159
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_mov_b32_e32 v64, v218
	v_mov_b32_e32 v65, v219
	v_mov_b32_e32 v219, v245
	v_accvgpr_read_b32 v51, a47
	v_accvgpr_read_b32 v3, a123
	v_accvgpr_read_b32 v1, a99
	v_mov_b32_e32 v220, v246
	v_mov_b32_e32 v221, v247
	v_lshlrev_b32_sdwa v169, v193, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v169
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[192:193], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[194:195], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v151
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v1, v249
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[174:175], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v175
	;;#ASMEND
	v_lshlrev_b32_sdwa v175, v193, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v175
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[180:181], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v2, v250
	v_mov_b32_e32 v3, v251
	v_accvgpr_read_b32 v253, a11
	v_accvgpr_read_b32 v14, a84
	v_accvgpr_read_b32 v251, a9
	v_accvgpr_read_b32 v15, a85
	v_accvgpr_write_b32 a109, v47
	;;#ASMSTART
	v_cvt_f32_f16 v206, v143
	;;#ASMEND
	v_lshlrev_b32_sdwa v143, v193, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v208, v143
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[208:209], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a80
	v_accvgpr_write_b32 a108, v46
	v_mov_b32_e32 v47, v107
	v_accvgpr_read_b32 v15, a81
	v_mov_b32_e32 v48, v108
	v_mov_b32_e32 v49, v109
	;;#ASMSTART
	v_cvt_f32_f16 v182, v18
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[182:183], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v135
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[210:211], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v131, a7
	v_accvgpr_read_b32 v14, a76
	v_accvgpr_write_b32 a55, v137
	v_accvgpr_read_b32 v129, a5
	v_accvgpr_read_b32 v15, a77
	v_accvgpr_write_b32 a56, v138
	v_accvgpr_write_b32 a57, v139
	v_accvgpr_read_b32 v8, a94
	v_lshlrev_b32_sdwa v135, v193, v129 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v212, v135
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[212:213], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a72
	v_accvgpr_read_b32 v9, a95
	v_accvgpr_read_b32 v15, a73
	v_pk_fma_f32 v[76:77], v[190:191], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v12, v112
	v_mov_b32_e32 v13, v113
	v_lshlrev_b32_sdwa v151, v193, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v151
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[204:205], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a90
	;;#ASMSTART
	v_cvt_f32_f16 v214, v123
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[214:215], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v113, a3
	v_accvgpr_read_b32 v14, a68
	v_lshlrev_b32_sdwa v176, v193, v219 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v9, a91
	v_accvgpr_read_b32 v111, a1
	v_accvgpr_read_b32 v15, a69
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[176:177], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[178:179], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[206:207], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v123, v193, v111 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v216, v123
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[216:217], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v72
	v_accvgpr_read_b32 v40, a52
	v_accvgpr_read_b32 v41, a53
	v_accvgpr_write_b32 a53, v45
	v_lshlrev_b16_e32 v68, 8, v68
	v_accvgpr_write_b32 a52, v44
	v_accvgpr_write_b32 a51, v43
	v_lshlrev_b32_sdwa v44, v193, v72 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v44
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[122:123], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v112, a2
	v_accvgpr_write_b32 a0, v14
	v_accvgpr_write_b32 a1, v15
	v_pk_fma_f32 v[14:15], v[124:125], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v130, a6
	v_accvgpr_write_b32 a6, v14
	v_accvgpr_write_b32 a7, v15
	v_pk_fma_f32 v[14:15], v[134:135], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v252, a10
	v_accvgpr_write_b32 a8, v14
	v_accvgpr_write_b32 a9, v15
	v_pk_fma_f32 v[14:15], v[142:143], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v14
	v_accvgpr_write_b32 a11, v15
	v_pk_fma_f32 v[14:15], v[150:151], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v116, a36
	v_accvgpr_write_b32 a35, v15
	v_accvgpr_write_b32 a34, v14
	v_pk_fma_f32 v[14:15], v[158:159], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v15
	v_accvgpr_write_b32 a36, v14
	v_pk_fma_f32 v[14:15], v[166:167], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v52, a48
	v_accvgpr_write_b32 a47, v15
	v_accvgpr_write_b32 a46, v14
	v_pk_fma_f32 v[14:15], v[168:169], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v15
	v_accvgpr_write_b32 a48, v14
	v_pk_fma_f32 v[14:15], v[170:171], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v15
	v_accvgpr_write_b32 a68, v14
	v_pk_fma_f32 v[14:15], v[172:173], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v15
	v_accvgpr_write_b32 a72, v14
	v_pk_fma_f32 v[14:15], v[174:175], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v15
	v_accvgpr_write_b32 a76, v14
	v_pk_fma_f32 v[14:15], v[176:177], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v15
	v_accvgpr_write_b32 a80, v14
	v_pk_fma_f32 v[14:15], v[178:179], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v15
	v_accvgpr_write_b32 a84, v14
	v_pk_fma_f32 v[14:15], v[180:181], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v15
	v_accvgpr_write_b32 a90, v14
	v_pk_fma_f32 v[14:15], v[182:183], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v15
	v_accvgpr_write_b32 a94, v14
	v_accvgpr_read_b32 v14, a202
	v_accvgpr_read_b32 v15, a203
	v_pk_fma_f32 v[90:91], v[188:189], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a198
	v_accvgpr_read_b32 v15, a199
	v_pk_fma_f32 v[94:95], v[190:191], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a192
	v_accvgpr_read_b32 v15, a193
	v_pk_fma_f32 v[98:99], v[192:193], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a190
	v_accvgpr_read_b32 v15, a191
	v_pk_fma_f32 v[102:103], v[194:195], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a164
	v_accvgpr_read_b32 v15, a165
	v_pk_fma_f32 v[106:107], v[196:197], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a162
	v_accvgpr_read_b32 v15, a163
	v_pk_fma_f32 v[86:87], v[198:199], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a156
	v_accvgpr_read_b32 v15, a157
	v_pk_fma_f32 v[78:79], v[200:201], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a154
	v_accvgpr_read_b32 v15, a155
	v_pk_fma_f32 v[132:133], v[186:187], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[202:203], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a152
	v_accvgpr_read_b32 v15, a153
	v_pk_fma_f32 v[42:43], v[204:205], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a150
	v_accvgpr_read_b32 v15, a151
	v_pk_fma_f32 v[74:75], v[206:207], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a134
	v_accvgpr_read_b32 v15, a135
	v_pk_fma_f32 v[134:135], v[208:209], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a124
	v_accvgpr_read_b32 v15, a125
	v_pk_fma_f32 v[230:231], v[210:211], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a120
	v_accvgpr_read_b32 v15, a121
	v_pk_fma_f32 v[70:71], v[212:213], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a110
	v_accvgpr_write_b32 a13, v39
	v_accvgpr_read_b32 v15, a111
	v_accvgpr_write_b32 a15, v41
	v_pk_fma_f32 v[58:59], v[214:215], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a108
	v_accvgpr_write_b32 a14, v40
	v_accvgpr_read_b32 v15, a109
	v_lshlrev_b16_e32 v44, 8, v73
	v_accvgpr_read_b32 v249, a15
	v_pk_fma_f32 v[254:255], v[184:185], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[216:217], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v44
	;;#ASMEND
	v_lshrrev_b32_e32 v44, 24, v241
	v_accvgpr_read_b32 v247, a13
	v_accvgpr_read_b32 v242, a44
	v_accvgpr_write_b32 a45, v27
	v_lshlrev_b16_e32 v123, 8, v44
	v_lshrrev_b32_e32 v44, 24, v247
	v_accvgpr_read_b32 v15, a17
	v_accvgpr_write_b32 a44, v26
	v_accvgpr_write_b32 a43, v25
	v_lshlrev_b16_e32 v167, 8, v44
	v_and_b32_e32 v44, 0xff000000, v15
	v_accvgpr_read_b32 v25, a23
	v_mov_b32_e32 v41, v37
	v_lshrrev_b32_e32 v169, 16, v44
	v_and_b32_e32 v44, 0xff000000, v63
	v_accvgpr_read_b32 v23, a21
	v_mov_b32_e32 v40, v36
	v_mov_b32_e32 v39, v35
	v_mov_b32_e32 v35, v21
	v_lshrrev_b32_e32 v171, 16, v44
	v_lshrrev_b32_e32 v44, 24, v23
	v_mov_b32_e32 v34, v20
	v_mov_b32_e32 v33, v19
	v_lshlrev_b16_e32 v173, 8, v44
	v_lshrrev_b32_e32 v44, 24, v227
	v_accvgpr_read_b32 v19, a43
	v_lshlrev_b16_e32 v175, 8, v44
	v_and_b32_e32 v44, 0xff000000, v19
	v_lshrrev_b32_e32 v177, 16, v44
	v_and_b32_e32 v44, 0xff000000, v39
	v_mov_b64_e32 v[226:227], v[228:229]
	v_lshrrev_b32_e32 v179, 16, v44
	v_lshrrev_b32_e32 v44, 24, v29
	v_mov_b64_e32 v[228:229], v[30:31]
	v_accvgpr_read_b32 v31, a27
	v_accvgpr_read_b32 v29, a25
	v_lshlrev_b16_e32 v181, 8, v44
	v_lshrrev_b32_e32 v44, 24, v29
	v_lshlrev_b16_e32 v183, 8, v44
	v_and_b32_e32 v44, 0xff000000, v33
	v_accvgpr_read_b32 v39, a33
	v_lshrrev_b32_e32 v185, 16, v44
	v_and_b32_e32 v44, 0xff000000, v219
	v_accvgpr_read_b32 v37, a31
	v_lshrrev_b32_e32 v187, 16, v44
	v_lshrrev_b32_e32 v44, 24, v37
	v_accvgpr_read_b32 v27, a39
	v_lshlrev_b16_e32 v189, 8, v44
	v_lshrrev_b32_e32 v44, 24, v27
	v_lshlrev_b16_e32 v186, 8, v44
	v_and_b32_e32 v44, 0xff000000, v5
	v_lshrrev_b32_e32 v188, 16, v44
	v_and_b32_e32 v44, 0xff000000, v223
	v_lshrrev_b32_e32 v184, 16, v44
	v_lshrrev_b32_e32 v44, 24, v161
	v_lshlrev_b16_e32 v182, 8, v44
	v_lshrrev_b32_e32 v44, 24, v55
	v_lshlrev_b16_e32 v178, 8, v44
	v_and_b32_e32 v44, 0xff000000, v237
	v_lshrrev_b32_e32 v180, 16, v44
	v_and_b32_e32 v44, 0xff000000, v51
	v_lshrrev_b32_e32 v176, 16, v44
	v_lshrrev_b32_e32 v44, 24, v47
	v_lshlrev_b16_e32 v174, 8, v44
	v_lshrrev_b32_e32 v44, 24, v233
	v_accvgpr_read_b32 v248, a14
	v_lshlrev_b16_e32 v170, 8, v44
	v_and_b32_e32 v44, 0xff000000, v11
	v_accvgpr_write_b32 a12, v116
	v_lshrrev_b32_e32 v172, 16, v44
	v_and_b32_e32 v44, 0xff000000, v115
	v_accvgpr_write_b32 a13, v117
	v_accvgpr_read_b32 v117, a65
	v_accvgpr_read_b32 v115, a63
	v_mov_b64_e32 v[218:219], v[6:7]
	v_lshrrev_b32_e32 v168, 16, v44
	v_lshrrev_b32_e32 v44, 24, v115
	v_accvgpr_read_b32 v5, a59
	v_lshlrev_b16_e32 v166, 8, v44
	v_lshrrev_b32_e32 v44, 24, v5
	v_lshlrev_b16_e32 v158, 8, v44
	v_and_b32_e32 v44, 0xff000000, v1
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_write_b32 a4, v2
	v_lshrrev_b32_e32 v190, 16, v44
	v_and_b32_e32 v44, 0xff000000, v251
	v_accvgpr_read_b32 v1, a55
	v_lshrrev_b32_e32 v150, 16, v44
	v_lshrrev_b32_e32 v44, 24, v1
	v_accvgpr_read_b32 v0, a100
	v_and_b32_e32 v69, 0xff00, v73
	v_accvgpr_read_b32 v1, a101
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v186, v186
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[186:187], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v187
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[192:193], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v185
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_mov_b64_e32 v[222:223], v[162:163]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v190
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v190, v189
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[190:191], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v181
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	v_accvgpr_read_b32 v1, a93
	v_lshlrev_b16_e32 v142, 8, v44
	v_and_b32_e32 v44, 0xff000000, v129
	;;#ASMSTART
	v_cvt_f32_f16 v188, v188
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[188:189], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v179
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a88
	v_accvgpr_read_b32 v1, a89
	;;#ASMSTART
	v_cvt_f32_f16 v184, v184
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[184:185], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v175
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v1, a87
	;;#ASMSTART
	v_cvt_f32_f16 v182, v182
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[182:183], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v177
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_mov_b64_e32 v[50:51], v[52:53]
	v_mov_b64_e32 v[52:53], v[12:13]
	v_accvgpr_read_b32 v11, a51
	v_accvgpr_read_b32 v1, a83
	v_lshrrev_b32_e32 v124, 16, v44
	v_lshrrev_b32_e32 v44, 24, v11
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[176:177], v[68:69], v[244:245] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[180:181], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v173
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[206:207], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a78
	v_lshlrev_b16_e32 v122, 8, v44
	v_accvgpr_read_b32 v1, a79
	;;#ASMSTART
	v_cvt_f32_f16 v122, v122
	;;#ASMEND
	v_pk_fma_f32 v[236:237], v[122:123], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[178:179], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v171
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[208:209], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a74
	v_accvgpr_read_b32 v1, a75
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[166:167], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[174:175], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v167
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[210:211], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a70
	v_accvgpr_read_b32 v1, a71
	v_and_b32_e32 v44, 0xff000000, v111
	;;#ASMSTART
	v_cvt_f32_f16 v212, v169
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[212:213], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_lshrrev_b32_e32 v44, 16, v44
	v_accvgpr_read_b32 v1, a67
	v_mov_b64_e32 v[246:247], v[64:65]
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[44:45], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[124:125], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v142
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[138:139], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v150
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[154:155], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[162:163], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[168:169], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[170:171], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[172:173], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v183
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[194:195], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v214, v123
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[214:215], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v73
	v_lshlrev_b32_sdwa v45, v193, v73 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v45
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[44:45], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a18
	v_accvgpr_read_b32 v17, a19
	v_accvgpr_write_b32 a19, v1
	v_accvgpr_write_b32 a18, v0
	v_pk_fma_f32 v[0:1], v[122:123], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a22
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_write_b32 a22, v0
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v4, a48
	v_accvgpr_read_b32 v1, a95
	v_accvgpr_read_b32 v5, a49
	v_pk_fma_f32 v[22:23], v[168:169], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_pk_fma_f32 v[18:19], v[200:201], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a46
	v_accvgpr_read_b32 v1, a91
	v_accvgpr_read_b32 v5, a47
	v_pk_fma_f32 v[26:27], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a84
	v_pk_fma_f32 v[36:37], v[202:203], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a36
	v_accvgpr_read_b32 v1, a85
	v_accvgpr_read_b32 v5, a37
	v_pk_fma_f32 v[110:111], v[170:171], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[182:183], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_pk_fma_f32 v[132:133], v[204:205], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a34
	v_accvgpr_write_b32 a2, v112
	v_accvgpr_read_b32 v1, a81
	v_accvgpr_read_b32 v5, a35
	v_accvgpr_write_b32 a3, v113
	v_pk_fma_f32 v[216:217], v[154:155], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_pk_fma_f32 v[112:113], v[206:207], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a10
	v_accvgpr_read_b32 v1, a77
	v_accvgpr_read_b32 v5, a11
	v_pk_fma_f32 v[32:33], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a72
	v_pk_fma_f32 v[8:9], v[208:209], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a8
	v_pk_fma_f32 v[70:71], v[162:163], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a73
	v_accvgpr_read_b32 v5, a9
	v_accvgpr_read_b32 v43, a1
	v_pk_fma_f32 v[250:251], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_pk_fma_f32 v[10:11], v[210:211], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a6
	v_accvgpr_read_b32 v42, a0
	v_accvgpr_read_b32 v1, a69
	v_accvgpr_read_b32 v5, a7
	v_pk_fma_f32 v[114:115], v[214:215], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a112
	v_accvgpr_write_b32 a16, v56
	v_pk_fma_f32 v[46:47], v[138:139], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[146:147], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[166:167], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[172:173], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[174:175], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[176:177], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[178:179], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[180:181], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[184:185], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[212:213], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v42
	v_and_b32_e32 v69, 0xff00, v42
	v_lshlrev_b16_e32 v118, 8, v242
	v_accvgpr_write_b32 a17, v57
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[118:119], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v119, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v122, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v248
	;;#ASMSTART
	v_cvt_f32_f16 v124, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v246
	v_accvgpr_read_b32 v20, a44
	;;#ASMSTART
	v_cvt_f32_f16 v138, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v146, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v154, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v162, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v166, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v228
	v_accvgpr_read_b32 v30, a26
	;;#ASMSTART
	v_cvt_f32_f16 v168, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v170, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v30
	v_accvgpr_read_b32 v38, a32
	;;#ASMSTART
	v_cvt_f32_f16 v172, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v220
	;;#ASMSTART
	v_cvt_f32_f16 v174, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v38
	v_accvgpr_read_b32 v28, a40
	;;#ASMSTART
	v_cvt_f32_f16 v176, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v218
	v_accvgpr_write_b32 a0, v56
	;;#ASMSTART
	v_cvt_f32_f16 v178, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v28
	v_accvgpr_write_b32 a1, v57
	;;#ASMSTART
	v_cvt_f32_f16 v180, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v224
	v_mov_b64_e32 v[56:57], v[222:223]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v56
	v_accvgpr_read_b32 v233, a17
	;;#ASMSTART
	v_cvt_f32_f16 v184, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v238
	v_accvgpr_read_b32 v232, a16
	;;#ASMSTART
	v_cvt_f32_f16 v186, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v232
	;;#ASMSTART
	v_cvt_f32_f16 v188, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v190, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v48
	v_pk_fma_f32 v[222:223], v[184:185], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v52
	v_accvgpr_read_b32 v127, a13
	v_accvgpr_read_b32 v21, a45
	v_accvgpr_write_b32 a8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v194, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v234
	v_accvgpr_read_b32 v126, a12
	v_accvgpr_read_b32 v116, a64
	v_accvgpr_write_b32 a9, v21
	v_mov_b64_e32 v[20:21], v[38:39]
	v_pk_fma_f32 v[38:39], v[178:179], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v126
	v_accvgpr_read_b32 v129, a5
	v_accvgpr_read_b32 v6, a60
	v_accvgpr_read_b32 v7, a61
	;;#ASMSTART
	v_cvt_f32_f16 v198, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v116
	v_accvgpr_read_b32 v128, a4
	;;#ASMSTART
	v_cvt_f32_f16 v200, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v128
	v_mov_b64_e32 v[72:73], v[6:7]
	v_accvgpr_read_b32 v2, a56
	v_accvgpr_read_b32 v3, a57
	;;#ASMSTART
	v_cvt_f32_f16 v202, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v72
	v_mov_b64_e32 v[254:255], v[248:249]
	v_accvgpr_write_b32 a14, v246
	;;#ASMSTART
	v_cvt_f32_f16 v204, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v252
	v_mov_b64_e32 v[248:249], v[2:3]
	v_accvgpr_read_b32 v12, a52
	v_accvgpr_read_b32 v13, a53
	v_accvgpr_write_b32 a15, v247
	v_pk_fma_f32 v[246:247], v[186:187], v[68:69], v[244:245] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v119
	;;#ASMEND
	v_lshlrev_b16_e32 v119, 8, v248
	v_mov_b64_e32 v[244:245], v[130:131]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v119
	;;#ASMEND
	v_lshlrev_b32_e32 v119, 8, v244
	;;#ASMSTART
	v_cvt_f32_f16 v210, v119
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[210:211], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[240:241], v[12:13]
	v_lshlrev_b16_e32 v119, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v212, v119
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[212:213], v[68:69], v[236:237] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a3
	v_accvgpr_read_b32 v236, a2
	v_pk_fma_f32 v[64:65], v[122:123], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[124:125], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[138:139], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[146:147], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[154:155], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[162:163], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[166:167], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[168:169], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[170:171], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[172:173], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[174:175], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[176:177], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[180:181], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[182:183], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[188:189], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[190:191], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[192:193], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[194:195], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[196:197], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[198:199], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[200:201], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[202:203], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[204:205], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[206:207], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[208:209], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v119, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v214, v119
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[214:215], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v42
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v42, v193, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v42
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[118:119], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v3
	v_accvgpr_write_b32 a24, v2
	v_pk_fma_f32 v[2:3], v[122:123], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v3
	v_accvgpr_write_b32 a26, v2
	v_pk_fma_f32 v[2:3], v[124:125], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v3
	v_accvgpr_write_b32 a28, v2
	v_pk_fma_f32 v[2:3], v[138:139], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v3
	v_accvgpr_write_b32 a30, v2
	v_pk_fma_f32 v[2:3], v[146:147], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v3
	v_accvgpr_write_b32 a32, v2
	v_pk_fma_f32 v[2:3], v[154:155], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v3
	v_accvgpr_write_b32 a34, v2
	v_accvgpr_read_b32 v2, a22
	v_accvgpr_read_b32 v3, a23
	v_pk_fma_f32 v[132:133], v[168:169], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[202:203], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[210:211], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a20
	v_accvgpr_write_b32 a6, v24
	v_accvgpr_read_b32 v3, a21
	v_accvgpr_read_b32 v43, a113
	v_accvgpr_write_b32 a7, v25
	v_pk_fma_f32 v[24:25], v[208:209], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[212:213], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a18
	v_accvgpr_read_b32 v29, a41
	v_accvgpr_write_b32 a10, v16
	v_accvgpr_read_b32 v3, a19
	v_lshlrev_b16_e32 v42, 8, v43
	v_accvgpr_write_b32 a11, v17
	v_mov_b64_e32 v[16:17], v[30:31]
	v_mov_b64_e32 v[30:31], v[28:29]
	v_pk_fma_f32 v[154:155], v[162:163], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[166:167], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[170:171], v[68:69], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[172:173], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[174:175], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[178:179], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[180:181], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[182:183], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[184:185], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[186:187], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[188:189], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[190:191], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[192:193], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[194:195], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[196:197], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[198:199], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[200:201], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[204:205], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[206:207], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[214:215], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v43
	;;#ASMSTART
	v_cvt_f32_f16 v68, v42
	;;#ASMEND
	v_and_b32_e32 v42, 0xff00, v236
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[42:43], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	v_lshrrev_b32_sdwa v118, v193, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a3, v3
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[118:119], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v3
	v_and_b32_e32 v119, 0xff00, v244
	v_accvgpr_write_b32 a4, v2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v119
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[124:125], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v119, v193, v248 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a13, v3
	;;#ASMSTART
	v_cvt_f32_f16 v134, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v252
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[2:3], v[134:135], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v72 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[130:131], v[142:143], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v128
	v_pk_fma_f32 v[66:67], v[150:151], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v116 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v72, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v126
	v_pk_fma_f32 v[162:163], v[158:159], v[68:69], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v52
	v_mov_b64_e32 v[250:251], v[48:49]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v250 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v50
	v_mov_b64_e32 v[10:11], v[232:233]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v10 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v238
	;;#ASMSTART
	v_cvt_f32_f16 v178, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v56 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v224
	v_mov_b64_e32 v[230:231], v[30:31]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v230 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v218
	v_mov_b64_e32 v[36:37], v[20:21]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v220
	v_mov_b64_e32 v[30:31], v[16:17]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v30 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[20:21], v[34:35]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v20
	v_mov_b64_e32 v[32:33], v[228:229]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v32 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[16:17], v[40:41]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v16
	v_mov_b64_e32 v[214:215], v[226:227]
	v_accvgpr_read_b32 v27, a9
	;;#ASMSTART
	v_cvt_f32_f16 v198, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v214 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v26, a8
	v_accvgpr_read_b32 v23, a7
	;;#ASMSTART
	v_cvt_f32_f16 v200, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v26
	v_accvgpr_read_b32 v22, a6
	v_accvgpr_read_b32 v167, a15
	;;#ASMSTART
	v_cvt_f32_f16 v202, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v22 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v166, a14
	v_pk_fma_f32 v[48:49], v[178:179], v[68:69], v[246:247] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v166
	v_mov_b64_e32 v[246:247], v[254:255]
	v_accvgpr_write_b32 a17, v3
	v_mov_b64_e32 v[54:55], v[6:7]
	v_mov_b64_e32 v[18:19], v[126:127]
	v_pk_fma_f32 v[126:127], v[182:183], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v119
	;;#ASMEND
	v_lshrrev_b32_sdwa v119, v193, v246 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v6, a10
	v_accvgpr_read_b32 v15, a1
	v_accvgpr_write_b32 a16, v2
	;;#ASMSTART
	v_cvt_f32_f16 v208, v119
	;;#ASMEND
	v_and_b32_e32 v119, 0xff00, v6
	v_mov_b64_e32 v[2:3], v[242:243]
	v_accvgpr_read_b32 v14, a0
	v_mov_b64_e32 v[12:13], v[116:117]
	v_pk_fma_f32 v[160:161], v[72:73], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[164:165], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[168:169], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[170:171], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[172:173], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[174:175], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[176:177], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[180:181], v[68:69], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[184:185], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[186:187], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[188:189], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[190:191], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[192:193], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[194:195], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[196:197], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[198:199], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[200:201], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[202:203], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[204:205], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[206:207], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[208:209], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v119
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[210:211], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v119, v193, v2 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v212, v119
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[212:213], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v43
	v_lshlrev_b32_sdwa v43, v193, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v43
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[42:43], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a11
	v_accvgpr_write_b32 a10, v14
	v_accvgpr_write_b32 a11, v15
	v_pk_fma_f32 v[14:15], v[118:119], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v14
	v_accvgpr_write_b32 a15, v15
	v_pk_fma_f32 v[14:15], v[124:125], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[72:73], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[164:165], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v114, 16, v240
	v_accvgpr_write_b32 a19, v15
	v_lshlrev_b16_e32 v115, 8, v114
	v_lshrrev_b32_e32 v114, 16, v248
	v_accvgpr_write_b32 a18, v14
	v_pk_fma_f32 v[14:15], v[134:135], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v119, 8, v114
	v_lshrrev_b32_e32 v114, 16, v54
	v_accvgpr_write_b32 a21, v15
	v_lshlrev_b16_e32 v135, 8, v114
	v_lshrrev_b32_e32 v114, 16, v12
	v_accvgpr_write_b32 a20, v14
	v_pk_fma_f32 v[14:15], v[142:143], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v114
	v_lshrrev_b32_e32 v114, 16, v234
	v_pk_fma_f32 v[46:47], v[150:151], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v151, 8, v114
	v_lshrrev_b32_e32 v114, 16, v250
	v_pk_fma_f32 v[44:45], v[158:159], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v159, 8, v114
	v_lshrrev_b32_e32 v114, 16, v10
	v_pk_fma_f32 v[38:39], v[194:195], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v122, 8, v114
	v_lshrrev_b32_e32 v114, 16, v56
	v_lshlrev_b16_e32 v123, 8, v114
	v_lshrrev_b32_e32 v114, 16, v230
	v_pk_fma_f32 v[110:111], v[168:169], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v169, 8, v114
	v_lshrrev_b32_e32 v114, 16, v36
	v_pk_fma_f32 v[106:107], v[170:171], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[186:187], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a34
	v_accvgpr_read_b32 v4, a28
	v_lshlrev_b16_e32 v171, 8, v114
	v_lshrrev_b32_e32 v114, 16, v30
	v_accvgpr_write_b32 a23, v15
	v_accvgpr_read_b32 v1, a35
	v_accvgpr_read_b32 v5, a29
	v_lshlrev_b16_e32 v170, 8, v114
	v_lshrrev_b32_e32 v114, 16, v32
	v_accvgpr_write_b32 a22, v14
	v_pk_fma_f32 v[216:217], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a32
	v_pk_fma_f32 v[226:227], v[208:209], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a26
	v_mov_b64_e32 v[14:15], v[56:57]
	v_mov_b64_e32 v[56:57], v[30:31]
	v_lshlrev_b16_e32 v30, 8, v114
	v_lshrrev_b32_e32 v114, 16, v214
	v_accvgpr_read_b32 v1, a33
	v_accvgpr_read_b32 v5, a27
	v_lshlrev_b16_e32 v158, 8, v114
	v_lshrrev_b32_e32 v114, 16, v22
	v_pk_fma_f32 v[72:73], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_pk_fma_f32 v[232:233], v[210:211], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a24
	v_lshlrev_b16_e32 v142, 8, v114
	v_lshrrev_b32_e32 v114, 16, v246
	v_accvgpr_read_b32 v1, a31
	v_accvgpr_read_b32 v5, a25
	v_accvgpr_read_b32 v40, a212
	v_lshlrev_b16_e32 v124, 8, v114
	v_lshrrev_b32_e32 v114, 16, v2
	v_pk_fma_f32 v[102:103], v[172:173], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[174:175], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[176:177], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[178:179], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[180:181], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[182:183], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[184:185], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[188:189], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[190:191], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[192:193], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[196:197], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[198:199], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[200:201], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[206:207], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[212:213], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v40
	v_and_b32_e32 v69, 0xff00, v40
	v_lshlrev_b16_e32 v114, 8, v114
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_mov_b64_e32 v[4:5], v[2:3]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v114
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[114:115], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v2
	v_accvgpr_write_b32 a1, v3
	v_lshlrev_b32_sdwa v134, v193, v166 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[2:3], v[166:167]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v30
	;;#ASMEND
	v_accvgpr_read_b32 v31, a17
	v_accvgpr_read_b32 v30, a16
	;;#ASMSTART
	v_cvt_f32_f16 v206, v119
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[206:207], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a13
	v_lshlrev_b32_sdwa v118, v193, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v30, a12
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[118:119], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[134:135], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v135
	;;#ASMEND
	v_lshlrev_b32_sdwa v135, v193, v252 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v135
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[204:205], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v119, v193, v244 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v208, v119
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[208:209], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a5
	v_accvgpr_read_b32 v30, a4
	;;#ASMSTART
	v_cvt_f32_f16 v182, v123
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v186, v122
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v210, v115
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[210:211], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a3
	v_lshlrev_b32_sdwa v150, v193, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v164, v193, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v168, v193, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v172, v193, v220 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v30, a2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[124:125], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[142:143], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[150:151], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[158:159], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[164:165], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[166:167], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[168:169], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[170:171], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[172:173], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v171
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[174:175], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v171, v193, v218 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v171
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[176:177], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v169
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[178:179], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v169, v193, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v169
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[180:181], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[182:183], v[68:69], v[222:223] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v167, v193, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v167
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[184:185], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[186:187], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v165, v193, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v165
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[188:189], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v159
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[190:191], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v159, v193, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v159
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[192:193], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v151
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[194:195], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v151, v193, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v151
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[196:197], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v143
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[198:199], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v143, v193, v128 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v143
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[200:201], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[202:203], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v115, v193, v236 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v212, v115
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[212:213], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v40
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v40, v193, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[114:115], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v30
	v_accvgpr_write_b32 a3, v31
	v_pk_fma_f32 v[30:31], v[118:119], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[166:167], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[176:177], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a23
	v_accvgpr_read_b32 v42, a22
	v_pk_fma_f32 v[58:59], v[204:205], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a21
	v_accvgpr_write_b32 a4, v30
	v_accvgpr_read_b32 v42, a20
	v_accvgpr_write_b32 a5, v31
	v_pk_fma_f32 v[30:31], v[124:125], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[206:207], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a19
	v_accvgpr_write_b32 a6, v30
	v_accvgpr_read_b32 v42, a18
	v_accvgpr_write_b32 a7, v31
	v_pk_fma_f32 v[30:31], v[202:203], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[208:209], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a15
	v_accvgpr_read_b32 v42, a14
	v_accvgpr_read_b32 v41, a213
	v_pk_fma_f32 v[0:1], v[134:135], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[142:143], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[200:201], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[210:211], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v43, a11
	v_accvgpr_write_b32 a9, v1
	v_accvgpr_read_b32 v42, a10
	v_lshlrev_b16_e32 v40, 8, v41
	v_mov_b64_e32 v[242:243], v[250:251]
	v_accvgpr_write_b32 a8, v0
	v_pk_fma_f32 v[216:217], v[150:151], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[158:159], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[164:165], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[168:169], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[170:171], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[172:173], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[174:175], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[178:179], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[180:181], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[182:183], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[184:185], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[186:187], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[188:189], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[190:191], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[192:193], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[194:195], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[196:197], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[198:199], v[68:69], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[212:213], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v40
	;;#ASMEND
	v_lshrrev_b32_e32 v40, 24, v4
	v_lshlrev_b16_e32 v115, 8, v40
	v_lshrrev_b32_e32 v40, 24, v246
	v_lshlrev_b16_e32 v165, 8, v40
	v_and_b32_e32 v40, 0xff000000, v6
	v_lshrrev_b32_e32 v167, 16, v40
	v_and_b32_e32 v40, 0xff000000, v2
	v_lshrrev_b32_e32 v169, 16, v40
	v_lshrrev_b32_e32 v40, 24, v22
	v_lshlrev_b16_e32 v171, 8, v40
	v_lshrrev_b32_e32 v40, 24, v214
	v_lshlrev_b16_e32 v173, 8, v40
	v_and_b32_e32 v40, 0xff000000, v26
	v_lshrrev_b32_e32 v175, 16, v40
	v_and_b32_e32 v40, 0xff000000, v16
	v_lshrrev_b32_e32 v177, 16, v40
	v_lshrrev_b32_e32 v40, 24, v32
	v_lshlrev_b16_e32 v179, 8, v40
	v_lshrrev_b32_e32 v40, 24, v56
	v_lshlrev_b16_e32 v181, 8, v40
	v_and_b32_e32 v40, 0xff000000, v20
	v_lshrrev_b32_e32 v183, 16, v40
	v_and_b32_e32 v40, 0xff000000, v220
	v_lshrrev_b32_e32 v185, 16, v40
	v_lshrrev_b32_e32 v40, 24, v36
	v_lshlrev_b16_e32 v186, 8, v40
	v_lshrrev_b32_e32 v40, 24, v230
	v_lshlrev_b16_e32 v182, 8, v40
	v_and_b32_e32 v40, 0xff000000, v218
	v_lshrrev_b32_e32 v184, 16, v40
	v_and_b32_e32 v40, 0xff000000, v224
	v_lshrrev_b32_e32 v180, 16, v40
	v_lshrrev_b32_e32 v40, 24, v14
	v_lshlrev_b16_e32 v178, 8, v40
	v_lshrrev_b32_e32 v40, 24, v10
	v_lshlrev_b16_e32 v174, 8, v40
	v_and_b32_e32 v40, 0xff000000, v238
	v_lshrrev_b32_e32 v176, 16, v40
	v_and_b32_e32 v40, 0xff000000, v50
	v_lshrrev_b32_e32 v172, 16, v40
	v_lshrrev_b32_e32 v40, 24, v242
	v_lshlrev_b16_e32 v170, 8, v40
	v_lshrrev_b32_e32 v40, 24, v234
	v_lshlrev_b16_e32 v166, 8, v40
	v_and_b32_e32 v40, 0xff000000, v52
	v_lshrrev_b32_e32 v168, 16, v40
	v_and_b32_e32 v40, 0xff000000, v18
	v_lshrrev_b32_e32 v164, 16, v40
	v_lshrrev_b32_e32 v40, 24, v12
	v_lshlrev_b16_e32 v187, 8, v40
	v_lshrrev_b32_e32 v40, 24, v54
	v_lshlrev_b16_e32 v150, 8, v40
	v_and_b32_e32 v40, 0xff000000, v128
	v_lshrrev_b32_e32 v158, 16, v40
	v_and_b32_e32 v40, 0xff000000, v252
	v_lshrrev_b32_e32 v142, 16, v40
	v_lshrrev_b32_e32 v40, 24, v248
	v_lshlrev_b16_e32 v124, 8, v40
	v_and_b32_e32 v40, 0xff000000, v244
	v_and_b32_e32 v69, 0xff00, v41
	v_lshrrev_b32_e32 v134, 16, v40
	v_lshrrev_b32_e32 v40, 24, v240
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_lshlrev_b16_e32 v114, 8, v40
	v_and_b32_e32 v40, 0xff000000, v236
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[222:223], v[178:179], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v165
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[206:207], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v167
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[208:209], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v65, a1
	v_lshrrev_b32_e32 v40, 16, v40
	v_accvgpr_read_b32 v64, a0
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[40:41], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v114
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[114:115], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v134
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[122:123], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[124:125], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v142
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[138:139], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v150
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[154:155], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v187
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[162:163], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[164:165], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[166:167], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[168:169], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[170:171], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[172:173], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[174:175], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v176
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[176:177], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[180:181], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v182
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[182:183], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v184
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[184:185], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v186
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[186:187], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v185
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[188:189], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v181
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[190:191], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v183
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[192:193], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v179
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[194:195], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v177
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[196:197], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v173
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[198:199], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v175
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[200:201], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v171
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[202:203], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v169
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[204:205], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v115
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[210:211], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v41
	v_lshlrev_b32_sdwa v41, v193, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[40:41], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v40
	v_accvgpr_write_b32 a1, v41
	v_pk_fma_f32 v[40:41], v[114:115], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a10, v40
	v_accvgpr_write_b32 a11, v41
	v_pk_fma_f32 v[40:41], v[154:155], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[192:193], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a7
	v_accvgpr_read_b32 v38, a6
	v_pk_fma_f32 v[254:255], v[186:187], v[68:69], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[194:195], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[206:207], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a5
	v_accvgpr_read_b32 v38, a4
	v_pk_fma_f32 v[228:229], v[208:209], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a3
	v_pk_fma_f32 v[42:43], v[146:147], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[162:163], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v38, a2
	v_pk_fma_f32 v[212:213], v[202:203], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a9
	v_pk_fma_f32 v[226:227], v[210:211], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a114
	v_pk_fma_f32 v[44:45], v[122:123], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[124:125], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[138:139], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[164:165], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[166:167], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[168:169], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[170:171], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[172:173], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[174:175], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[176:177], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[178:179], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[180:181], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[182:183], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[184:185], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[188:189], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[190:191], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[198:199], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[200:201], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v38
	v_and_b32_e32 v69, 0xff00, v38
	v_lshlrev_b16_e32 v110, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[110:111], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v111, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v114, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v122, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v124, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v138, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v27
	;;#ASMSTART
	v_cvt_f32_f16 v146, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v154, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v162, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v164, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v21
	;;#ASMSTART
	v_cvt_f32_f16 v166, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v168, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v170, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v172, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v174, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v176, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v178, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v15
	v_mov_b32_e32 v189, v239
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v182, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v184, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v186, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v188, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v53
	;;#ASMSTART
	v_cvt_f32_f16 v190, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v192, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v194, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v196, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v129
	;;#ASMSTART
	v_cvt_f32_f16 v198, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v200, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v253
	;;#ASMSTART
	v_cvt_f32_f16 v202, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v204, v111
	;;#ASMEND
	v_lshlrev_b32_e32 v111, 8, v245
	;;#ASMSTART
	v_cvt_f32_f16 v206, v111
	;;#ASMEND
	v_lshlrev_b16_e32 v111, 8, v241
	v_pk_fma_f32 v[62:63], v[114:115], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[122:123], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[124:125], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[138:139], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[146:147], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[154:155], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[162:163], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[164:165], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[166:167], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[168:169], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[170:171], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[172:173], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[174:175], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[176:177], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[178:179], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[180:181], v[68:69], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[182:183], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[184:185], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[186:187], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[188:189], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[190:191], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[192:193], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[194:195], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[196:197], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[198:199], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[200:201], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[202:203], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[204:205], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[206:207], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v208, v111
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[208:209], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v111, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v210, v111
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[210:211], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v38
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v38, v193, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v38
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[110:111], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[138:139], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[166:167], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[196:197], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a11
	v_accvgpr_write_b32 a2, v110
	v_accvgpr_read_b32 v30, a10
	v_accvgpr_write_b32 a3, v111
	v_pk_fma_f32 v[110:111], v[114:115], v[68:69], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[122:123], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[168:169], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[200:201], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[208:209], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a1
	v_accvgpr_read_b32 v39, a115
	v_accvgpr_write_b32 a4, v110
	v_accvgpr_read_b32 v30, a0
	v_accvgpr_write_b32 a5, v111
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[146:147], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[154:155], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[162:163], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[164:165], v[68:69], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[170:171], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[172:173], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[174:175], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[176:177], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[178:179], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[180:181], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[182:183], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[184:185], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[188:189], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[190:191], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[192:193], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[194:195], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[198:199], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[202:203], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[204:205], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[206:207], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[210:211], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v39
	v_lshrrev_b32_sdwa v110, v193, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b16_e32 v38, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v68, v38
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[110:111], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_and_b32_e32 v111, 0xff00, v245
	;;#ASMSTART
	v_cvt_f32_f16 v118, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v249 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v124, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v253
	v_pk_fma_f32 v[30:31], v[118:119], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[124:125], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[138:139], v[134:135], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v129
	v_pk_fma_f32 v[146:147], v[142:143], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v13 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[154:155], v[150:151], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v19
	;;#ASMSTART
	v_cvt_f32_f16 v162, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v164, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v53
	;;#ASMSTART
	v_cvt_f32_f16 v166, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v243 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[160:161], v[158:159], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v51
	v_mov_b32_e32 v159, v11
	;;#ASMSTART
	v_cvt_f32_f16 v170, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v159 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[156:157], v[162:163], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v189
	v_mov_b32_e32 v163, v15
	;;#ASMSTART
	v_cvt_f32_f16 v174, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v163 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[152:153], v[164:165], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v225
	v_mov_b32_e32 v165, v231
	;;#ASMSTART
	v_cvt_f32_f16 v178, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v165 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[180:181], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v181, v219
	v_pk_fma_f32 v[148:149], v[166:167], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_and_b32_e32 v111, 0xff00, v181
	v_mov_b32_e32 v167, v37
	v_pk_fma_f32 v[222:223], v[176:177], v[68:69], v[222:223] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v167 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v177, v221
	v_pk_fma_f32 v[132:133], v[174:175], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v177
	v_mov_b32_e32 v175, v57
	v_pk_fma_f32 v[136:137], v[172:173], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v175 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v173, v21
	v_pk_fma_f32 v[140:141], v[170:171], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v173
	v_mov_b32_e32 v171, v33
	v_pk_fma_f32 v[144:145], v[168:169], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v171 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v169, v17
	;;#ASMSTART
	v_cvt_f32_f16 v192, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v169
	;;#ASMSTART
	v_cvt_f32_f16 v194, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v215 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v27
	;;#ASMSTART
	v_cvt_f32_f16 v198, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v23 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v3
	;;#ASMSTART
	v_cvt_f32_f16 v202, v111
	;;#ASMEND
	v_lshrrev_b32_sdwa v111, v193, v247 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_and_b32_e32 v38, 0xff00, v237
	;;#ASMSTART
	v_cvt_f32_f16 v204, v111
	;;#ASMEND
	v_and_b32_e32 v111, 0xff00, v7
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[38:39], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[178:179], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[182:183], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[184:185], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[186:187], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[188:189], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[190:191], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[192:193], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[194:195], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[196:197], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[198:199], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[200:201], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[202:203], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[204:205], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v111
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[206:207], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v111, v193, v5 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v208, v111
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[208:209], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v39
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v39, v193, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v39
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[164:165], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[166:167], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v106, 16, v241
	v_lshlrev_b16_e32 v107, 8, v106
	v_lshrrev_b32_e32 v106, 16, v249
	v_pk_fma_f32 v[38:39], v[38:39], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[110:111], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v111, 8, v106
	v_lshrrev_b32_e32 v106, 16, v55
	v_pk_fma_f32 v[42:43], v[118:119], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v119, 8, v106
	v_lshrrev_b32_e32 v106, 16, v13
	v_pk_fma_f32 v[44:45], v[124:125], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[134:135], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v135, 8, v106
	v_lshrrev_b32_e32 v106, 16, v235
	v_pk_fma_f32 v[48:49], v[142:143], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v106
	v_lshrrev_b32_e32 v106, 16, v243
	v_pk_fma_f32 v[230:231], v[150:151], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v151, 8, v106
	v_lshrrev_b32_e32 v106, 16, v159
	v_pk_fma_f32 v[16:17], v[158:159], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[186:187], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v187, v159
	v_lshlrev_b16_e32 v159, 8, v106
	v_lshrrev_b32_e32 v106, 16, v163
	v_pk_fma_f32 v[32:33], v[162:163], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[184:185], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v185, v163
	v_lshlrev_b16_e32 v163, 8, v106
	v_lshrrev_b32_e32 v106, 16, v165
	v_pk_fma_f32 v[74:75], v[182:183], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v183, v165
	v_lshlrev_b16_e32 v165, 8, v106
	v_lshrrev_b32_e32 v106, 16, v167
	v_accvgpr_read_b32 v29, a5
	v_lshlrev_b16_e32 v167, 8, v106
	v_lshrrev_b32_e32 v106, 16, v175
	v_accvgpr_read_b32 v28, a4
	v_lshlrev_b16_e32 v166, 8, v106
	v_lshrrev_b32_e32 v106, 16, v171
	v_pk_fma_f32 v[56:57], v[206:207], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a3
	v_lshlrev_b16_e32 v162, 8, v106
	v_lshrrev_b32_e32 v106, 16, v215
	v_accvgpr_read_b32 v28, a2
	v_lshlrev_b16_e32 v150, 8, v106
	v_lshrrev_b32_e32 v106, 16, v23
	v_pk_fma_f32 v[34:35], v[208:209], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v28, a116
	v_lshlrev_b16_e32 v134, 8, v106
	v_lshrrev_b32_e32 v106, 16, v247
	v_pk_fma_f32 v[102:103], v[168:169], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[170:171], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[172:173], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[174:175], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[176:177], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[178:179], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[180:181], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[188:189], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[190:191], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[192:193], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[194:195], v[68:69], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[196:197], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[198:199], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[200:201], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[204:205], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v28
	v_lshlrev_b16_e32 v118, 8, v106
	v_lshrrev_b32_e32 v106, 16, v5
	v_and_b32_e32 v69, 0xff00, v28
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_mov_b32_e32 v179, v37
	v_lshlrev_b16_e32 v106, 8, v106
	v_lshlrev_b32_sdwa v110, v193, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v124, v193, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v142, v193, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v158, v193, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v164, v193, v173 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_sdwa v168, v193, v177 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[106:107], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[110:111], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[118:119], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[124:125], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[134:135], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[142:143], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[150:151], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[158:159], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[162:163], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[164:165], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[166:167], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[168:169], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v167
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[170:171], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v167, v193, v181 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v167
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[172:173], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v165
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[174:175], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v165, v193, v225 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v165
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[176:177], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v163
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[178:179], v[68:69], v[222:223] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v163, v193, v189 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v163
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[180:181], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v159
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[182:183], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v159, v193, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v159
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[184:185], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v151
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[186:187], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v151, v193, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v151
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[188:189], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v143
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[190:191], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v143, v193, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v143
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[192:193], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[194:195], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v135, v193, v129 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v135
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[196:197], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v119
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[198:199], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v119, v193, v253 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v119
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[200:201], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v111
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[202:203], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v111, v193, v245 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v111
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[204:205], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v107
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[206:207], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v107, v193, v237 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v208, v107
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[208:209], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v28
	v_lshlrev_b16_e32 v68, 8, v68
	v_accvgpr_read_b32 v29, a117
	v_lshlrev_b32_sdwa v36, v193, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v36
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[106:107], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[110:111], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[220:221], v[118:119], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[134:135], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[142:143], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[150:151], v[68:69], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[158:159], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[162:163], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[164:165], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[166:167], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[168:169], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[170:171], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[172:173], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[174:175], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[176:177], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[178:179], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[180:181], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[182:183], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[184:185], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[186:187], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[188:189], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[190:191], v[68:69], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[192:193], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[194:195], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[196:197], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[198:199], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[200:201], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[202:203], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[204:205], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[206:207], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[208:209], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v36, 24, v5
	v_lshrrev_b32_e32 v106, 24, v247
	v_and_b32_e32 v107, 0xff000000, v7
	v_lshrrev_b32_e32 v110, 24, v23
	v_and_b32_e32 v111, 0xff000000, v3
	v_lshrrev_b32_e32 v118, 24, v215
	v_and_b32_e32 v119, 0xff000000, v27
	v_lshrrev_b32_e32 v124, 24, v171
	v_and_b32_e32 v134, 0xff000000, v169
	v_lshrrev_b32_e32 v135, 24, v175
	v_and_b32_e32 v142, 0xff000000, v173
	v_lshrrev_b32_e32 v143, 24, v179
	v_and_b32_e32 v150, 0xff000000, v177
	v_lshrrev_b32_e32 v151, 24, v183
	v_and_b32_e32 v158, 0xff000000, v181
	v_lshrrev_b32_e32 v159, 24, v185
	v_and_b32_e32 v162, 0xff000000, v225
	v_lshrrev_b32_e32 v163, 24, v187
	v_and_b32_e32 v164, 0xff000000, v189
	v_lshrrev_b32_e32 v165, 24, v243
	v_and_b32_e32 v166, 0xff000000, v51
	v_lshrrev_b32_e32 v167, 24, v235
	v_and_b32_e32 v168, 0xff000000, v53
	v_lshrrev_b32_e32 v169, 24, v13
	v_and_b32_e32 v170, 0xff000000, v19
	v_lshrrev_b32_e32 v171, 24, v55
	v_and_b32_e32 v172, 0xff000000, v129
	v_and_b32_e32 v173, 0xff000000, v253
	v_lshrrev_b32_e32 v174, 24, v249
	v_and_b32_e32 v175, 0xff000000, v245
	v_lshrrev_b32_e32 v176, 24, v241
	v_and_b32_e32 v177, 0xff000000, v237
	v_lshlrev_b16_e32 v68, 8, v29
	v_and_b32_e32 v69, 0xff00, v29
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_lshlrev_b16_e32 v179, 8, v36
	v_lshrrev_b32_e32 v107, 16, v107
	v_lshlrev_b16_e32 v181, 8, v106
	v_lshlrev_b16_e32 v183, 8, v110
	v_lshrrev_b32_e32 v185, 16, v111
	v_lshrrev_b32_e32 v187, 16, v119
	v_lshlrev_b16_e32 v189, 8, v118
	v_lshlrev_b16_e32 v190, 8, v124
	v_lshrrev_b32_e32 v191, 16, v134
	v_lshrrev_b32_e32 v188, 16, v142
	v_lshlrev_b16_e32 v186, 8, v135
	v_lshlrev_b16_e32 v182, 8, v143
	v_lshrrev_b32_e32 v184, 16, v150
	v_lshrrev_b32_e32 v180, 16, v158
	v_lshlrev_b16_e32 v178, 8, v151
	v_lshlrev_b16_e32 v192, 8, v159
	v_lshrrev_b32_e32 v2, 16, v162
	v_lshrrev_b32_e32 v194, 16, v164
	v_lshlrev_b16_e32 v163, 8, v163
	v_lshlrev_b16_e32 v165, 8, v165
	v_lshrrev_b32_e32 v195, 16, v166
	v_lshrrev_b32_e32 v164, 16, v168
	v_lshlrev_b16_e32 v162, 8, v167
	v_lshlrev_b16_e32 v158, 8, v169
	v_lshrrev_b32_e32 v166, 16, v170
	v_lshrrev_b32_e32 v150, 16, v172
	v_lshlrev_b16_e32 v142, 8, v171
	v_lshrrev_b32_e32 v124, 16, v173
	v_lshlrev_b16_e32 v134, 8, v174
	v_lshrrev_b32_e32 v118, 16, v175
	v_lshlrev_b16_e32 v106, 8, v176
	v_lshrrev_b32_e32 v36, 16, v177
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v36, v36
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[36:37], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[106:107], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v118
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[114:115], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v134
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[122:123], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[124:125], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v142
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[138:139], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v150
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v158
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[154:155], v[68:69], v[160:161] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v166
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[160:161], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[162:163], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[164:165], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v165
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[166:167], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v195
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[168:169], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v163
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[170:171], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v194
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[172:173], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v192
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[174:175], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v2
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[176:177], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[178:179], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v180
	;;#ASMEND
	v_pk_fma_f32 v[214:215], v[180:181], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v182
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[182:183], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v184
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[184:185], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v186
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[186:187], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v188
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[188:189], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v190
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[190:191], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v191
	;;#ASMEND
	v_pk_fma_f32 v[216:217], v[192:193], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v189
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[194:195], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v187
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[196:197], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v183
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[198:199], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v185
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[200:201], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v202, v181
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[202:203], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v107
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[204:205], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v179
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[206:207], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v29
	v_lshlrev_b32_sdwa v37, v193, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v37
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[36:37], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v4
	v_accvgpr_write_b32 a1, v5
	v_pk_fma_f32 v[4:5], v[106:107], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v4
	v_accvgpr_write_b32 a3, v5
	v_pk_fma_f32 v[4:5], v[114:115], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v4
	v_accvgpr_write_b32 a5, v5
	v_pk_fma_f32 v[4:5], v[122:123], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v5
	v_accvgpr_write_b32 a6, v4
	v_pk_fma_f32 v[4:5], v[138:139], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v5
	v_accvgpr_write_b32 a8, v4
	v_pk_fma_f32 v[4:5], v[146:147], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v5
	v_accvgpr_write_b32 a10, v4
	v_pk_fma_f32 v[4:5], v[154:155], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v5
	v_accvgpr_write_b32 a12, v4
	v_pk_fma_f32 v[4:5], v[160:161], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v5
	v_accvgpr_write_b32 a14, v4
	v_pk_fma_f32 v[4:5], v[162:163], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v5
	v_accvgpr_write_b32 a16, v4
	v_pk_fma_f32 v[4:5], v[164:165], v[68:69], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v5
	v_accvgpr_write_b32 a18, v4
	v_pk_fma_f32 v[4:5], v[166:167], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a21, v5
	v_accvgpr_write_b32 a20, v4
	v_pk_fma_f32 v[4:5], v[168:169], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v5
	v_accvgpr_write_b32 a22, v4
	v_pk_fma_f32 v[4:5], v[170:171], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v5
	v_accvgpr_write_b32 a26, v4
	v_pk_fma_f32 v[4:5], v[172:173], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v5
	v_accvgpr_write_b32 a28, v4
	v_pk_fma_f32 v[4:5], v[174:175], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v5
	v_accvgpr_write_b32 a30, v4
	v_pk_fma_f32 v[4:5], v[176:177], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v5
	v_accvgpr_write_b32 a32, v4
	v_pk_fma_f32 v[4:5], v[178:179], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[78:81], off, off offset:1076
	v_accvgpr_write_b32 a35, v5
	v_accvgpr_write_b32 a34, v4
	v_pk_fma_f32 v[4:5], v[180:181], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v5
	v_accvgpr_write_b32 a36, v4
	v_pk_fma_f32 v[4:5], v[182:183], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v5
	v_accvgpr_write_b32 a38, v4
	v_pk_fma_f32 v[4:5], v[184:185], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v5
	v_pk_fma_f32 v[28:29], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a248
	v_accvgpr_read_b32 v126, a136
	v_pk_fma_f32 v[46:47], v[124:125], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a54, v4
	v_pk_fma_f32 v[4:5], v[186:187], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[188:189], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[190:191], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[192:193], v[68:69], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[194:195], v[68:69], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[196:197], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[198:199], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[202:203], v[68:69], v[220:221] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[204:205], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[206:207], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a249
	v_lshlrev_b16_e32 v68, 8, v0
	v_and_b32_e32 v69, 0xff00, v0
	v_lshlrev_b16_e32 v102, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a41, v1
	v_accvgpr_read_b32 v94, a144
	v_accvgpr_write_b32 a40, v0
	v_lshlrev_b32_e32 v103, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v106, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[106:107], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v1
	v_accvgpr_read_b32 v90, a186
	v_accvgpr_write_b32 a42, v0
	v_lshlrev_b16_e32 v103, 8, v90
	;;#ASMSTART
	v_cvt_f32_f16 v114, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[114:115], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v1
	v_accvgpr_read_b32 v86, a204
	v_accvgpr_write_b32 a44, v0
	v_lshlrev_b32_e32 v103, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v122, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[122:123], v[68:69], v[208:209] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v1
	v_accvgpr_read_b32 v82, a126
	v_accvgpr_write_b32 a46, v0
	v_lshlrev_b16_e32 v103, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v124, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	v_accvgpr_read_b32 v74, a130
	v_accvgpr_read_b32 v70, a140
	v_accvgpr_read_b32 v56, a158
	v_accvgpr_read_b32 v52, a166
	v_accvgpr_read_b32 v8, a174
	v_accvgpr_read_b32 v48, a178
	v_accvgpr_read_b32 v233, a185
	v_accvgpr_read_b32 v230, a182
	v_accvgpr_read_b32 v241, a229
	v_accvgpr_read_b32 v238, a226
	scratch_load_dwordx4 v[242:245], off, off offset:1596
	v_accvgpr_read_b32 v16, a230
	v_accvgpr_read_b32 v249, a237
	scratch_load_dwordx4 v[62:65], off, off offset:1316
	v_accvgpr_read_b32 v246, a234
	v_accvgpr_write_b32 a59, v5
	scratch_load_dwordx4 v[220:223], off, off offset:1004
	v_accvgpr_write_b32 a58, v4
	scratch_load_dwordx4 v[4:7], off, off offset:980
	v_accvgpr_read_b32 v12, a252
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v103, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v138, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[138:139], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v1
	v_accvgpr_write_b32 a50, v0
	v_lshlrev_b16_e32 v103, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v146, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[146:147], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a53, v1
	v_accvgpr_write_b32 a52, v0
	v_lshlrev_b32_e32 v103, 8, v70
	;;#ASMSTART
	v_cvt_f32_f16 v154, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a57, v1
	v_accvgpr_write_b32 a56, v0
	v_lshlrev_b16_e32 v103, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v160, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v1
	v_accvgpr_write_b32 a60, v0
	v_lshlrev_b32_e32 v103, 8, v52
	;;#ASMSTART
	v_cvt_f32_f16 v162, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v1
	v_accvgpr_read_b32 v98, a170
	v_accvgpr_write_b32 a64, v0
	v_lshlrev_b16_e32 v103, 8, v98
	;;#ASMSTART
	v_cvt_f32_f16 v164, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v1
	v_accvgpr_write_b32 a68, v0
	v_lshlrev_b32_e32 v103, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v166, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v1
	v_accvgpr_write_b32 a82, v0
	v_lshlrev_b16_e32 v103, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v168, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_write_b32 a96, v0
	v_lshlrev_b32_e32 v103, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v170, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_read_b32 v20, a222
	v_accvgpr_write_b32 a104, v0
	v_lshlrev_b16_e32 v103, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v172, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v1
	scratch_load_dwordx4 v[208:211], off, off offset:1340
	v_accvgpr_write_b32 a24, v0
	v_lshlrev_b32_e32 v103, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v174, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_lshlrev_b16_e32 v103, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v176, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[176:177], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	scratch_load_dwordx4 v[216:219], off, off offset:1060
	v_accvgpr_write_b32 a110, v0
	v_lshlrev_b32_e32 v103, 8, v246
	;;#ASMSTART
	v_cvt_f32_f16 v178, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[178:179], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[24:27], off, off offset:1028
	v_accvgpr_write_b32 a115, v1
	scratch_load_dwordx4 v[224:227], off, off offset:964
	v_accvgpr_write_b32 a114, v0
	v_lshlrev_b16_e32 v103, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v180, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[180:181], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[30:33], off, off offset:948
	v_accvgpr_write_b32 a117, v1
	scratch_load_dwordx4 v[234:237], off, off offset:932
	v_accvgpr_write_b32 a116, v0
	scratch_load_dwordx4 v[0:3], off, off offset:916
	scratch_load_dwordx4 v[250:253], off, off offset:900
	v_accvgpr_read_b32 v212, a238
	v_accvgpr_read_b32 v34, a248
	v_accvgpr_read_b32 v127, a137
	v_accvgpr_read_b32 v128, a138
	v_accvgpr_read_b32 v129, a139
	v_accvgpr_read_b32 v57, a159
	v_accvgpr_read_b32 v58, a160
	v_accvgpr_read_b32 v59, a161
	v_accvgpr_read_b32 v71, a141
	v_accvgpr_read_b32 v72, a142
	v_accvgpr_read_b32 v73, a143
	v_accvgpr_read_b32 v95, a145
	v_accvgpr_read_b32 v96, a146
	v_accvgpr_read_b32 v97, a147
	v_accvgpr_read_b32 v35, a249
	v_accvgpr_read_b32 v75, a131
	v_accvgpr_read_b32 v76, a132
	v_accvgpr_read_b32 v77, a133
	v_accvgpr_read_b32 v17, a231
	v_accvgpr_read_b32 v14, a254
	v_accvgpr_read_b32 v15, a255
	v_accvgpr_read_b32 v14, a178
	v_accvgpr_read_b32 v231, a183
	v_accvgpr_read_b32 v10, a176
	v_accvgpr_read_b32 v11, a177
	v_accvgpr_read_b32 v13, a253
	v_accvgpr_read_b32 v214, a240
	v_accvgpr_read_b32 v215, a241
	v_accvgpr_read_b32 v10, a170
	v_accvgpr_read_b32 v100, a172
	v_accvgpr_read_b32 v101, a173
	v_accvgpr_read_b32 v9, a175
	v_accvgpr_read_b32 v54, a168
	v_accvgpr_read_b32 v55, a169
	v_accvgpr_read_b32 v213, a239
	v_accvgpr_read_b32 v232, a184
	v_accvgpr_read_b32 v22, a224
	v_accvgpr_read_b32 v23, a225
	v_accvgpr_read_b32 v21, a223
	v_accvgpr_read_b32 v53, a167
	v_accvgpr_read_b32 v88, a206
	v_accvgpr_read_b32 v89, a207
	v_accvgpr_read_b32 v83, a127
	v_accvgpr_read_b32 v84, a128
	v_accvgpr_read_b32 v85, a129
	v_accvgpr_read_b32 v92, a188
	v_accvgpr_read_b32 v93, a189
	v_accvgpr_read_b32 v87, a205
	v_accvgpr_read_b32 v99, a171
	v_accvgpr_read_b32 v91, a187
	v_accvgpr_read_b32 v18, a232
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v103, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v182, v103
	;;#ASMEND
	v_lshlrev_b16_e32 v103, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_lshlrev_b32_e32 v103, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v186, v103
	;;#ASMEND
	v_lshlrev_b16_e32 v103, 8, v62
	;;#ASMSTART
	v_cvt_f32_f16 v188, v103
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[182:183], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[184:185], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[186:187], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v103, 8, v216
	;;#ASMSTART
	v_cvt_f32_f16 v190, v103
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[188:189], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[190:191], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v19, a233
	s_waitcnt vmcnt(5)
	v_lshlrev_b16_e32 v103, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v192, v103
	;;#ASMEND
	v_lshlrev_b32_e32 v103, 8, v220
	;;#ASMSTART
	v_cvt_f32_f16 v194, v103
	;;#ASMEND
	v_lshlrev_b16_e32 v103, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v196, v103
	;;#ASMEND
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v103, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v198, v103
	;;#ASMEND
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v103, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v200, v103
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v103, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v202, v103
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v103, 8, v0
	v_pk_fma_f32 v[158:159], v[192:193], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[194:195], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[196:197], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[198:199], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[200:201], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[202:203], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v103
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[204:205], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v103, 8, v250
	;;#ASMSTART
	v_cvt_f32_f16 v206, v103
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[206:207], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v34
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v34, v193, v34 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v34
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[122:123], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v29
	v_accvgpr_write_b32 a86, v28
	v_pk_fma_f32 v[28:29], v[124:125], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v29
	v_accvgpr_write_b32 a90, v28
	v_pk_fma_f32 v[28:29], v[138:139], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v29
	v_accvgpr_write_b32 a92, v28
	v_pk_fma_f32 v[28:29], v[146:147], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v29
	v_accvgpr_write_b32 a100, v28
	v_pk_fma_f32 v[28:29], v[154:155], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v29
	v_accvgpr_write_b32 a106, v28
	v_pk_fma_f32 v[28:29], v[160:161], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v29
	v_accvgpr_write_b32 a136, v28
	v_pk_fma_f32 v[28:29], v[162:163], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v29
	v_accvgpr_write_b32 a138, v28
	v_accvgpr_read_b32 v28, a58
	v_accvgpr_read_b32 v29, a59
	v_pk_fma_f32 v[28:29], v[164:165], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v29
	v_accvgpr_write_b32 a150, v28
	v_accvgpr_read_b32 v28, a54
	v_accvgpr_read_b32 v29, a55
	v_pk_fma_f32 v[28:29], v[166:167], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v29
	v_accvgpr_write_b32 a152, v28
	v_accvgpr_read_b32 v28, a38
	v_accvgpr_read_b32 v29, a39
	v_pk_fma_f32 v[28:29], v[168:169], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v29
	v_accvgpr_write_b32 a154, v28
	v_accvgpr_read_b32 v28, a36
	v_accvgpr_read_b32 v29, a37
	v_pk_fma_f32 v[28:29], v[170:171], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v29
	v_accvgpr_write_b32 a156, v28
	v_accvgpr_read_b32 v28, a34
	v_accvgpr_read_b32 v29, a35
	v_pk_fma_f32 v[28:29], v[172:173], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v29
	v_accvgpr_write_b32 a158, v28
	v_accvgpr_read_b32 v28, a32
	v_accvgpr_read_b32 v29, a33
	v_pk_fma_f32 v[28:29], v[174:175], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v29
	v_accvgpr_write_b32 a160, v28
	v_accvgpr_read_b32 v28, a30
	v_accvgpr_read_b32 v29, a31
	v_pk_fma_f32 v[28:29], v[176:177], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v29
	v_accvgpr_write_b32 a162, v28
	v_accvgpr_read_b32 v28, a28
	v_accvgpr_read_b32 v29, a29
	v_pk_fma_f32 v[28:29], v[178:179], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v29
	v_accvgpr_write_b32 a164, v28
	v_accvgpr_read_b32 v29, a27
	v_accvgpr_read_b32 v28, a26
	v_pk_fma_f32 v[28:29], v[180:181], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v29
	v_accvgpr_write_b32 a142, v28
	v_accvgpr_read_b32 v29, a23
	v_accvgpr_read_b32 v28, a22
	v_pk_fma_f32 v[28:29], v[182:183], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v29
	v_accvgpr_write_b32 a146, v28
	v_accvgpr_read_b32 v29, a21
	v_accvgpr_read_b32 v28, a20
	v_pk_fma_f32 v[28:29], v[184:185], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v29
	v_accvgpr_write_b32 a144, v28
	v_accvgpr_read_b32 v29, a19
	v_accvgpr_read_b32 v28, a18
	v_pk_fma_f32 v[154:155], v[186:187], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a17
	v_accvgpr_read_b32 v28, a16
	v_pk_fma_f32 v[42:43], v[102:103], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[188:189], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a15
	v_accvgpr_write_b32 a73, v43
	v_accvgpr_read_b32 v28, a14
	v_accvgpr_write_b32 a72, v42
	v_pk_fma_f32 v[42:43], v[106:107], v[68:69], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[190:191], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a13
	v_accvgpr_write_b32 a75, v43
	v_accvgpr_read_b32 v28, a12
	v_accvgpr_write_b32 a74, v42
	v_pk_fma_f32 v[42:43], v[114:115], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[192:193], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a11
	v_accvgpr_write_b32 a79, v43
	v_accvgpr_read_b32 v28, a10
	v_accvgpr_write_b32 a78, v42
	v_pk_fma_f32 v[42:43], v[194:195], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a9
	v_accvgpr_read_b32 v28, a8
	v_pk_fma_f32 v[108:109], v[196:197], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a7
	v_accvgpr_read_b32 v28, a6
	v_pk_fma_f32 v[140:141], v[200:201], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a5
	v_accvgpr_read_b32 v28, a4
	v_pk_fma_f32 v[106:107], v[202:203], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a3
	v_accvgpr_read_b32 v28, a2
	v_pk_fma_f32 v[254:255], v[204:205], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a1
	v_accvgpr_read_b32 v28, a0
	v_pk_fma_f32 v[104:105], v[198:199], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[206:207], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v35
	v_lshrrev_b32_sdwa v102, v193, v0 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[46:47], v[2:3]
	v_lshlrev_b16_e32 v34, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v68, v34
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_mov_b64_e32 v[44:45], v[0:1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v1
	v_accvgpr_write_b32 a58, v0
	v_and_b32_e32 v103, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v110, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v1
	v_accvgpr_write_b32 a62, v0
	v_lshrrev_b32_sdwa v103, v193, v30 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v118, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v1
	v_accvgpr_write_b32 a66, v0
	v_and_b32_e32 v103, 0xff00, v224
	;;#ASMSTART
	v_cvt_f32_f16 v124, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v1
	v_accvgpr_write_b32 a70, v0
	v_lshrrev_b32_sdwa v103, v193, v4 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v134, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v1
	v_accvgpr_write_b32 a76, v0
	v_and_b32_e32 v103, 0xff00, v220
	;;#ASMSTART
	v_cvt_f32_f16 v142, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	v_lshrrev_b32_sdwa v103, v193, v24 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v150, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v1
	v_accvgpr_write_b32 a84, v0
	v_and_b32_e32 v103, 0xff00, v216
	;;#ASMSTART
	v_cvt_f32_f16 v158, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_write_b32 a88, v0
	v_lshrrev_b32_sdwa v103, v193, v62 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v160, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a94, v0
	v_and_b32_e32 v103, 0xff00, v212
	;;#ASMSTART
	v_cvt_f32_f16 v162, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_write_b32 a98, v0
	v_lshrrev_b32_sdwa v103, v193, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v164, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v1
	v_accvgpr_write_b32 a102, v0
	v_and_b32_e32 v103, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v166, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v1
	v_accvgpr_write_b32 a36, v224
	v_accvgpr_write_b32 a112, v0
	v_accvgpr_read_b32 v0, a116
	v_accvgpr_write_b32 a37, v225
	v_accvgpr_write_b32 a38, v226
	v_accvgpr_write_b32 a39, v227
	v_accvgpr_read_b32 v226, a252
	v_accvgpr_read_b32 v1, a117
	v_lshrrev_b32_sdwa v103, v193, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v1
	v_accvgpr_write_b32 a124, v0
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v1, a115
	v_and_b32_e32 v103, 0xff00, v246
	;;#ASMSTART
	v_cvt_f32_f16 v170, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v1
	v_mov_b64_e32 v[130:131], v[220:221]
	v_accvgpr_write_b32 a130, v0
	v_accvgpr_read_b32 v0, a110
	v_mov_b64_e32 v[132:133], v[222:223]
	v_accvgpr_read_b32 v222, a230
	v_accvgpr_read_b32 v1, a111
	v_lshrrev_b32_sdwa v103, v193, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a120, v0
	v_accvgpr_read_b32 v0, a108
	v_accvgpr_read_b32 v1, a109
	v_and_b32_e32 v103, 0xff00, v238
	;;#ASMSTART
	v_cvt_f32_f16 v174, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v1
	v_accvgpr_write_b32 a4, v216
	v_accvgpr_write_b32 a114, v0
	v_accvgpr_read_b32 v0, a24
	v_accvgpr_write_b32 a5, v217
	v_accvgpr_write_b32 a6, v218
	v_accvgpr_write_b32 a7, v219
	v_accvgpr_read_b32 v218, a222
	v_accvgpr_read_b32 v1, a25
	v_lshrrev_b32_sdwa v103, v193, v218 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v103
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[176:177], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v1, a105
	v_and_b32_e32 v103, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v178, v103
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[178:179], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_lshrrev_b32_sdwa v103, v193, v14 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v103
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[180:181], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_accvgpr_read_b32 v1, a83
	v_and_b32_e32 v103, 0xff00, v8
	;;#ASMSTART
	v_cvt_f32_f16 v182, v103
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[182:183], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_and_b32_e32 v34, 0xff00, v250
	v_accvgpr_read_b32 v1, a69
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[34:35], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v103, v193, v10 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[184:185], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v217, a169
	v_accvgpr_read_b32 v0, a64
	v_accvgpr_write_b32 a55, v39
	v_accvgpr_read_b32 v214, a166
	v_accvgpr_read_b32 v1, a65
	v_accvgpr_write_b32 a54, v38
	v_mov_b64_e32 v[40:41], v[6:7]
	v_and_b32_e32 v103, 0xff00, v214
	;;#ASMSTART
	v_cvt_f32_f16 v186, v103
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a60
	v_mov_b64_e32 v[38:39], v[4:5]
	v_accvgpr_write_b32 a12, v208
	v_mov_b64_e32 v[6:7], v[56:57]
	v_accvgpr_read_b32 v1, a61
	v_accvgpr_write_b32 a13, v209
	v_accvgpr_write_b32 a14, v210
	v_accvgpr_write_b32 a15, v211
	v_lshrrev_b32_sdwa v103, v193, v6 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v103
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[212:213], v[72:73]
	v_accvgpr_read_b32 v0, a56
	v_mov_b64_e32 v[210:211], v[70:71]
	v_accvgpr_read_b32 v1, a57
	v_and_b32_e32 v103, 0xff00, v210
	;;#ASMSTART
	v_cvt_f32_f16 v190, v103
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a52
	v_mov_b64_e32 v[2:3], v[74:75]
	v_accvgpr_read_b32 v1, a53
	v_mov_b64_e32 v[138:139], v[26:27]
	v_lshrrev_b32_sdwa v103, v193, v2 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v103
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a50
	v_accvgpr_write_b32 a32, v234
	v_mov_b64_e32 v[136:137], v[24:25]
	v_mov_b64_e32 v[24:25], v[78:79]
	v_accvgpr_read_b32 v1, a51
	v_accvgpr_write_b32 a33, v235
	v_accvgpr_write_b32 a34, v236
	v_accvgpr_write_b32 a35, v237
	v_and_b32_e32 v103, 0xff00, v24
	;;#ASMSTART
	v_cvt_f32_f16 v194, v103
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a129
	v_accvgpr_read_b32 v0, a48
	v_accvgpr_write_b32 a28, v250
	v_accvgpr_read_b32 v234, a126
	v_accvgpr_read_b32 v1, a49
	v_accvgpr_write_b32 a29, v251
	v_accvgpr_write_b32 a30, v252
	v_accvgpr_write_b32 a31, v253
	v_lshrrev_b32_sdwa v103, v193, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v196, v103
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v253, a207
	v_accvgpr_read_b32 v0, a46
	v_mov_b64_e32 v[112:113], v[242:243]
	v_accvgpr_read_b32 v250, a204
	v_accvgpr_read_b32 v1, a47
	v_mov_b64_e32 v[114:115], v[244:245]
	v_and_b32_e32 v103, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v198, v103
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v245, a189
	v_accvgpr_read_b32 v0, a44
	v_accvgpr_read_b32 v242, a186
	v_accvgpr_read_b32 v1, a45
	v_lshrrev_b32_sdwa v103, v193, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v200, v103
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[208:209], v[96:97]
	v_accvgpr_read_b32 v0, a42
	v_mov_b64_e32 v[122:123], v[64:65]
	v_mov_b64_e32 v[206:207], v[94:95]
	v_accvgpr_read_b32 v1, a43
	v_mov_b64_e32 v[120:121], v[62:63]
	v_and_b32_e32 v103, 0xff00, v206
	;;#ASMSTART
	v_cvt_f32_f16 v202, v103
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a40
	v_mov_b64_e32 v[70:71], v[126:127]
	v_accvgpr_read_b32 v1, a41
	v_lshrrev_b32_sdwa v103, v193, v70 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v204, v103
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v35
	v_lshlrev_b32_sdwa v35, v193, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v35
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[34:35], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_write_b32 a104, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_pk_fma_f32 v[0:1], v[110:111], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v1
	v_accvgpr_write_b32 a110, v0
	v_pk_fma_f32 v[0:1], v[118:119], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v1
	v_accvgpr_write_b32 a116, v0
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v1
	v_accvgpr_write_b32 a118, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v1
	v_accvgpr_write_b32 a122, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v236, a128
	v_accvgpr_read_b32 v235, a127
	v_accvgpr_write_b32 a127, v1
	v_accvgpr_write_b32 a126, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v1
	v_accvgpr_write_b32 a128, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v1
	v_accvgpr_write_b32 a132, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v1
	v_accvgpr_write_b32 a134, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v1
	v_accvgpr_write_b32 a140, v0
	v_accvgpr_read_b32 v0, a144
	v_accvgpr_read_b32 v1, a145
	v_pk_fma_f32 v[0:1], v[164:165], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v1
	v_accvgpr_write_b32 a144, v0
	v_accvgpr_read_b32 v0, a146
	v_accvgpr_read_b32 v1, a147
	v_pk_fma_f32 v[0:1], v[166:167], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v1
	v_accvgpr_write_b32 a146, v0
	v_accvgpr_read_b32 v0, a142
	v_accvgpr_read_b32 v1, a143
	v_pk_fma_f32 v[0:1], v[168:169], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v1
	v_accvgpr_write_b32 a142, v0
	v_accvgpr_read_b32 v0, a164
	v_accvgpr_read_b32 v1, a165
	v_pk_fma_f32 v[108:109], v[170:171], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a162
	v_accvgpr_read_b32 v1, a163
	v_pk_fma_f32 v[94:95], v[172:173], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a160
	v_accvgpr_read_b32 v1, a161
	v_pk_fma_f32 v[92:93], v[174:175], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a158
	v_accvgpr_read_b32 v1, a159
	v_pk_fma_f32 v[42:43], v[176:177], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a156
	v_accvgpr_read_b32 v1, a157
	v_pk_fma_f32 v[254:255], v[178:179], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a154
	v_accvgpr_read_b32 v1, a155
	v_pk_fma_f32 v[86:87], v[180:181], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a152
	v_accvgpr_read_b32 v1, a153
	v_pk_fma_f32 v[84:85], v[182:183], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a150
	v_accvgpr_read_b32 v1, a151
	v_pk_fma_f32 v[82:83], v[184:185], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a138
	v_accvgpr_read_b32 v1, a139
	v_pk_fma_f32 v[140:141], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a136
	v_accvgpr_read_b32 v1, a137
	v_mov_b64_e32 v[26:27], v[80:81]
	v_pk_fma_f32 v[80:81], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a106
	v_lshrrev_b32_e32 v98, 16, v44
	v_accvgpr_read_b32 v1, a107
	v_lshlrev_b16_e32 v99, 8, v98
	v_lshrrev_b32_e32 v98, 16, v30
	v_pk_fma_f32 v[78:79], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_lshlrev_b16_e32 v103, 8, v98
	v_lshrrev_b32_e32 v98, 16, v38
	v_accvgpr_read_b32 v1, a101
	v_lshlrev_b16_e32 v111, 8, v98
	v_lshrrev_b32_e32 v98, 16, v136
	v_pk_fma_f32 v[90:91], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	v_lshlrev_b16_e32 v119, 8, v98
	v_lshrrev_b32_e32 v98, 16, v120
	v_accvgpr_read_b32 v1, a93
	v_lshlrev_b16_e32 v135, 8, v98
	v_lshrrev_b32_e32 v98, 16, v112
	v_mov_b64_e32 v[4:5], v[76:77]
	v_pk_fma_f32 v[76:77], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_lshlrev_b16_e32 v143, 8, v98
	v_lshrrev_b32_e32 v98, 16, v226
	v_accvgpr_read_b32 v1, a91
	v_lshlrev_b16_e32 v151, 8, v98
	v_lshrrev_b32_e32 v98, 16, v222
	v_pk_fma_f32 v[74:75], v[196:197], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_lshlrev_b16_e32 v159, 8, v98
	v_lshrrev_b32_e32 v98, 16, v218
	v_accvgpr_read_b32 v1, a87
	v_lshlrev_b16_e32 v161, 8, v98
	v_lshrrev_b32_e32 v98, 16, v14
	v_pk_fma_f32 v[96:97], v[198:199], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a78
	v_lshlrev_b16_e32 v163, 8, v98
	v_lshrrev_b32_e32 v98, 16, v10
	v_accvgpr_read_b32 v1, a79
	v_lshlrev_b16_e32 v162, 8, v98
	v_lshrrev_b32_e32 v98, 16, v6
	v_pk_fma_f32 v[116:117], v[200:201], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a74
	v_lshlrev_b16_e32 v158, 8, v98
	v_lshrrev_b32_e32 v98, 16, v2
	v_accvgpr_read_b32 v1, a75
	v_lshlrev_b16_e32 v142, 8, v98
	v_lshrrev_b32_e32 v98, 16, v234
	v_pk_fma_f32 v[104:105], v[202:203], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a72
	v_lshlrev_b16_e32 v124, 8, v98
	v_lshrrev_b32_e32 v98, 16, v242
	v_accvgpr_read_b32 v50, a180
	v_accvgpr_read_b32 v51, a181
	v_accvgpr_read_b32 v1, a73
	v_accvgpr_read_b32 v18, a194
	v_lshlrev_b16_e32 v110, 8, v98
	v_lshrrev_b32_e32 v98, 16, v70
	v_pk_fma_f32 v[50:51], v[204:205], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v18
	v_and_b32_e32 v69, 0xff00, v18
	v_lshlrev_b16_e32 v98, 8, v98
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[98:99], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a53, v1
	v_lshlrev_b32_sdwa v102, v193, v206 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a52, v0
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a57, v1
	v_accvgpr_write_b32 a56, v0
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v1
	v_lshlrev_b32_sdwa v118, v193, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a60, v0
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v1
	v_accvgpr_write_b32 a64, v0
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v1
	v_lshlrev_b32_sdwa v134, v193, v24 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a68, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v1
	v_accvgpr_write_b32 a72, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v1
	v_lshlrev_b32_sdwa v150, v193, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a74, v0
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v1
	v_accvgpr_write_b32 a78, v0
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v1
	v_lshlrev_b32_sdwa v160, v193, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v223, a231
	v_accvgpr_read_b32 v224, a232
	v_accvgpr_read_b32 v225, a233
	v_accvgpr_write_b32 a82, v0
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v1
	v_accvgpr_read_b32 v225, a177
	v_accvgpr_write_b32 a86, v0
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v222, a174
	v_accvgpr_write_b32 a91, v1
	v_lshlrev_b32_sdwa v164, v193, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[72:73], v[128:129]
	v_mov_b64_e32 v[128:129], v[40:41]
	v_accvgpr_write_b32 a90, v0
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[126:127], v[38:39]
	v_mov_b64_e32 v[38:39], v[234:235]
	v_accvgpr_write_b32 a93, v1
	v_mov_b64_e32 v[40:41], v[236:237]
	v_mov_b64_e32 v[236:237], v[26:27]
	v_accvgpr_write_b32 a92, v0
	;;#ASMSTART
	v_cvt_f32_f16 v166, v163
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[234:235], v[24:25]
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_read_b32 v22, a182
	v_accvgpr_write_b32 a96, v0
	v_lshlrev_b32_sdwa v163, v193, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v163
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[168:169], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	;;#ASMSTART
	v_cvt_f32_f16 v170, v161
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v252, a206
	v_accvgpr_read_b32 v251, a205
	v_accvgpr_write_b32 a107, v1
	v_accvgpr_write_b32 a106, v0
	v_accvgpr_read_b32 v253, a229
	v_accvgpr_read_b32 v0, a114
	v_accvgpr_read_b32 v250, a226
	v_accvgpr_read_b32 v1, a115
	v_lshlrev_b32_sdwa v161, v193, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v161
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[172:173], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v1
	v_accvgpr_write_b32 a114, v0
	v_accvgpr_read_b32 v0, a120
	v_accvgpr_read_b32 v1, a121
	;;#ASMSTART
	v_cvt_f32_f16 v174, v159
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[174:175], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[8:9], v[58:59]
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a43, v9
	v_accvgpr_write_b32 a120, v0
	v_accvgpr_read_b32 v0, a130
	v_accvgpr_write_b32 a42, v8
	v_accvgpr_write_b32 a41, v7
	v_accvgpr_write_b32 a40, v6
	v_accvgpr_read_b32 v6, a234
	v_accvgpr_read_b32 v1, a131
	v_lshlrev_b32_sdwa v159, v193, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v159
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[176:177], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v1
	v_accvgpr_write_b32 a130, v0
	v_accvgpr_read_b32 v0, a124
	v_accvgpr_read_b32 v1, a125
	;;#ASMSTART
	v_cvt_f32_f16 v178, v151
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[178:179], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v1
	v_accvgpr_write_b32 a138, v0
	v_accvgpr_read_b32 v55, a15
	v_accvgpr_read_b32 v0, a112
	v_accvgpr_read_b32 v52, a12
	v_accvgpr_read_b32 v1, a113
	v_lshlrev_b32_sdwa v151, v193, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v151
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[180:181], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	v_accvgpr_read_b32 v240, a228
	v_accvgpr_read_b32 v239, a227
	;;#ASMSTART
	v_cvt_f32_f16 v182, v143
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[182:183], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v17, a181
	v_accvgpr_read_b32 v238, a238
	v_accvgpr_read_b32 v1, a99
	v_accvgpr_read_b32 v15, a179
	v_accvgpr_read_b32 v16, a180
	v_accvgpr_read_b32 v215, a167
	v_accvgpr_write_b32 a51, v17
	v_lshlrev_b32_sdwa v143, v193, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v143
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[184:185], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v216, a168
	v_accvgpr_write_b32 a50, v16
	v_accvgpr_write_b32 a49, v15
	v_accvgpr_write_b32 a48, v14
	v_mov_b64_e32 v[14:15], v[214:215]
	v_accvgpr_read_b32 v1, a95
	v_mov_b64_e32 v[16:17], v[216:217]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v135
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v217, a7
	v_accvgpr_read_b32 v0, a88
	v_accvgpr_read_b32 v214, a4
	v_accvgpr_read_b32 v1, a89
	v_lshlrev_b32_sdwa v135, v193, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a84
	v_accvgpr_read_b32 v1, a85
	;;#ASMSTART
	v_cvt_f32_f16 v190, v119
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_accvgpr_read_b32 v1, a81
	v_mov_b64_e32 v[36:37], v[4:5]
	v_lshlrev_b32_sdwa v119, v193, v130 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v119
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_mov_b64_e32 v[34:35], v[2:3]
	v_accvgpr_read_b32 v1, a77
	v_accvgpr_read_b32 v4, a70
	;;#ASMSTART
	v_cvt_f32_f16 v194, v111
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a36
	v_accvgpr_read_b32 v5, a71
	v_lshlrev_b32_sdwa v111, v193, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v196, v111
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[196:197], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a66
	v_accvgpr_read_b32 v26, a58
	v_accvgpr_read_b32 v13, a173
	v_accvgpr_read_b32 v5, a67
	v_accvgpr_read_b32 v27, a59
	v_accvgpr_read_b32 v11, a171
	v_accvgpr_read_b32 v12, a172
	v_accvgpr_write_b32 a47, v13
	;;#ASMSTART
	v_cvt_f32_f16 v198, v103
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[198:199], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a62
	;;#ASMSTART
	v_cvt_f32_f16 v202, v99
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[202:203], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v233, a31
	v_accvgpr_read_b32 v26, a54
	v_accvgpr_write_b32 a46, v12
	v_accvgpr_write_b32 a45, v11
	v_accvgpr_write_b32 a44, v10
	v_accvgpr_read_b32 v10, a32
	v_accvgpr_read_b32 v5, a63
	v_accvgpr_read_b32 v230, a28
	v_accvgpr_read_b32 v27, a55
	v_accvgpr_read_b32 v49, a179
	v_mov_b64_e32 v[58:59], v[46:47]
	v_lshlrev_b32_sdwa v103, v193, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v200, v103
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[200:201], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v99, v193, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v204, v99
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[204:205], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v18
	v_mov_b64_e32 v[56:57], v[44:45]
	v_mov_b64_e32 v[48:49], v[32:33]
	v_lshlrev_b16_e32 v68, 8, v68
	v_mov_b64_e32 v[46:47], v[30:31]
	v_lshlrev_b32_sdwa v32, v193, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v32
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[98:99], v[68:69], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a33
	v_accvgpr_read_b32 v12, a34
	v_accvgpr_read_b32 v13, a35
	v_accvgpr_write_b32 a33, v27
	v_accvgpr_write_b32 a32, v26
	v_pk_fma_f32 v[26:27], v[102:103], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v27
	v_accvgpr_write_b32 a34, v26
	v_pk_fma_f32 v[26:27], v[110:111], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a37
	v_accvgpr_read_b32 v2, a38
	v_accvgpr_read_b32 v3, a39
	v_accvgpr_write_b32 a37, v27
	v_accvgpr_write_b32 a36, v26
	v_pk_fma_f32 v[26:27], v[118:119], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v27
	v_accvgpr_write_b32 a38, v26
	v_pk_fma_f32 v[26:27], v[124:125], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v27
	v_accvgpr_write_b32 a54, v26
	v_pk_fma_f32 v[26:27], v[134:135], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v27
	v_accvgpr_write_b32 a58, v26
	v_pk_fma_f32 v[26:27], v[142:143], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v27
	v_accvgpr_write_b32 a62, v26
	v_pk_fma_f32 v[26:27], v[150:151], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v27
	v_accvgpr_write_b32 a70, v26
	v_pk_fma_f32 v[26:27], v[158:159], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v27
	v_accvgpr_write_b32 a76, v26
	v_pk_fma_f32 v[26:27], v[160:161], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v27
	v_accvgpr_write_b32 a80, v26
	v_pk_fma_f32 v[26:27], v[162:163], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v27
	v_accvgpr_write_b32 a84, v26
	v_pk_fma_f32 v[26:27], v[164:165], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v27
	v_accvgpr_write_b32 a88, v26
	v_pk_fma_f32 v[26:27], v[166:167], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v27
	v_accvgpr_write_b32 a94, v26
	v_pk_fma_f32 v[26:27], v[168:169], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v27
	v_accvgpr_write_b32 a98, v26
	v_pk_fma_f32 v[26:27], v[170:171], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v27
	v_accvgpr_write_b32 a102, v26
	v_pk_fma_f32 v[26:27], v[172:173], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v27
	v_accvgpr_write_b32 a112, v26
	v_pk_fma_f32 v[26:27], v[174:175], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v27
	v_accvgpr_write_b32 a124, v26
	v_pk_fma_f32 v[26:27], v[176:177], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v27
	v_accvgpr_write_b32 a136, v26
	v_accvgpr_read_b32 v26, a142
	v_accvgpr_read_b32 v27, a143
	v_pk_fma_f32 v[26:27], v[178:179], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v27
	v_accvgpr_write_b32 a142, v26
	v_accvgpr_read_b32 v26, a146
	v_accvgpr_read_b32 v27, a147
	v_pk_fma_f32 v[26:27], v[180:181], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v27
	v_accvgpr_write_b32 a146, v26
	v_accvgpr_read_b32 v26, a144
	v_accvgpr_read_b32 v27, a145
	v_pk_fma_f32 v[26:27], v[182:183], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v27
	v_accvgpr_write_b32 a144, v26
	v_accvgpr_read_b32 v26, a140
	v_accvgpr_read_b32 v27, a141
	v_pk_fma_f32 v[26:27], v[184:185], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v27
	v_accvgpr_write_b32 a140, v26
	v_accvgpr_read_b32 v26, a134
	v_accvgpr_read_b32 v27, a135
	v_pk_fma_f32 v[116:117], v[186:187], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a132
	v_accvgpr_read_b32 v27, a133
	v_pk_fma_f32 v[98:99], v[188:189], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a128
	v_accvgpr_read_b32 v27, a129
	v_pk_fma_f32 v[94:95], v[190:191], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a126
	v_accvgpr_read_b32 v27, a127
	v_pk_fma_f32 v[90:91], v[192:193], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a122
	v_accvgpr_read_b32 v27, a123
	v_pk_fma_f32 v[86:87], v[194:195], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a118
	v_accvgpr_read_b32 v27, a119
	v_pk_fma_f32 v[82:83], v[196:197], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a116
	v_accvgpr_read_b32 v27, a117
	v_pk_fma_f32 v[254:255], v[198:199], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a110
	v_accvgpr_read_b32 v27, a111
	v_pk_fma_f32 v[78:79], v[200:201], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a108
	v_accvgpr_read_b32 v27, a109
	v_accvgpr_read_b32 v19, a195
	v_pk_fma_f32 v[74:75], v[202:203], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a104
	v_accvgpr_read_b32 v27, a105
	v_lshlrev_b16_e32 v32, 8, v19
	v_pk_fma_f32 v[140:141], v[204:205], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v32
	;;#ASMEND
	v_lshrrev_b32_e32 v32, 24, v70
	v_lshlrev_b16_e32 v103, 8, v32
	v_lshrrev_b32_e32 v32, 24, v242
	v_accvgpr_read_b32 v28, a204
	v_lshlrev_b16_e32 v111, 8, v32
	v_and_b32_e32 v32, 0xff000000, v206
	v_lshrrev_b32_e32 v119, 16, v32
	v_and_b32_e32 v32, 0xff000000, v28
	v_accvgpr_read_b32 v227, a253
	v_accvgpr_read_b32 v228, a254
	v_accvgpr_read_b32 v229, a255
	v_lshrrev_b32_e32 v135, 16, v32
	v_lshrrev_b32_e32 v32, 24, v38
	v_mov_b64_e32 v[228:229], v[212:213]
	v_lshlrev_b16_e32 v143, 8, v32
	v_lshrrev_b32_e32 v32, 24, v34
	v_mov_b64_e32 v[226:227], v[210:211]
	v_accvgpr_write_b32 a21, v35
	v_lshlrev_b16_e32 v151, 8, v32
	v_and_b32_e32 v32, 0xff000000, v234
	v_mov_b32_e32 v45, v41
	v_accvgpr_write_b32 a22, v36
	v_accvgpr_write_b32 a23, v37
	v_lshrrev_b32_e32 v159, 16, v32
	v_and_b32_e32 v32, 0xff000000, v226
	v_accvgpr_read_b32 v34, a40
	v_mov_b32_e32 v44, v40
	v_mov_b32_e32 v43, v39
	v_lshrrev_b32_e32 v161, 16, v32
	v_lshrrev_b32_e32 v32, 24, v34
	v_accvgpr_read_b32 v38, a44
	v_lshlrev_b16_e32 v163, 8, v32
	v_lshrrev_b32_e32 v32, 24, v38
	v_lshlrev_b16_e32 v165, 8, v32
	v_and_b32_e32 v32, 0xff000000, v14
	v_mov_b32_e32 v213, v17
	v_mov_b32_e32 v212, v16
	v_mov_b32_e32 v211, v15
	v_lshrrev_b32_e32 v167, 16, v32
	v_and_b32_e32 v32, 0xff000000, v222
	v_accvgpr_read_b32 v14, a48
	v_lshrrev_b32_e32 v169, 16, v32
	v_lshrrev_b32_e32 v32, 24, v14
	v_lshlrev_b16_e32 v171, 8, v32
	v_lshrrev_b32_e32 v32, 24, v218
	v_lshlrev_b16_e32 v172, 8, v32
	v_and_b32_e32 v32, 0xff000000, v22
	v_accvgpr_read_b32 v248, a236
	v_accvgpr_read_b32 v247, a235
	v_accvgpr_read_b32 v144, a230
	v_lshrrev_b32_e32 v173, 16, v32
	v_and_b32_e32 v32, 0xff000000, v250
	v_accvgpr_read_b32 v246, a252
	v_lshrrev_b32_e32 v170, 16, v32
	v_lshrrev_b32_e32 v32, 24, v144
	v_lshlrev_b16_e32 v168, 8, v32
	v_lshrrev_b32_e32 v32, 24, v246
	v_lshlrev_b16_e32 v164, 8, v32
	v_and_b32_e32 v32, 0xff000000, v6
	v_lshrrev_b32_e32 v166, 16, v32
	v_and_b32_e32 v32, 0xff000000, v52
	v_lshrrev_b32_e32 v162, 16, v32
	v_lshrrev_b32_e32 v32, 24, v112
	v_lshlrev_b16_e32 v160, 8, v32
	v_lshrrev_b32_e32 v32, 24, v120
	v_lshlrev_b16_e32 v158, 8, v32
	v_and_b32_e32 v32, 0xff000000, v238
	v_lshrrev_b32_e32 v174, 16, v32
	v_and_b32_e32 v32, 0xff000000, v214
	v_lshrrev_b32_e32 v150, 16, v32
	v_lshrrev_b32_e32 v32, 24, v136
	v_lshlrev_b16_e32 v142, 8, v32
	v_lshrrev_b32_e32 v32, 24, v126
	v_lshlrev_b16_e32 v124, 8, v32
	v_and_b32_e32 v32, 0xff000000, v130
	v_lshrrev_b32_e32 v134, 16, v32
	v_and_b32_e32 v32, 0xff000000, v0
	v_lshrrev_b32_e32 v118, 16, v32
	v_lshrrev_b32_e32 v32, 24, v46
	v_lshlrev_b16_e32 v110, 8, v32
	v_and_b32_e32 v32, 0xff000000, v10
	v_lshrrev_b32_e32 v22, 24, v56
	v_lshrrev_b32_e32 v102, 16, v32
	v_lshlrev_b16_e32 v32, 8, v22
	v_and_b32_e32 v22, 0xff000000, v230
	v_accvgpr_read_b32 v23, a183
	v_and_b32_e32 v69, 0xff00, v19
	v_accvgpr_write_b32 a11, v3
	v_lshrrev_b32_e32 v22, 16, v22
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_accvgpr_write_b32 a10, v2
	v_accvgpr_write_b32 a9, v1
	;;#ASMSTART
	v_cvt_f32_f16 v22, v22
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[22:23], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v15, a49
	v_accvgpr_read_b32 v16, a50
	v_accvgpr_read_b32 v17, a51
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[32:33], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v1
	v_accvgpr_write_b32 a50, v0
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a96
	v_accvgpr_read_b32 v5, a97
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[110:111], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v171
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[176:177], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a92
	v_accvgpr_read_b32 v5, a93
	;;#ASMSTART
	v_cvt_f32_f16 v178, v169
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[178:179], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a90
	v_accvgpr_read_b32 v5, a91
	;;#ASMSTART
	v_cvt_f32_f16 v180, v165
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[180:181], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a86
	v_accvgpr_read_b32 v5, a87
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[162:163], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v167
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[182:183], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a82
	v_accvgpr_read_b32 v5, a83
	;;#ASMSTART
	v_cvt_f32_f16 v184, v163
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[184:185], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a78
	v_accvgpr_read_b32 v5, a79
	;;#ASMSTART
	v_cvt_f32_f16 v186, v161
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[186:187], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a74
	v_accvgpr_read_b32 v232, a30
	v_accvgpr_read_b32 v231, a29
	v_accvgpr_write_b32 a29, v47
	v_accvgpr_read_b32 v5, a75
	v_accvgpr_write_b32 a30, v48
	v_accvgpr_write_b32 a31, v49
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[160:161], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v151
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[188:189], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a72
	v_accvgpr_read_b32 v5, a73
	;;#ASMSTART
	v_cvt_f32_f16 v190, v159
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[190:191], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a68
	v_accvgpr_read_b32 v251, a227
	v_accvgpr_write_b32 a67, v1
	v_accvgpr_read_b32 v5, a69
	v_accvgpr_read_b32 v252, a228
	v_accvgpr_read_b32 v241, a241
	v_accvgpr_write_b32 a17, v251
	v_accvgpr_write_b32 a66, v0
	v_accvgpr_read_b32 v0, a138
	;;#ASMSTART
	v_cvt_f32_f16 v192, v143
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[192:193], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a64
	v_accvgpr_read_b32 v239, a239
	v_accvgpr_read_b32 v240, a240
	v_accvgpr_write_b32 a18, v252
	v_accvgpr_write_b32 a19, v253
	v_mov_b32_e32 v253, v241
	v_accvgpr_read_b32 v1, a139
	v_accvgpr_read_b32 v5, a65
	v_mov_b32_e32 v252, v240
	v_mov_b32_e32 v251, v239
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[164:165], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a130
	;;#ASMSTART
	v_cvt_f32_f16 v194, v135
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[194:195], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a60
	v_accvgpr_read_b32 v1, a131
	v_accvgpr_read_b32 v5, a61
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[118:119], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[166:167], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a120
	v_accvgpr_read_b32 v2, a106
	;;#ASMSTART
	v_cvt_f32_f16 v196, v111
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[196:197], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a56
	v_accvgpr_read_b32 v54, a14
	v_accvgpr_read_b32 v53, a13
	v_accvgpr_read_b32 v39, a45
	v_accvgpr_read_b32 v40, a46
	v_accvgpr_read_b32 v41, a47
	v_accvgpr_write_b32 a45, v57
	v_accvgpr_read_b32 v1, a121
	v_accvgpr_read_b32 v3, a107
	v_accvgpr_read_b32 v5, a57
	v_accvgpr_read_b32 v31, a207
	v_accvgpr_write_b32 a46, v58
	v_accvgpr_write_b32 a47, v59
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[124:125], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[168:169], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a114
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[172:173], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a100
	;;#ASMSTART
	v_cvt_f32_f16 v198, v119
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[198:199], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a52
	v_accvgpr_read_b32 v29, a205
	v_accvgpr_read_b32 v30, a206
	v_mov_b32_e32 v205, v31
	v_accvgpr_read_b32 v1, a115
	v_accvgpr_read_b32 v3, a101
	v_accvgpr_read_b32 v5, a53
	v_mov_b32_e32 v204, v30
	v_mov_b32_e32 v203, v29
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[134:135], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[142:143], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[150:151], v[68:69], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v158
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[156:157], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v174
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[158:159], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[170:171], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v173
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[174:175], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v200, v103
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[200:201], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v19
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v33, v193, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v33
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[22:23], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v5
	v_accvgpr_write_b32 a64, v4
	v_pk_fma_f32 v[4:5], v[32:33], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v5
	v_accvgpr_write_b32 a68, v4
	v_pk_fma_f32 v[4:5], v[102:103], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v5
	v_accvgpr_write_b32 a72, v4
	v_pk_fma_f32 v[4:5], v[110:111], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v5
	v_accvgpr_write_b32 a82, v4
	v_pk_fma_f32 v[4:5], v[118:119], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v5
	v_accvgpr_write_b32 a86, v4
	v_pk_fma_f32 v[4:5], v[124:125], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v5
	v_accvgpr_write_b32 a90, v4
	v_pk_fma_f32 v[4:5], v[134:135], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v5
	v_accvgpr_write_b32 a106, v4
	v_pk_fma_f32 v[4:5], v[142:143], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v5
	v_accvgpr_write_b32 a108, v4
	v_pk_fma_f32 v[4:5], v[150:151], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v5
	v_accvgpr_write_b32 a110, v4
	v_pk_fma_f32 v[4:5], v[156:157], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v5
	v_accvgpr_write_b32 a114, v4
	v_accvgpr_read_b32 v4, a140
	v_accvgpr_read_b32 v5, a141
	v_pk_fma_f32 v[4:5], v[158:159], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v5
	v_accvgpr_write_b32 a116, v4
	v_accvgpr_read_b32 v4, a144
	v_accvgpr_read_b32 v5, a145
	v_pk_fma_f32 v[4:5], v[160:161], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v5
	v_accvgpr_write_b32 a120, v4
	v_accvgpr_read_b32 v4, a146
	v_accvgpr_read_b32 v5, a147
	v_pk_fma_f32 v[4:5], v[162:163], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v5
	v_accvgpr_write_b32 a122, v4
	v_accvgpr_read_b32 v4, a142
	v_accvgpr_read_b32 v5, a143
	v_pk_fma_f32 v[4:5], v[164:165], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v5
	v_accvgpr_write_b32 a126, v4
	v_accvgpr_read_b32 v4, a136
	v_accvgpr_read_b32 v5, a137
	v_pk_fma_f32 v[4:5], v[166:167], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v5
	v_accvgpr_write_b32 a130, v4
	v_accvgpr_read_b32 v4, a124
	v_accvgpr_read_b32 v5, a125
	v_pk_fma_f32 v[4:5], v[168:169], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v5
	v_accvgpr_write_b32 a134, v4
	v_accvgpr_read_b32 v4, a112
	v_accvgpr_read_b32 v5, a113
	v_pk_fma_f32 v[4:5], v[170:171], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v5
	v_accvgpr_read_b32 v215, a5
	v_accvgpr_write_b32 a112, v4
	v_accvgpr_read_b32 v4, a102
	v_accvgpr_read_b32 v216, a6
	v_accvgpr_write_b32 a1, v215
	v_accvgpr_read_b32 v5, a103
	v_accvgpr_write_b32 a2, v216
	v_accvgpr_write_b32 a3, v217
	v_pk_fma_f32 v[216:217], v[172:173], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a98
	v_accvgpr_read_b32 v5, a99
	v_pk_fma_f32 v[90:91], v[174:175], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a94
	v_accvgpr_read_b32 v5, a95
	v_pk_fma_f32 v[86:87], v[176:177], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a88
	v_accvgpr_read_b32 v5, a89
	v_pk_fma_f32 v[4:5], v[178:179], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v5
	v_accvgpr_write_b32 a94, v4
	v_accvgpr_read_b32 v4, a84
	v_accvgpr_read_b32 v5, a85
	v_pk_fma_f32 v[4:5], v[180:181], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v5
	v_accvgpr_write_b32 a98, v4
	v_accvgpr_read_b32 v4, a80
	v_accvgpr_read_b32 v5, a81
	v_pk_fma_f32 v[82:83], v[182:183], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a76
	v_accvgpr_write_b32 a5, v231
	v_accvgpr_read_b32 v5, a77
	v_accvgpr_write_b32 a6, v232
	v_accvgpr_write_b32 a7, v233
	v_pk_fma_f32 v[232:233], v[184:185], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a70
	v_accvgpr_read_b32 v5, a71
	v_pk_fma_f32 v[214:215], v[186:187], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a62
	v_accvgpr_read_b32 v5, a63
	v_pk_fma_f32 v[254:255], v[188:189], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a58
	v_accvgpr_read_b32 v5, a59
	v_pk_fma_f32 v[78:79], v[190:191], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a54
	v_accvgpr_read_b32 v5, a55
	v_pk_fma_f32 v[74:75], v[192:193], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a38
	v_accvgpr_read_b32 v5, a39
	v_pk_fma_f32 v[230:231], v[194:195], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a36
	v_accvgpr_read_b32 v5, a37
	v_pk_fma_f32 v[32:33], v[196:197], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a34
	v_accvgpr_read_b32 v5, a35
	v_pk_fma_f32 v[140:141], v[198:199], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a32
	v_accvgpr_read_b32 v28, a148
	v_accvgpr_read_b32 v5, a33
	v_lshlrev_b16_e32 v22, 8, v28
	v_pk_fma_f32 v[4:5], v[200:201], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v28
	;;#ASMSTART
	v_cvt_f32_f16 v68, v22
	;;#ASMEND
	v_lshlrev_b16_e32 v22, 8, v71
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v22, v22
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[22:23], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v19
	v_lshlrev_b32_e32 v94, 8, v207
	v_accvgpr_write_b32 a70, v18
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[94:95], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v243, a187
	v_accvgpr_write_b32 a75, v19
	v_accvgpr_write_b32 a74, v18
	v_lshlrev_b16_e32 v95, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v102, v95
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[102:103], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v19
	v_accvgpr_write_b32 a78, v18
	v_lshlrev_b32_e32 v95, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v110, v95
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[110:111], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v19
	v_accvgpr_write_b32 a84, v18
	v_lshlrev_b16_e32 v95, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v118, v95
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[118:119], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v244, a188
	v_accvgpr_write_b32 a53, v243
	v_accvgpr_write_b32 a89, v19
	v_accvgpr_write_b32 a54, v244
	v_accvgpr_write_b32 a55, v245
	v_accvgpr_write_b32 a88, v18
	v_lshlrev_b32_e32 v95, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v124, v95
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[124:125], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v245, a23
	v_accvgpr_write_b32 a93, v19
	v_accvgpr_read_b32 v243, a21
	v_accvgpr_write_b32 a92, v18
	v_lshlrev_b16_e32 v95, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v134, v95
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[134:135], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v35, a41
	v_accvgpr_write_b32 a97, v19
	v_lshlrev_b32_e32 v95, 8, v227
	v_accvgpr_write_b32 a96, v18
	;;#ASMSTART
	v_cvt_f32_f16 v142, v95
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[142:143], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v95, 8, v35
	v_accvgpr_read_b32 v25, a185
	v_accvgpr_write_b32 a101, v19
	;;#ASMSTART
	v_cvt_f32_f16 v150, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v211
	v_accvgpr_read_b32 v223, a175
	v_accvgpr_read_b32 v24, a184
	v_accvgpr_write_b32 a27, v25
	v_accvgpr_write_b32 a100, v18
	v_pk_fma_f32 v[18:19], v[150:151], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v39
	v_accvgpr_write_b32 a25, v23
	v_accvgpr_write_b32 a105, v19
	;;#ASMSTART
	v_cvt_f32_f16 v158, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v223
	v_accvgpr_read_b32 v247, a253
	v_accvgpr_write_b32 a26, v24
	v_accvgpr_write_b32 a104, v18
	;;#ASMSTART
	v_cvt_f32_f16 v6, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v15
	;;#ASMSTART
	v_cvt_f32_f16 v10, v95
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[10:11], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v19, a25
	v_accvgpr_read_b32 v219, a223
	v_accvgpr_read_b32 v248, a254
	v_accvgpr_read_b32 v249, a255
	v_accvgpr_read_b32 v147, a233
	v_mov_b32_e32 v25, v247
	v_lshlrev_b32_e32 v95, 8, v19
	v_accvgpr_read_b32 v65, a19
	v_accvgpr_read_b32 v145, a231
	v_accvgpr_read_b32 v146, a232
	v_mov_b32_e32 v26, v248
	v_mov_b32_e32 v27, v249
	;;#ASMSTART
	v_cvt_f32_f16 v164, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v219
	v_accvgpr_read_b32 v63, a17
	v_mov_b32_e32 v249, v147
	;;#ASMSTART
	v_cvt_f32_f16 v166, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v63
	v_mov_b32_e32 v247, v145
	v_accvgpr_read_b32 v7, a235
	v_accvgpr_write_b32 a39, v17
	;;#ASMSTART
	v_cvt_f32_f16 v168, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v247
	v_accvgpr_write_b32 a57, v203
	v_accvgpr_write_b32 a38, v16
	v_accvgpr_write_b32 a37, v15
	;;#ASMSTART
	v_cvt_f32_f16 v170, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v7
	v_accvgpr_read_b32 v17, a15
	v_accvgpr_write_b32 a58, v204
	v_accvgpr_write_b32 a59, v205
	;;#ASMSTART
	v_cvt_f32_f16 v172, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v25
	v_accvgpr_read_b32 v15, a13
	v_mov_b32_e32 v205, v115
	v_accvgpr_read_b32 v36, a42
	v_accvgpr_read_b32 v37, a43
	v_accvgpr_read_b32 v244, a22
	v_accvgpr_write_b32 a21, v35
	;;#ASMSTART
	v_cvt_f32_f16 v174, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v15
	v_mov_b32_e32 v203, v113
	v_accvgpr_write_b32 a22, v36
	v_accvgpr_write_b32 a23, v37
	v_pk_fma_f32 v[60:61], v[172:173], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[174:175], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v203
	v_mov_b32_e32 v239, v251
	v_pk_fma_f32 v[80:81], v[164:165], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[168:169], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v239
	v_mov_b32_e32 v1, v121
	v_accvgpr_read_b32 v163, a3
	v_mov_b32_e32 v240, v252
	v_mov_b32_e32 v241, v253
	;;#ASMSTART
	v_cvt_f32_f16 v180, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v1
	v_accvgpr_read_b32 v161, a1
	v_mov_b32_e32 v253, v139
	;;#ASMSTART
	v_cvt_f32_f16 v182, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v161
	v_mov_b32_e32 v251, v137
	v_accvgpr_write_b32 a63, v45
	v_accvgpr_write_b32 a33, v39
	v_mov_b32_e32 v204, v114
	;;#ASMSTART
	v_cvt_f32_f16 v184, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v251
	v_mov_b32_e32 v115, v131
	v_accvgpr_write_b32 a62, v44
	v_accvgpr_write_b32 a61, v43
	v_accvgpr_write_b32 a34, v40
	v_accvgpr_write_b32 a35, v41
	v_mov_b32_e32 v2, v122
	v_mov_b32_e32 v3, v123
	;;#ASMSTART
	v_cvt_f32_f16 v186, v95
	;;#ASMEND
	v_lshlrev_b32_e32 v95, 8, v115
	v_mov_b32_e32 v121, v127
	v_accvgpr_read_b32 v43, a11
	v_pk_fma_f32 v[88:89], v[6:7], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[166:167], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[170:171], v[68:69], v[54:55] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v116, v132
	v_mov_b32_e32 v117, v133
	;;#ASMSTART
	v_cvt_f32_f16 v188, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v121
	;;#ASMSTART
	v_cvt_f32_f16 v190, v95
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[190:191], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v41, a9
	v_accvgpr_read_b32 v55, a31
	v_mov_b32_e32 v59, v13
	v_lshlrev_b32_e32 v95, 8, v41
	v_accvgpr_read_b32 v53, a29
	v_mov_b32_e32 v58, v12
	v_mov_b32_e32 v57, v11
	v_accvgpr_read_b32 v12, a66
	;;#ASMSTART
	v_cvt_f32_f16 v192, v95
	;;#ASMEND
	v_lshlrev_b16_e32 v95, 8, v53
	v_accvgpr_read_b32 v13, a67
	v_mov_b32_e32 v248, v146
	v_pk_fma_f32 v[144:145], v[178:179], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v95
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[194:195], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v95, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v196, v95
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[196:197], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a50
	v_pk_fma_f32 v[146:147], v[186:187], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v45, a45
	v_accvgpr_read_b32 v13, a51
	v_mov_b32_e32 v122, v128
	v_mov_b32_e32 v123, v129
	v_lshlrev_b16_e32 v95, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v198, v95
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[198:199], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v129, a7
	v_accvgpr_read_b32 v12, a48
	v_accvgpr_write_b32 a41, v207
	v_accvgpr_read_b32 v127, a5
	v_accvgpr_read_b32 v13, a49
	v_accvgpr_write_b32 a42, v208
	v_accvgpr_write_b32 a43, v209
	v_pk_fma_f32 v[96:97], v[156:157], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[158:159], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[176:177], v[68:69], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[180:181], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[182:183], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[184:185], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v252, v138
	v_pk_fma_f32 v[138:139], v[188:189], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[192:193], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v95, 8, v127
	;;#ASMSTART
	v_cvt_f32_f16 v200, v95
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[200:201], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v28
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v30, v193, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v30
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[22:23], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a10
	v_accvgpr_write_b32 a9, v5
	v_accvgpr_write_b32 a8, v4
	v_pk_fma_f32 v[4:5], v[94:95], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v5
	v_accvgpr_write_b32 a10, v4
	v_pk_fma_f32 v[4:5], v[102:103], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v5
	v_accvgpr_write_b32 a118, v4
	v_pk_fma_f32 v[4:5], v[110:111], v[68:69], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v5
	v_accvgpr_write_b32 a124, v4
	v_pk_fma_f32 v[4:5], v[118:119], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v5
	v_accvgpr_write_b32 a128, v4
	v_pk_fma_f32 v[4:5], v[124:125], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v5
	v_accvgpr_write_b32 a132, v4
	v_pk_fma_f32 v[4:5], v[134:135], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v5
	v_accvgpr_write_b32 a138, v4
	v_pk_fma_f32 v[4:5], v[142:143], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v5
	v_accvgpr_write_b32 a142, v4
	v_pk_fma_f32 v[4:5], v[150:151], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v5
	v_accvgpr_write_b32 a146, v4
	v_accvgpr_read_b32 v4, a98
	v_accvgpr_read_b32 v5, a99
	v_pk_fma_f32 v[150:151], v[158:159], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a94
	v_accvgpr_read_b32 v5, a95
	v_pk_fma_f32 v[142:143], v[6:7], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a112
	v_accvgpr_read_b32 v5, a113
	v_pk_fma_f32 v[118:119], v[168:169], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a134
	v_accvgpr_read_b32 v5, a135
	v_pk_fma_f32 v[112:113], v[170:171], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a130
	v_accvgpr_read_b32 v5, a131
	v_pk_fma_f32 v[110:111], v[172:173], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a126
	v_accvgpr_read_b32 v5, a127
	v_pk_fma_f32 v[102:103], v[174:175], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a122
	v_accvgpr_read_b32 v5, a123
	v_pk_fma_f32 v[94:95], v[176:177], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a120
	v_accvgpr_read_b32 v5, a121
	v_pk_fma_f32 v[104:105], v[178:179], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a116
	v_accvgpr_read_b32 v5, a117
	v_pk_fma_f32 v[214:215], v[10:11], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[180:181], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a114
	v_accvgpr_read_b32 v5, a115
	v_pk_fma_f32 v[100:101], v[182:183], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a110
	v_accvgpr_read_b32 v5, a111
	v_pk_fma_f32 v[132:133], v[166:167], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[184:185], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a108
	v_accvgpr_read_b32 v5, a109
	v_pk_fma_f32 v[78:79], v[186:187], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a106
	v_accvgpr_read_b32 v5, a107
	v_pk_fma_f32 v[136:137], v[188:189], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a90
	v_accvgpr_read_b32 v5, a91
	v_pk_fma_f32 v[74:75], v[190:191], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a86
	v_accvgpr_read_b32 v5, a87
	v_pk_fma_f32 v[134:135], v[164:165], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[192:193], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a82
	v_accvgpr_read_b32 v10, a68
	v_accvgpr_read_b32 v5, a83
	v_accvgpr_read_b32 v11, a69
	v_accvgpr_read_b32 v29, a149
	v_pk_fma_f32 v[254:255], v[156:157], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[194:195], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a72
	v_pk_fma_f32 v[32:33], v[198:199], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a64
	v_accvgpr_read_b32 v5, a73
	v_accvgpr_read_b32 v11, a65
	v_lshlrev_b16_e32 v22, 8, v29
	v_pk_fma_f32 v[4:5], v[196:197], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[200:201], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v22
	;;#ASMEND
	v_and_b32_e32 v22, 0xff00, v127
	v_and_b32_e32 v30, 0xff00, v29
	;;#ASMSTART
	v_cvt_f32_f16 v69, v30
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v22, v22
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[22:23], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v13
	v_lshrrev_b32_sdwa v30, v193, v45 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a64, v12
	;;#ASMSTART
	v_cvt_f32_f16 v30, v30
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[30:31], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v13
	v_and_b32_e32 v98, 0xff00, v57
	v_accvgpr_write_b32 a66, v12
	;;#ASMSTART
	v_cvt_f32_f16 v98, v98
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[98:99], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v13
	v_accvgpr_write_b32 a68, v12
	v_lshrrev_b32_sdwa v99, v193, v53 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v106, v99
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[106:107], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v13
	v_accvgpr_write_b32 a72, v12
	v_and_b32_e32 v99, 0xff00, v41
	;;#ASMSTART
	v_cvt_f32_f16 v0, v99
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[0:1], v[68:69], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a26
	v_accvgpr_read_b32 v21, a27
	v_accvgpr_write_b32 a77, v13
	v_accvgpr_write_b32 a25, v121
	v_accvgpr_write_b32 a76, v12
	v_lshrrev_b32_sdwa v99, v193, v121 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a26, v122
	v_accvgpr_write_b32 a27, v123
	;;#ASMSTART
	v_cvt_f32_f16 v122, v99
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[122:123], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v13
	v_accvgpr_write_b32 a80, v12
	v_and_b32_e32 v99, 0xff00, v115
	;;#ASMSTART
	v_cvt_f32_f16 v124, v99
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[124:125], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v13
	v_accvgpr_read_b32 v16, a14
	v_accvgpr_write_b32 a13, v57
	v_accvgpr_write_b32 a82, v12
	v_lshrrev_b32_sdwa v99, v193, v251 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v138, v99
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[138:139], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a14, v58
	v_accvgpr_write_b32 a15, v59
	v_accvgpr_write_b32 a87, v13
	v_and_b32_e32 v99, 0xff00, v161
	v_mov_b32_e32 v59, v3
	v_accvgpr_write_b32 a86, v12
	;;#ASMSTART
	v_cvt_f32_f16 v146, v99
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[146:147], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v193, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v58, v2
	v_mov_b32_e32 v57, v1
	;;#ASMSTART
	v_cvt_f32_f16 v154, v99
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[154:155], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v3
	v_accvgpr_write_b32 a94, v2
	v_and_b32_e32 v99, 0xff00, v239
	;;#ASMSTART
	v_cvt_f32_f16 v156, v99
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[156:157], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v3
	v_accvgpr_write_b32 a98, v2
	v_lshrrev_b32_sdwa v99, v193, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v99
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v3
	v_accvgpr_write_b32 a102, v2
	v_and_b32_e32 v99, 0xff00, v15
	;;#ASMSTART
	v_cvt_f32_f16 v160, v99
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v233, v27
	v_accvgpr_read_b32 v162, a2
	v_mov_b32_e32 v49, v161
	v_accvgpr_write_b32 a107, v3
	v_mov_b32_e32 v231, v25
	v_mov_b32_e32 v50, v162
	v_mov_b32_e32 v51, v163
	v_accvgpr_write_b32 a106, v2
	v_lshrrev_b32_sdwa v99, v193, v231 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v99
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[162:163], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v3
	v_and_b32_e32 v99, 0xff00, v7
	v_accvgpr_read_b32 v64, a18
	v_accvgpr_read_b32 v54, a30
	v_accvgpr_write_b32 a17, v41
	v_accvgpr_write_b32 a108, v2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v99
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[164:165], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v193, v247 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v220, a224
	v_accvgpr_read_b32 v221, a225
	v_accvgpr_write_b32 a18, v42
	v_accvgpr_write_b32 a19, v43
	v_mov_b32_e32 v39, v203
	v_accvgpr_write_b32 a113, v3
	;;#ASMSTART
	v_cvt_f32_f16 v166, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v63
	v_mov_b32_e32 v53, v219
	v_mov_b32_e32 v40, v204
	v_mov_b32_e32 v41, v205
	v_accvgpr_write_b32 a112, v2
	v_pk_fma_f32 v[2:3], v[166:167], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v193, v53 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v205, a39
	v_accvgpr_mov_b32 a1, a5
	v_accvgpr_write_b32 a123, v3
	;;#ASMSTART
	v_cvt_f32_f16 v170, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v19
	v_accvgpr_read_b32 v203, a37
	v_accvgpr_read_b32 v128, a6
	v_accvgpr_mov_b32 a2, a6
	v_accvgpr_mov_b32 a3, a7
	v_accvgpr_mov_b32 a5, a45
	v_accvgpr_write_b32 a122, v2
	v_pk_fma_f32 v[2:3], v[168:169], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v193, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v209, a35
	v_accvgpr_read_b32 v46, a46
	v_accvgpr_read_b32 v47, a47
	v_accvgpr_mov_b32 a6, a46
	v_accvgpr_mov_b32 a7, a47
	v_mov_b32_e32 v129, v251
	v_accvgpr_write_b32 a47, v17
	v_accvgpr_write_b32 a137, v3
	;;#ASMSTART
	v_cvt_f32_f16 v174, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v223
	v_accvgpr_read_b32 v207, a33
	v_mov_b32_e32 v130, v252
	v_mov_b32_e32 v131, v253
	v_accvgpr_write_b32 a46, v16
	v_accvgpr_write_b32 a45, v15
	v_accvgpr_write_b32 a136, v2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v99
	;;#ASMEND
	v_lshrrev_b32_sdwa v99, v193, v207 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v15, v211
	v_accvgpr_read_b32 v253, a23
	v_accvgpr_read_b32 v2, a104
	;;#ASMSTART
	v_cvt_f32_f16 v178, v99
	;;#ASMEND
	v_and_b32_e32 v99, 0xff00, v15
	v_accvgpr_read_b32 v251, a21
	v_accvgpr_read_b32 v3, a105
	;;#ASMSTART
	v_cvt_f32_f16 v180, v99
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[180:181], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v193, v251 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v182, v99
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[182:183], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a100
	v_mov_b32_e32 v16, v212
	v_mov_b32_e32 v17, v213
	v_mov_b32_e32 v211, v227
	v_accvgpr_read_b32 v3, a101
	v_accvgpr_read_b32 v47, a31
	v_accvgpr_write_b32 a91, v13
	v_pk_fma_f32 v[108:109], v[178:179], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_and_b32_e32 v99, 0xff00, v211
	;;#ASMSTART
	v_cvt_f32_f16 v184, v99
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[184:185], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a96
	v_accvgpr_read_b32 v46, a30
	v_accvgpr_read_b32 v45, a29
	v_accvgpr_write_b32 a29, v115
	v_accvgpr_write_b32 a90, v12
	v_accvgpr_read_b32 v3, a97
	v_accvgpr_read_b32 v12, a92
	v_accvgpr_write_b32 a30, v116
	v_accvgpr_write_b32 a31, v117
	v_pk_fma_f32 v[116:117], v[176:177], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v193, v243 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v186, v99
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[186:187], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v1, v235
	v_accvgpr_read_b32 v13, a93
	v_pk_fma_f32 v[126:127], v[174:175], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v2, v236
	v_mov_b32_e32 v3, v237
	v_and_b32_e32 v99, 0xff00, v1
	;;#ASMSTART
	v_cvt_f32_f16 v188, v99
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[188:189], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a63
	v_accvgpr_read_b32 v12, a88
	v_accvgpr_read_b32 v235, a61
	v_accvgpr_read_b32 v13, a89
	v_pk_fma_f32 v[140:141], v[172:173], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v99, v193, v235 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v190, v99
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[190:191], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v201, a59
	v_accvgpr_read_b32 v12, a84
	v_accvgpr_read_b32 v199, a57
	v_accvgpr_read_b32 v13, a85
	v_pk_fma_f32 v[152:153], v[170:171], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v212, v228
	v_mov_b32_e32 v213, v229
	v_and_b32_e32 v99, 0xff00, v199
	;;#ASMSTART
	v_cvt_f32_f16 v192, v99
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[192:193], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v229, a55
	v_accvgpr_read_b32 v12, a78
	v_accvgpr_read_b32 v227, a53
	v_accvgpr_read_b32 v13, a79
	v_lshrrev_b32_sdwa v99, v193, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v194, v99
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[194:195], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a74
	v_accvgpr_write_b32 a49, v63
	v_accvgpr_read_b32 v35, a41
	v_accvgpr_read_b32 v13, a75
	v_accvgpr_write_b32 a50, v64
	v_accvgpr_write_b32 a51, v65
	v_mov_b32_e32 v54, v220
	v_mov_b32_e32 v55, v221
	v_and_b32_e32 v99, 0xff00, v35
	;;#ASMSTART
	v_cvt_f32_f16 v196, v99
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[196:197], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v221, v73
	v_accvgpr_read_b32 v12, a70
	v_mov_b32_e32 v219, v71
	v_accvgpr_read_b32 v13, a71
	v_lshrrev_b32_sdwa v99, v193, v219 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v198, v99
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[198:199], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v29
	v_lshlrev_b32_sdwa v31, v193, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	scratch_load_dwordx2 v[28:29], off, off offset:1052
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v31
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[98:99], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v5
	v_accvgpr_write_b32 a88, v4
	v_pk_fma_f32 v[4:5], v[106:107], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v5
	v_accvgpr_write_b32 a92, v4
	v_pk_fma_f32 v[4:5], v[0:1], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v5
	v_accvgpr_write_b32 a96, v4
	v_pk_fma_f32 v[4:5], v[122:123], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v5
	v_accvgpr_write_b32 a100, v4
	v_pk_fma_f32 v[4:5], v[124:125], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v5
	v_accvgpr_write_b32 a104, v4
	v_pk_fma_f32 v[4:5], v[138:139], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v5
	v_accvgpr_write_b32 a110, v4
	v_pk_fma_f32 v[4:5], v[146:147], v[68:69], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v5
	v_accvgpr_write_b32 a114, v4
	v_pk_fma_f32 v[4:5], v[154:155], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v5
	v_accvgpr_write_b32 a116, v4
	v_pk_fma_f32 v[4:5], v[156:157], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v5
	v_accvgpr_write_b32 a120, v4
	v_pk_fma_f32 v[4:5], v[158:159], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v5
	v_accvgpr_write_b32 a126, v4
	v_pk_fma_f32 v[4:5], v[160:161], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v5
	v_accvgpr_write_b32 a130, v4
	v_pk_fma_f32 v[4:5], v[162:163], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v5
	v_accvgpr_write_b32 a134, v4
	v_pk_fma_f32 v[4:5], v[164:165], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v5
	v_accvgpr_write_b32 a140, v4
	v_pk_fma_f32 v[4:5], v[166:167], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v5
	v_accvgpr_write_b32 a144, v4
	v_accvgpr_read_b32 v4, a146
	v_accvgpr_read_b32 v5, a147
	v_pk_fma_f32 v[74:75], v[182:183], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a142
	v_accvgpr_read_b32 v5, a143
	v_lshrrev_b32_e32 v90, 16, v227
	v_pk_fma_f32 v[120:121], v[184:185], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a138
	v_lshlrev_b16_e32 v91, 8, v90
	v_lshrrev_b32_e32 v90, 16, v235
	v_accvgpr_read_b32 v5, a139
	v_lshlrev_b16_e32 v99, 8, v90
	v_lshrrev_b32_e32 v90, 16, v243
	v_pk_fma_f32 v[78:79], v[180:181], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[186:187], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a132
	v_lshlrev_b16_e32 v107, 8, v90
	v_lshrrev_b32_e32 v90, 16, v251
	v_accvgpr_read_b32 v5, a133
	v_lshlrev_b16_e32 v115, 8, v90
	v_lshrrev_b32_e32 v90, 16, v207
	v_mov_b32_e32 v232, v26
	v_mov_b32_e32 v25, v21
	v_pk_fma_f32 v[82:83], v[178:179], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[188:189], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a128
	v_lshlrev_b16_e32 v123, 8, v90
	v_lshrrev_b32_e32 v90, 16, v203
	v_mov_b32_e32 v23, v19
	v_accvgpr_read_b32 v5, a129
	v_lshlrev_b16_e32 v139, 8, v90
	v_lshrrev_b32_e32 v90, 16, v53
	v_pk_fma_f32 v[10:11], v[22:23], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[176:177], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[190:191], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a124
	v_lshlrev_b16_e32 v147, 8, v90
	v_lshrrev_b32_e32 v90, 16, v247
	v_accvgpr_write_b32 a79, v11
	v_accvgpr_read_b32 v5, a125
	v_lshlrev_b16_e32 v155, 8, v90
	v_lshrrev_b32_e32 v90, 16, v231
	v_accvgpr_write_b32 a78, v10
	v_pk_fma_f32 v[10:11], v[30:31], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[170:171], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[192:193], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a118
	v_lshlrev_b16_e32 v157, 8, v90
	v_lshrrev_b32_e32 v90, 16, v39
	v_accvgpr_write_b32 a85, v11
	v_accvgpr_read_b32 v5, a119
	v_lshlrev_b16_e32 v159, 8, v90
	v_lshrrev_b32_e32 v90, 16, v57
	v_accvgpr_write_b32 a84, v10
	v_pk_fma_f32 v[148:149], v[194:195], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a10
	v_lshlrev_b16_e32 v161, 8, v90
	v_lshrrev_b32_e32 v90, 16, v129
	v_accvgpr_read_b32 v11, a25
	v_mov_b32_e32 v24, v20
	v_accvgpr_read_b32 v5, a11
	v_lshlrev_b16_e32 v163, 8, v90
	v_lshrrev_b32_e32 v90, 16, v11
	v_accvgpr_read_b32 v21, a7
	v_pk_fma_f32 v[42:43], v[196:197], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a8
	v_lshlrev_b16_e32 v165, 8, v90
	v_lshrrev_b32_e32 v90, 16, v45
	v_accvgpr_read_b32 v19, a5
	v_accvgpr_read_b32 v5, a9
	v_lshlrev_b16_e32 v167, 8, v90
	v_lshrrev_b32_e32 v90, 16, v19
	v_accvgpr_read_b32 v204, a38
	v_pk_fma_f32 v[144:145], v[168:169], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[172:173], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[174:175], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[198:199], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v69, 0xff00, v28
	v_mov_b32_e32 v217, v205
	v_lshlrev_b16_e32 v169, 8, v90
	v_lshlrev_b32_sdwa v90, v193, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b16_e32 v22, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v68, v22
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_mov_b32_e32 v216, v204
	v_mov_b32_e32 v215, v203
	;;#ASMSTART
	v_cvt_f32_f16 v90, v90
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[90:91], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v98, v91
	;;#ASMEND
	v_lshlrev_b32_sdwa v91, v193, v199 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v203, v3
	v_accvgpr_mov_b32 a9, a53
	;;#ASMSTART
	v_cvt_f32_f16 v106, v91
	;;#ASMEND
	v_lshlrev_b32_sdwa v91, v193, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v202, v2
	v_mov_b32_e32 v201, v1
	;;#ASMSTART
	v_cvt_f32_f16 v122, v91
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[122:123], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v228, a54
	v_accvgpr_mov_b32 a10, a54
	v_accvgpr_mov_b32 a11, a55
	v_mov_b32_e32 v31, v231
	v_accvgpr_write_b32 a55, v1
	v_mov_b32_e32 v220, v72
	v_mov_b32_e32 v32, v232
	v_mov_b32_e32 v33, v233
	v_accvgpr_read_b32 v231, a59
	v_accvgpr_write_b32 a54, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v107
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v208, a34
	v_accvgpr_read_b32 v200, a58
	v_lshrrev_b32_e32 v22, 16, v219
	v_mov_b32_e32 v221, v209
	v_accvgpr_read_b32 v230, a58
	v_accvgpr_read_b32 v229, a57
	v_accvgpr_write_b32 a57, v3
	v_accvgpr_read_b32 v252, a22
	v_accvgpr_read_b32 v36, a42
	v_accvgpr_read_b32 v37, a43
	v_accvgpr_write_b32 a41, v251
	v_mov_b32_e32 v220, v208
	v_mov_b32_e32 v219, v207
	v_mov_b32_e32 v205, v247
	v_accvgpr_write_b32 a56, v2
	v_lshlrev_b32_sdwa v91, v193, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v138, v91
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[138:139], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a42, v252
	v_accvgpr_write_b32 a43, v253
	v_mov_b32_e32 v206, v248
	v_mov_b32_e32 v207, v249
	v_mov_b32_e32 v251, v213
	v_accvgpr_write_b32 a59, v3
	v_accvgpr_mov_b32 a21, a61
	v_mov_b32_e32 v250, v212
	v_mov_b32_e32 v249, v211
	v_accvgpr_write_b32 a58, v2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v115
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[146:147], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v213, v17
	v_accvgpr_read_b32 v236, a62
	v_accvgpr_mov_b32 a22, a62
	v_accvgpr_mov_b32 a23, a63
	v_accvgpr_write_b32 a61, v3
	v_mov_b32_e32 v211, v15
	v_accvgpr_write_b32 a60, v2
	v_lshlrev_b32_sdwa v91, v193, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v91
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[154:155], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v3
	v_accvgpr_write_b32 a62, v2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v123
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[156:157], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v3
	v_accvgpr_write_b32 a70, v2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v139
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[160:161], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v3
	v_mov_b32_e32 v212, v16
	v_lshlrev_b32_sdwa v91, v193, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a74, v2
	v_mov_b32_e32 v15, v23
	v_accvgpr_read_b32 v2, a136
	;;#ASMSTART
	v_cvt_f32_f16 v158, v91
	;;#ASMEND
	v_mov_b32_e32 v16, v24
	v_mov_b32_e32 v17, v25
	v_lshlrev_b32_sdwa v91, v193, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v25, a49
	v_accvgpr_read_b32 v3, a137
	;;#ASMSTART
	v_cvt_f32_f16 v162, v91
	;;#ASMEND
	v_lshlrev_b32_sdwa v91, v193, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v91
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[166:167], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a122
	v_accvgpr_read_b32 v9, a237
	v_accvgpr_write_b32 a37, v243
	v_accvgpr_read_b32 v20, a6
	v_accvgpr_write_b32 a7, v5
	v_accvgpr_read_b32 v3, a123
	v_accvgpr_read_b32 v8, a236
	v_accvgpr_write_b32 a38, v244
	v_accvgpr_write_b32 a39, v245
	v_accvgpr_write_b32 a6, v4
	v_pk_fma_f32 v[4:5], v[98:99], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v155
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[168:169], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v247, v9
	v_accvgpr_read_b32 v2, a112
	v_accvgpr_read_b32 v12, a26
	v_accvgpr_read_b32 v13, a27
	v_accvgpr_write_b32 a25, v5
	v_mov_b32_e32 v245, v7
	v_accvgpr_read_b32 v3, a113
	v_accvgpr_write_b32 a24, v4
	v_pk_fma_f32 v[4:5], v[106:107], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v91, v193, v245 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v91
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[170:171], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a108
	v_accvgpr_write_b32 a33, v71
	v_accvgpr_write_b32 a27, v5
	v_accvgpr_read_b32 v3, a109
	v_accvgpr_write_b32 a34, v72
	v_accvgpr_write_b32 a35, v73
	v_accvgpr_write_b32 a26, v4
	;;#ASMSTART
	v_cvt_f32_f16 v114, v99
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[114:115], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v157
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[172:173], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a47
	v_accvgpr_read_b32 v2, a106
	v_accvgpr_read_b32 v71, a45
	v_accvgpr_read_b32 v3, a107
	v_lshlrev_b32_sdwa v91, v193, v71 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v91
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[174:175], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a102
	v_lshlrev_b16_e32 v22, 8, v22
	v_accvgpr_read_b32 v3, a103
	;;#ASMSTART
	v_cvt_f32_f16 v22, v22
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[22:23], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v159
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[176:177], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a98
	v_accvgpr_read_b32 v3, a99
	v_mov_b32_e32 v246, v8
	v_lshlrev_b32_sdwa v91, v193, v239 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v178, v91
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[178:179], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a94
	v_accvgpr_read_b32 v3, a95
	;;#ASMSTART
	v_cvt_f32_f16 v164, v147
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[164:165], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v161
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[180:181], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a90
	v_accvgpr_read_b32 v3, a91
	v_pk_fma_f32 v[96:97], v[158:159], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[162:163], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v91, v193, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v182, v91
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[182:183], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a86
	v_accvgpr_read_b32 v3, a87
	v_accvgpr_write_b32 a53, v5
	;;#ASMSTART
	v_cvt_f32_f16 v184, v163
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[184:185], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a82
	v_accvgpr_write_b32 a52, v4
	v_accvgpr_read_b32 v5, a29
	v_accvgpr_read_b32 v3, a83
	v_lshlrev_b32_sdwa v91, v193, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v186, v91
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[186:187], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a80
	v_accvgpr_read_b32 v3, a81
	;;#ASMSTART
	v_cvt_f32_f16 v188, v165
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v235, a19
	v_accvgpr_read_b32 v2, a76
	v_accvgpr_read_b32 v233, a17
	v_accvgpr_read_b32 v3, a77
	v_lshlrev_b32_sdwa v91, v193, v233 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v190, v91
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[190:191], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a72
	v_accvgpr_read_b32 v3, a73
	;;#ASMSTART
	v_cvt_f32_f16 v192, v167
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[192:193], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v127, a15
	v_accvgpr_read_b32 v2, a68
	v_accvgpr_read_b32 v125, a13
	v_accvgpr_read_b32 v3, a69
	v_lshlrev_b32_sdwa v91, v193, v125 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v91
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[194:195], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a66
	v_accvgpr_read_b32 v3, a67
	v_accvgpr_read_b32 v67, a65
	;;#ASMSTART
	v_cvt_f32_f16 v196, v169
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[196:197], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a1
	v_accvgpr_read_b32 v66, a64
	v_lshlrev_b32_sdwa v91, v193, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v198, v91
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[198:199], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v28
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v28, v193, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v28
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[22:23], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_accvgpr_read_b32 v3, a3
	v_accvgpr_write_b32 a0, v22
	v_accvgpr_write_b32 a1, v23
	v_pk_fma_f32 v[22:23], v[90:91], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v126, a14
	v_accvgpr_write_b32 a14, v22
	v_accvgpr_write_b32 a15, v23
	v_pk_fma_f32 v[22:23], v[98:99], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v234, a18
	v_accvgpr_write_b32 a16, v22
	v_accvgpr_write_b32 a17, v23
	v_pk_fma_f32 v[22:23], v[106:107], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a18, v22
	v_accvgpr_write_b32 a19, v23
	v_pk_fma_f32 v[22:23], v[114:115], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a30
	v_accvgpr_read_b32 v7, a31
	v_accvgpr_write_b32 a29, v23
	v_accvgpr_write_b32 a28, v22
	v_pk_fma_f32 v[22:23], v[122:123], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v23
	v_accvgpr_write_b32 a30, v22
	v_pk_fma_f32 v[22:23], v[0:1], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a46
	v_accvgpr_write_b32 a45, v23
	v_accvgpr_write_b32 a44, v22
	v_pk_fma_f32 v[22:23], v[138:139], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v23
	v_accvgpr_write_b32 a46, v22
	v_pk_fma_f32 v[22:23], v[146:147], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a50
	v_accvgpr_read_b32 v27, a51
	v_accvgpr_write_b32 a49, v23
	v_accvgpr_write_b32 a48, v22
	v_pk_fma_f32 v[22:23], v[154:155], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v23
	v_accvgpr_write_b32 a50, v22
	v_pk_fma_f32 v[22:23], v[156:157], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v23
	v_accvgpr_write_b32 a64, v22
	v_pk_fma_f32 v[22:23], v[158:159], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v23
	v_accvgpr_write_b32 a66, v22
	v_pk_fma_f32 v[22:23], v[160:161], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a69, v23
	v_accvgpr_write_b32 a68, v22
	v_pk_fma_f32 v[22:23], v[162:163], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v23
	v_accvgpr_write_b32 a72, v22
	v_pk_fma_f32 v[22:23], v[164:165], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v23
	v_accvgpr_write_b32 a76, v22
	v_pk_fma_f32 v[22:23], v[166:167], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v23
	v_accvgpr_write_b32 a80, v22
	v_accvgpr_read_b32 v22, a144
	v_accvgpr_read_b32 v23, a145
	v_pk_fma_f32 v[22:23], v[168:169], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v23
	v_accvgpr_write_b32 a82, v22
	v_accvgpr_read_b32 v22, a140
	v_accvgpr_read_b32 v23, a141
	v_pk_fma_f32 v[22:23], v[170:171], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v23
	v_accvgpr_write_b32 a86, v22
	v_accvgpr_read_b32 v22, a134
	v_accvgpr_read_b32 v23, a135
	v_pk_fma_f32 v[22:23], v[172:173], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v23
	v_accvgpr_write_b32 a90, v22
	v_accvgpr_read_b32 v22, a130
	v_accvgpr_read_b32 v23, a131
	v_pk_fma_f32 v[22:23], v[174:175], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v23
	v_accvgpr_write_b32 a94, v22
	v_accvgpr_read_b32 v22, a126
	v_accvgpr_read_b32 v23, a127
	v_pk_fma_f32 v[22:23], v[176:177], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v23
	v_accvgpr_write_b32 a98, v22
	v_accvgpr_read_b32 v22, a120
	v_accvgpr_read_b32 v23, a121
	v_pk_fma_f32 v[22:23], v[178:179], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v23
	v_accvgpr_write_b32 a102, v22
	v_accvgpr_read_b32 v22, a116
	v_accvgpr_read_b32 v23, a117
	v_pk_fma_f32 v[22:23], v[180:181], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v23
	v_accvgpr_write_b32 a106, v22
	v_accvgpr_read_b32 v22, a114
	v_accvgpr_read_b32 v23, a115
	v_pk_fma_f32 v[254:255], v[182:183], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a110
	v_accvgpr_read_b32 v23, a111
	v_pk_fma_f32 v[78:79], v[184:185], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a104
	v_accvgpr_read_b32 v23, a105
	v_pk_fma_f32 v[226:227], v[186:187], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a100
	v_accvgpr_read_b32 v23, a101
	v_pk_fma_f32 v[236:237], v[188:189], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a96
	v_accvgpr_read_b32 v23, a97
	v_pk_fma_f32 v[86:87], v[190:191], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a92
	v_accvgpr_read_b32 v23, a93
	v_pk_fma_f32 v[74:75], v[192:193], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a88
	v_accvgpr_read_b32 v23, a89
	v_pk_fma_f32 v[82:83], v[194:195], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a84
	v_accvgpr_read_b32 v23, a85
	v_pk_fma_f32 v[148:149], v[196:197], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a78
	v_accvgpr_read_b32 v23, a79
	v_accvgpr_read_b32 v93, a35
	v_pk_fma_f32 v[198:199], v[198:199], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v22, 8, v29
	v_accvgpr_read_b32 v91, a33
	v_accvgpr_read_b32 v147, a11
	;;#ASMSTART
	v_cvt_f32_f16 v68, v22
	;;#ASMEND
	v_lshrrev_b32_e32 v22, 24, v91
	v_accvgpr_read_b32 v145, a9
	v_lshlrev_b16_e32 v155, 8, v22
	v_lshrrev_b32_e32 v22, 24, v145
	v_lshlrev_b16_e32 v157, 8, v22
	v_and_b32_e32 v22, 0xff000000, v35
	v_accvgpr_read_b32 v145, a23
	v_lshrrev_b32_e32 v159, 16, v22
	v_and_b32_e32 v22, 0xff000000, v229
	v_accvgpr_read_b32 v143, a21
	v_accvgpr_read_b32 v139, a39
	v_lshrrev_b32_e32 v161, 16, v22
	v_lshrrev_b32_e32 v22, 24, v143
	v_accvgpr_read_b32 v137, a37
	v_lshlrev_b16_e32 v163, 8, v22
	v_lshrrev_b32_e32 v22, 24, v137
	v_lshlrev_b16_e32 v165, 8, v22
	v_and_b32_e32 v22, 0xff000000, v201
	v_mov_b64_e32 v[242:243], v[36:37]
	v_lshrrev_b32_e32 v167, 16, v22
	v_and_b32_e32 v22, 0xff000000, v249
	v_accvgpr_read_b32 v35, a41
	v_lshrrev_b32_e32 v169, 16, v22
	v_lshrrev_b32_e32 v22, 24, v35
	v_lshlrev_b16_e32 v171, 8, v22
	v_lshrrev_b32_e32 v22, 24, v219
	v_lshlrev_b16_e32 v173, 8, v22
	v_and_b32_e32 v22, 0xff000000, v211
	v_lshrrev_b32_e32 v175, 16, v22
	v_and_b32_e32 v22, 0xff000000, v223
	v_lshrrev_b32_e32 v174, 16, v22
	v_lshrrev_b32_e32 v22, 24, v215
	v_lshlrev_b16_e32 v172, 8, v22
	v_lshrrev_b32_e32 v22, 24, v53
	v_lshlrev_b16_e32 v168, 8, v22
	v_and_b32_e32 v22, 0xff000000, v15
	v_lshrrev_b32_e32 v170, 16, v22
	v_and_b32_e32 v22, 0xff000000, v25
	v_lshrrev_b32_e32 v166, 16, v22
	v_lshrrev_b32_e32 v22, 24, v205
	v_lshlrev_b16_e32 v164, 8, v22
	v_lshrrev_b32_e32 v22, 24, v31
	v_lshlrev_b16_e32 v160, 8, v22
	v_and_b32_e32 v22, 0xff000000, v245
	v_lshrrev_b32_e32 v162, 16, v22
	v_and_b32_e32 v22, 0xff000000, v71
	v_lshrrev_b32_e32 v158, 16, v22
	v_lshrrev_b32_e32 v22, 24, v39
	v_lshlrev_b16_e32 v156, 8, v22
	v_lshrrev_b32_e32 v22, 24, v57
	v_lshlrev_b16_e32 v154, 8, v22
	v_and_b32_e32 v22, 0xff000000, v239
	v_lshrrev_b32_e32 v176, 16, v22
	v_and_b32_e32 v22, 0xff000000, v49
	v_lshrrev_b32_e32 v0, 16, v22
	v_lshrrev_b32_e32 v22, 24, v129
	v_lshlrev_b16_e32 v4, 8, v22
	v_lshrrev_b32_e32 v22, 24, v11
	v_lshlrev_b16_e32 v122, 8, v22
	v_and_b32_e32 v22, 0xff000000, v5
	v_accvgpr_write_b32 a13, v7
	v_accvgpr_write_b32 a12, v6
	v_lshrrev_b32_e32 v6, 16, v22
	v_and_b32_e32 v22, 0xff000000, v233
	v_lshrrev_b32_e32 v114, 16, v22
	v_lshrrev_b32_e32 v22, 24, v45
	v_lshlrev_b16_e32 v106, 8, v22
	v_lshrrev_b32_e32 v22, 24, v19
	v_lshlrev_b16_e32 v23, 8, v22
	v_and_b32_e32 v22, 0xff000000, v125
	v_lshrrev_b32_e32 v98, 16, v22
	v_and_b32_e32 v22, 0xff000000, v1
	;;#ASMSTART
	v_cvt_f32_f16 v142, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a74
	v_accvgpr_read_b32 v1, a75
	v_and_b32_e32 v28, 0xff00, v29
	;;#ASMSTART
	v_cvt_f32_f16 v69, v28
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[172:173], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a70
	v_accvgpr_read_b32 v1, a71
	;;#ASMSTART
	v_cvt_f32_f16 v150, v154
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v154, v176
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v176, v173
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[176:177], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a62
	v_accvgpr_read_b32 v1, a63
	;;#ASMSTART
	v_cvt_f32_f16 v178, v175
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[178:179], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a60
	v_accvgpr_read_b32 v1, a61
	;;#ASMSTART
	v_cvt_f32_f16 v124, v6
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[166:167], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v174
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[174:175], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v171
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[180:181], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a58
	v_accvgpr_write_b32 a4, v20
	v_accvgpr_read_b32 v1, a59
	v_accvgpr_write_b32 a5, v21
	;;#ASMSTART
	v_cvt_f32_f16 v182, v169
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[182:183], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a56
	v_accvgpr_read_b32 v1, a57
	v_mov_b64_e32 v[228:229], v[26:27]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[164:165], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v165
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[184:185], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a54
	v_accvgpr_read_b32 v1, a55
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[162:163], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v167
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a52
	v_accvgpr_read_b32 v1, a53
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[160:161], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v163
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_read_b32 v1, a27
	v_accvgpr_write_b32 a3, v3
	v_pk_fma_f32 v[2:3], v[142:143], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[158:159], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v161
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_accvgpr_read_b32 v1, a25
	v_lshrrev_b32_e32 v22, 16, v22
	;;#ASMSTART
	v_cvt_f32_f16 v28, v23
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[28:29], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v98
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[94:95], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v106
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[102:103], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v114
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[110:111], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v122
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[118:119], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v157
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v25, a1
	;;#ASMSTART
	v_cvt_f32_f16 v22, v22
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[22:23], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a7
	v_lshrrev_b32_e32 v23, 16, v29
	v_accvgpr_read_b32 v24, a0
	v_pk_fma_f32 v[128:129], v[124:125], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v4
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[134:135], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[150:151], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[154:155], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[156:157], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[168:169], v[68:69], v[208:209] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[170:171], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v159
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v196, v155
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[196:197], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v29, v193, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v23, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v69, v29
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v23
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[118:119], v[68:69], v[236:237] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[196:197], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[24:25], off, off offset:1332
	v_pk_fma_f32 v[0:1], v[22:23], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v144, a22
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[28:29], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_write_b32 a22, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v1
	v_accvgpr_write_b32 a24, v0
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v1, a107
	v_pk_fma_f32 v[52:53], v[150:151], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a102
	v_accvgpr_read_b32 v1, a103
	v_pk_fma_f32 v[204:205], v[154:155], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_accvgpr_read_b32 v1, a99
	v_pk_fma_f32 v[18:19], v[156:157], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_accvgpr_read_b32 v1, a95
	v_pk_fma_f32 v[208:209], v[158:159], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v1, a91
	v_pk_fma_f32 v[210:211], v[160:161], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v1, a87
	v_mov_b64_e32 v[200:201], v[212:213]
	v_pk_fma_f32 v[212:213], v[162:163], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_accvgpr_read_b32 v1, a83
	v_pk_fma_f32 v[232:233], v[164:165], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_accvgpr_read_b32 v1, a81
	v_pk_fma_f32 v[198:199], v[166:167], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_accvgpr_read_b32 v1, a77
	v_pk_fma_f32 v[44:45], v[134:135], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[168:169], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a72
	v_accvgpr_read_b32 v1, a73
	v_pk_fma_f32 v[74:75], v[170:171], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_accvgpr_read_b32 v1, a69
	v_mov_b64_e32 v[248:249], v[72:73]
	v_pk_fma_f32 v[72:73], v[172:173], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_accvgpr_read_b32 v1, a67
	v_pk_fma_f32 v[70:71], v[174:175], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_accvgpr_read_b32 v1, a65
	v_pk_fma_f32 v[28:29], v[176:177], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a50
	v_accvgpr_read_b32 v1, a51
	v_pk_fma_f32 v[48:49], v[142:143], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[178:179], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a48
	v_accvgpr_read_b32 v1, a49
	v_pk_fma_f32 v[22:23], v[180:181], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a46
	v_accvgpr_read_b32 v224, a176
	v_accvgpr_read_b32 v1, a47
	v_mov_b64_e32 v[222:223], v[224:225]
	v_mov_b64_e32 v[224:225], v[16:17]
	v_pk_fma_f32 v[16:17], v[182:183], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a44
	v_accvgpr_read_b32 v1, a45
	v_pk_fma_f32 v[14:15], v[184:185], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_read_b32 v146, a10
	v_accvgpr_write_b32 a10, v12
	v_accvgpr_read_b32 v1, a31
	v_accvgpr_write_b32 a11, v13
	v_pk_fma_f32 v[12:13], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a28
	v_accvgpr_read_b32 v1, a29
	v_pk_fma_f32 v[10:11], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a18
	v_accvgpr_read_b32 v1, a19
	v_pk_fma_f32 v[4:5], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[8:9], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v92, a34
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[252:253], v[94:95], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[110:111], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[124:125], v[68:69], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v68, 8, v24
	v_and_b32_e32 v69, 0xff00, v24
	v_lshlrev_b16_e32 v82, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[82:83], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v83, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v86, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v94, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v102, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v144
	v_accvgpr_read_b32 v138, a38
	;;#ASMSTART
	v_cvt_f32_f16 v110, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v118, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v138
	v_accvgpr_read_b32 v36, a42
	;;#ASMSTART
	v_cvt_f32_f16 v124, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v250
	;;#ASMSTART
	v_cvt_f32_f16 v134, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v142, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v200
	;;#ASMSTART
	v_cvt_f32_f16 v150, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v220
	;;#ASMSTART
	v_cvt_f32_f16 v154, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v156, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v216
	;;#ASMSTART
	v_cvt_f32_f16 v158, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v160, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v162, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v228
	;;#ASMSTART
	v_cvt_f32_f16 v164, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v206
	;;#ASMSTART
	v_cvt_f32_f16 v166, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v246
	;;#ASMSTART
	v_cvt_f32_f16 v168, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v170, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v248
	;;#ASMSTART
	v_cvt_f32_f16 v172, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v40
	v_accvgpr_write_b32 a8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v174, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v240
	v_accvgpr_write_b32 a9, v145
	v_pk_fma_f32 v[144:145], v[174:175], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v58
	v_mov_b64_e32 v[56:57], v[50:51]
	v_mov_b64_e32 v[226:227], v[92:93]
	v_pk_fma_f32 v[92:93], v[134:135], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[176:177], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v56
	v_mov_b64_e32 v[42:43], v[130:131]
	v_accvgpr_read_b32 v21, a13
	;;#ASMSTART
	v_cvt_f32_f16 v180, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v42
	v_accvgpr_read_b32 v20, a12
	v_accvgpr_read_b32 v51, a11
	;;#ASMSTART
	v_cvt_f32_f16 v182, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v20
	v_accvgpr_read_b32 v50, a10
	v_accvgpr_read_b32 v37, a43
	v_accvgpr_write_b32 a14, v36
	;;#ASMSTART
	v_cvt_f32_f16 v184, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v50
	v_accvgpr_write_b32 a15, v37
	v_pk_fma_f32 v[36:37], v[164:165], v[68:69], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v234
	v_mov_b64_e32 v[6:7], v[46:47]
	v_accvgpr_write_b32 a6, v146
	;;#ASMSTART
	v_cvt_f32_f16 v188, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v6
	v_accvgpr_write_b32 a7, v147
	v_pk_fma_f32 v[146:147], v[180:181], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[184:185], v[68:69], v[128:129] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v83
	;;#ASMEND
	v_lshlrev_b32_e32 v83, 8, v126
	v_accvgpr_read_b32 v2, a4
	v_accvgpr_read_b32 v129, a3
	;;#ASMSTART
	v_cvt_f32_f16 v192, v83
	;;#ASMEND
	v_lshlrev_b16_e32 v83, 8, v2
	v_accvgpr_read_b32 v128, a2
	v_pk_fma_f32 v[62:63], v[86:87], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[94:95], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[102:103], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[110:111], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[118:119], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[244:245], v[138:139]
	v_pk_fma_f32 v[88:89], v[124:125], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[142:143], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[150:151], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[154:155], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[156:157], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[158:159], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[160:161], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[162:163], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[166:167], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[168:169], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[170:171], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[172:173], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[178:179], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[182:183], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[186:187], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[188:189], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[190:191], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[192:193], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v83
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[194:195], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v83, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v196, v83
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[196:197], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v24
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v26, v193, v24 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v26
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[86:87], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v1
	v_accvgpr_write_b32 a26, v0
	v_pk_fma_f32 v[0:1], v[94:95], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a29, v1
	v_accvgpr_write_b32 a28, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[110:111], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a22
	v_accvgpr_write_b32 a31, v1
	v_accvgpr_read_b32 v11, a23
	v_accvgpr_write_b32 a30, v0
	v_pk_fma_f32 v[86:87], v[142:143], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[154:155], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_pk_fma_f32 v[28:29], v[194:195], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a20
	v_pk_fma_f32 v[26:27], v[82:83], v[68:69], v[236:237] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a25
	v_accvgpr_read_b32 v11, a21
	v_accvgpr_read_b32 v3, a5
	v_accvgpr_write_b32 a0, v26
	v_pk_fma_f32 v[110:111], v[118:119], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[124:125], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[134:135], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[150:151], v[68:69], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[156:157], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[158:159], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[160:161], v[68:69], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[162:163], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[164:165], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[166:167], v[68:69], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[168:169], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[170:171], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[172:173], v[68:69], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[174:175], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[176:177], v[68:69], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[178:179], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[180:181], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[182:183], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[184:185], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[186:187], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[188:189], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[192:193], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[196:197], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v25
	v_lshrrev_b32_sdwa v82, v193, v2 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a1, v27
	v_lshlrev_b16_e32 v26, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v68, v26
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_accvgpr_read_b32 v75, a5
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[82:83], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v74, a4
	v_accvgpr_write_b32 a5, v3
	v_and_b32_e32 v83, 0xff00, v126
	v_accvgpr_write_b32 a4, v2
	;;#ASMSTART
	v_cvt_f32_f16 v90, v83
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[90:91], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v83, v193, v6 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a11, v3
	;;#ASMSTART
	v_cvt_f32_f16 v98, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v234
	v_and_b32_e32 v26, 0xff00, v128
	v_accvgpr_write_b32 a10, v2
	v_pk_fma_f32 v[2:3], v[98:99], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v50 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v26, v26
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[26:27], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[106:107], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v114, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v20
	v_pk_fma_f32 v[118:119], v[114:115], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v122, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v42 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v255, a3
	;;#ASMSTART
	v_cvt_f32_f16 v124, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v56
	v_accvgpr_read_b32 v254, a2
	v_accvgpr_write_b32 a2, v10
	v_pk_fma_f32 v[134:135], v[124:125], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v58 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a3, v11
	v_mov_b64_e32 v[10:11], v[46:47]
	v_mov_b64_e32 v[48:49], v[56:57]
	v_pk_fma_f32 v[56:57], v[138:139], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v240
	v_mov_b64_e32 v[46:47], v[40:41]
	v_pk_fma_f32 v[150:151], v[146:147], v[68:69], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v46 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v154, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v248
	v_mov_b64_e32 v[208:209], v[32:33]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v208 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v158, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v246
	;;#ASMSTART
	v_cvt_f32_f16 v160, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v162, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v228
	;;#ASMSTART
	v_cvt_f32_f16 v164, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v54 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v166, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v224
	v_mov_b64_e32 v[236:237], v[216:217]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v170, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v222
	;;#ASMSTART
	v_cvt_f32_f16 v172, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v220 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v174, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v200
	v_accvgpr_read_b32 v6, a14
	;;#ASMSTART
	v_cvt_f32_f16 v176, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v6 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v178, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v180, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v244 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[196:197], v[202:203]
	v_accvgpr_read_b32 v233, a9
	v_accvgpr_write_b32 a16, v242
	;;#ASMSTART
	v_cvt_f32_f16 v182, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v196
	v_accvgpr_read_b32 v232, a8
	v_accvgpr_write_b32 a17, v243
	v_accvgpr_write_b32 a13, v3
	;;#ASMSTART
	v_cvt_f32_f16 v184, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[128:129], v[126:127]
	v_accvgpr_write_b32 a12, v2
	v_pk_fma_f32 v[126:127], v[162:163], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v230
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v215, a17
	;;#ASMSTART
	v_cvt_f32_f16 v188, v83
	;;#ASMEND
	v_lshrrev_b32_sdwa v83, v193, v2 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v214, a16
	;;#ASMSTART
	v_cvt_f32_f16 v190, v83
	;;#ASMEND
	v_and_b32_e32 v83, 0xff00, v214
	v_pk_fma_f32 v[130:131], v[122:123], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[152:153], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[154:155], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[156:157], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[158:159], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[160:161], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[164:165], v[68:69], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[166:167], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[168:169], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[170:171], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[172:173], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[174:175], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[176:177], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[178:179], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[180:181], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[182:183], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[184:185], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[186:187], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[188:189], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[190:191], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v83
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[192:193], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v83, v193, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v194, v83
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[194:195], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v25
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v27, v193, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v27
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[98:99], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a28
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_read_b32 v25, a29
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[106:107], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[176:177], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[190:191], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a26
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_read_b32 v25, a27
	v_mov_b64_e32 v[242:243], v[240:241]
	v_accvgpr_write_b32 a22, v0
	v_pk_fma_f32 v[0:1], v[114:115], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[158:159], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[192:193], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a1
	v_accvgpr_write_b32 a25, v1
	v_accvgpr_read_b32 v24, a0
	v_accvgpr_write_b32 a24, v0
	v_pk_fma_f32 v[0:1], v[122:123], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[186:187], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[194:195], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[24:25], off, off offset:1044
	v_pk_fma_f32 v[22:23], v[26:27], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a15
	v_accvgpr_write_b32 a14, v22
	v_accvgpr_write_b32 a15, v23
	v_pk_fma_f32 v[22:23], v[82:83], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a16, v22
	v_accvgpr_write_b32 a17, v23
	v_pk_fma_f32 v[22:23], v[90:91], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[162:163], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a30
	v_accvgpr_write_b32 a18, v22
	v_pk_fma_f32 v[28:29], v[164:165], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[166:167], v[68:69], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a31
	v_lshrrev_b32_e32 v78, 16, v226
	v_lshrrev_b32_e32 v79, 16, v2
	v_accvgpr_read_b32 v3, a7
	v_accvgpr_write_b32 a19, v23
	v_pk_fma_f32 v[32:33], v[124:125], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[138:139], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[146:147], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[152:153], v[68:69], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[154:155], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[156:157], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[160:161], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[168:169], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[170:171], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[172:173], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[174:175], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[178:179], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[180:181], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[182:183], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[184:185], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[188:189], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v78, 8, v78
	v_lshlrev_b16_e32 v79, 8, v79
	v_lshrrev_b32_e32 v82, 16, v232
	v_lshlrev_b16_e32 v83, 8, v82
	v_lshrrev_b32_e32 v82, 16, v244
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v90, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v91, 8, v82
	v_lshrrev_b32_e32 v82, 16, v6
	v_lshlrev_b16_e32 v99, 8, v82
	v_lshrrev_b32_e32 v82, 16, v220
	v_lshlrev_b16_e32 v107, 8, v82
	v_lshrrev_b32_e32 v82, 16, v236
	v_lshlrev_b16_e32 v115, 8, v82
	v_lshrrev_b32_e32 v82, 16, v54
	v_lshlrev_b16_e32 v123, 8, v82
	v_lshrrev_b32_e32 v82, 16, v206
	v_lshlrev_b16_e32 v139, 8, v82
	v_lshrrev_b32_e32 v82, 16, v208
	v_lshlrev_b16_e32 v147, 8, v82
	v_lshrrev_b32_e32 v82, 16, v46
	v_lshlrev_b16_e32 v153, 8, v82
	v_lshrrev_b32_e32 v82, 16, v58
	v_lshlrev_b16_e32 v155, 8, v82
	v_lshrrev_b32_e32 v82, 16, v42
	v_lshlrev_b16_e32 v157, 8, v82
	v_lshrrev_b32_e32 v82, 16, v50
	v_lshlrev_b16_e32 v159, 8, v82
	v_lshrrev_b32_e32 v82, 16, v10
	v_lshlrev_b16_e32 v161, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v188, v161
	;;#ASMEND
	v_lshrrev_b32_e32 v82, 16, v74
	v_lshlrev_b16_e32 v163, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v192, v163
	;;#ASMEND
	v_lshlrev_b32_sdwa v82, v193, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v106, v83
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v122, v91
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v138, v99
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v152, v107
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v156, v115
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v160, v123
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v164, v139
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v168, v147
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v172, v153
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v68, 8, v24
	v_and_b32_e32 v69, 0xff00, v24
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[78:79], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v79, v193, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v98, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v196 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v114, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v200 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v228 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v246 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v166, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v170, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v174, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v178, v79
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[178:179], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v57, a13
	v_accvgpr_read_b32 v56, a12
	v_lshlrev_b32_sdwa v79, v193, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[102:103], v[188:189], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v57, a11
	;;#ASMSTART
	v_cvt_f32_f16 v182, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v234 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v56, a10
	;;#ASMSTART
	v_cvt_f32_f16 v186, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v128 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v190, v79
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[190:191], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v57, a5
	v_accvgpr_read_b32 v56, a4
	v_pk_fma_f32 v[86:87], v[192:193], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v57, a3
	v_accvgpr_read_b32 v56, a2
	v_pk_fma_f32 v[64:65], v[82:83], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[90:91], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[98:99], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[106:107], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[114:115], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[122:123], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[124:125], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[138:139], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[146:147], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[152:153], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[154:155], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[156:157], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[158:159], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[160:161], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[162:163], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[164:165], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[166:167], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[168:169], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[170:171], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[172:173], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[174:175], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v155
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[176:177], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v157
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[180:181], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[182:183], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v159
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[184:185], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[186:187], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v79, v193, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v194, v79
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[194:195], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v24
	v_accvgpr_read_b32 v217, a7
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v69, v193, v24 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_accvgpr_read_b32 v216, a6
	v_accvgpr_write_b32 a0, v2
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[78:79], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v78, 24, v226
	v_accvgpr_write_b32 a1, v3
	v_mov_b64_e32 v[2:3], v[214:215]
	v_lshlrev_b16_e32 v79, 8, v78
	v_lshrrev_b32_e32 v78, 24, v216
	v_pk_fma_f32 v[238:239], v[98:99], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[114:115], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[122:123], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[124:125], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[138:139], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[152:153], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v153, 8, v78
	v_and_b32_e32 v78, 0xff000000, v2
	v_pk_fma_f32 v[70:71], v[154:155], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v155, 16, v78
	v_and_b32_e32 v78, 0xff000000, v230
	v_pk_fma_f32 v[72:73], v[156:157], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v157, 16, v78
	v_lshrrev_b32_e32 v78, 24, v232
	v_accvgpr_write_b32 a2, v56
	v_pk_fma_f32 v[252:253], v[158:159], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v159, 8, v78
	v_lshrrev_b32_e32 v78, 24, v244
	v_accvgpr_write_b32 a3, v57
	v_pk_fma_f32 v[56:57], v[82:83], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[160:161], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v161, 8, v78
	v_and_b32_e32 v78, 0xff000000, v196
	v_accvgpr_write_b32 a6, v56
	v_pk_fma_f32 v[212:213], v[162:163], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v163, 16, v78
	v_and_b32_e32 v78, 0xff000000, v250
	v_accvgpr_write_b32 a7, v57
	v_pk_fma_f32 v[56:57], v[164:165], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v165, 16, v78
	v_lshrrev_b32_e32 v78, 24, v6
	v_pk_fma_f32 v[218:219], v[166:167], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v167, 8, v78
	v_lshrrev_b32_e32 v78, 24, v220
	v_pk_fma_f32 v[40:41], v[168:169], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v169, 8, v78
	v_and_b32_e32 v78, 0xff000000, v200
	v_pk_fma_f32 v[210:211], v[170:171], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v171, 16, v78
	v_and_b32_e32 v78, 0xff000000, v222
	v_lshrrev_b32_e32 v170, 16, v78
	v_lshrrev_b32_e32 v78, 24, v236
	v_lshlrev_b16_e32 v168, 8, v78
	v_lshrrev_b32_e32 v78, 24, v54
	v_lshlrev_b16_e32 v164, 8, v78
	v_and_b32_e32 v78, 0xff000000, v224
	v_mov_b64_e32 v[36:37], v[206:207]
	v_lshrrev_b32_e32 v166, 16, v78
	v_and_b32_e32 v78, 0xff000000, v228
	v_lshrrev_b32_e32 v162, 16, v78
	v_lshrrev_b32_e32 v78, 24, v36
	v_lshlrev_b16_e32 v160, 8, v78
	v_lshrrev_b32_e32 v78, 24, v208
	v_lshlrev_b16_e32 v156, 8, v78
	v_and_b32_e32 v78, 0xff000000, v246
	v_pk_fma_f32 v[206:207], v[176:177], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[182:183], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_lshrrev_b32_e32 v158, 16, v78
	v_and_b32_e32 v78, 0xff000000, v248
	v_accvgpr_read_b32 v1, a25
	v_lshrrev_b32_e32 v154, 16, v78
	v_lshrrev_b32_e32 v78, 24, v46
	v_pk_fma_f32 v[38:39], v[90:91], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[184:185], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a22
	v_lshlrev_b16_e32 v152, 8, v78
	v_lshrrev_b32_e32 v78, 24, v58
	v_accvgpr_write_b32 a8, v38
	v_pk_fma_f32 v[82:83], v[146:147], v[68:69], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a23
	v_lshlrev_b16_e32 v146, 8, v78
	v_and_b32_e32 v78, 0xff000000, v242
	v_accvgpr_write_b32 a9, v39
	v_pk_fma_f32 v[204:205], v[172:173], v[68:69], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[180:181], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[186:187], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a20
	v_lshrrev_b32_e32 v172, 16, v78
	v_and_b32_e32 v78, 0xff000000, v48
	v_accvgpr_read_b32 v1, a21
	v_lshrrev_b32_e32 v138, 16, v78
	v_lshrrev_b32_e32 v78, 24, v42
	v_pk_fma_f32 v[214:215], v[174:175], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[188:189], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a18
	v_lshlrev_b16_e32 v124, 8, v78
	v_lshrrev_b32_e32 v78, 24, v50
	v_accvgpr_read_b32 v1, a19
	v_lshlrev_b16_e32 v114, 8, v78
	v_and_b32_e32 v78, 0xff000000, v20
	v_pk_fma_f32 v[28:29], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_lshrrev_b32_e32 v122, 16, v78
	v_and_b32_e32 v78, 0xff000000, v234
	v_pk_fma_f32 v[4:5], v[106:107], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a17
	v_lshrrev_b32_e32 v106, 16, v78
	v_lshrrev_b32_e32 v78, 24, v10
	v_lshrrev_b32_e32 v24, 24, v74
	v_pk_fma_f32 v[26:27], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_lshlrev_b16_e32 v98, 8, v78
	v_lshlrev_b16_e32 v78, 8, v24
	v_and_b32_e32 v24, 0xff000000, v128
	v_accvgpr_read_b32 v1, a15
	v_lshrrev_b32_e32 v90, 16, v24
	v_and_b32_e32 v24, 0xff000000, v254
	v_pk_fma_f32 v[44:45], v[178:179], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[194:195], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v25
	v_and_b32_e32 v69, 0xff00, v25
	v_lshrrev_b32_e32 v24, 16, v24
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[24:25], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_read_b32 v1, a1
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[78:79], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v90
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[86:87], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v98
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[94:95], v[68:69], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v106
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[102:103], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v114
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[110:111], v[68:69], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v122
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[118:119], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[124:125], v[68:69], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v138
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[134:135], v[68:69], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v146
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[142:143], v[68:69], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v172
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[150:151], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[152:153], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[154:155], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[156:157], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[158:159], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[160:161], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[162:163], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[164:165], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[166:167], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[168:169], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[170:171], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v169
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[172:173], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v171
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[174:175], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v167
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[176:177], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v165
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v161
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[180:181], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v163
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[182:183], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v159
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v157
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v153
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v155
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v79
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v25
	v_lshlrev_b32_sdwa v69, v193, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[24:25], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	v_pk_fma_f32 v[0:1], v[78:79], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[78:79], off, off offset:1020
	v_accvgpr_read_b32 v25, a9
	v_accvgpr_read_b32 v24, a8
	v_pk_fma_f32 v[26:27], v[166:167], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[188:189], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a7
	v_accvgpr_write_b32 a11, v1
	v_accvgpr_read_b32 v24, a6
	v_accvgpr_write_b32 a10, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[154:155], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[158:159], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[190:191], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a3
	v_accvgpr_read_b32 v24, a2
	v_pk_fma_f32 v[28:29], v[86:87], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[94:95], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[102:103], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[110:111], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[118:119], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[124:125], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[134:135], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[150:151], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[152:153], v[68:69], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[156:157], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[160:161], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[162:163], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[164:165], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[168:169], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[170:171], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[172:173], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[174:175], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[176:177], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[178:179], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[180:181], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[182:183], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[184:185], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[186:187], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[192:193], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v24, 8, v78
	v_and_b32_e32 v69, 0xff00, v78
	v_mov_b64_e32 v[194:195], v[78:79]
	v_lshlrev_b32_e32 v78, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v68, v24
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[78:79], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v79, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v86, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v94, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v102, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v197
	;;#ASMSTART
	v_cvt_f32_f16 v110, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v245
	;;#ASMSTART
	v_cvt_f32_f16 v118, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v251
	;;#ASMSTART
	v_cvt_f32_f16 v124, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v134, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v201
	;;#ASMSTART
	v_cvt_f32_f16 v142, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v150, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v152, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v154, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v156, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v158, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v160, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v162, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v164, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v166, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v168, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v47
	;;#ASMSTART
	v_cvt_f32_f16 v170, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v172, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v59
	;;#ASMSTART
	v_cvt_f32_f16 v174, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v176, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v178, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v21
	;;#ASMSTART
	v_cvt_f32_f16 v180, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v182, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v184, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v186, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v129
	;;#ASMSTART
	v_cvt_f32_f16 v188, v79
	;;#ASMEND
	v_lshlrev_b16_e32 v79, 8, v75
	;;#ASMSTART
	v_cvt_f32_f16 v190, v79
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v67, a5
	v_lshlrev_b16_e32 v24, 8, v227
	v_accvgpr_read_b32 v66, a4
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[24:25], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[86:87], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[94:95], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[102:103], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[110:111], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[118:119], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[124:125], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[134:135], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[142:143], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[150:151], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[152:153], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[154:155], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[156:157], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[158:159], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[160:161], v[68:69], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[162:163], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[164:165], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[166:167], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[168:169], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[170:171], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[172:173], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[174:175], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[178:179], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[180:181], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[182:183], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[188:189], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v79, 8, v255
	;;#ASMSTART
	v_cvt_f32_f16 v192, v79
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[192:193], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v194
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v69, v193, v194 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[24:25], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v24
	v_accvgpr_write_b32 a3, v25
	v_pk_fma_f32 v[24:25], v[78:79], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[164:165], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[168:169], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[174:175], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_write_b32 a4, v24
	v_accvgpr_read_b32 v1, a11
	v_accvgpr_write_b32 a5, v25
	v_pk_fma_f32 v[24:25], v[86:87], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[94:95], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[156:157], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[190:191], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	v_accvgpr_write_b32 a8, v8
	v_accvgpr_read_b32 v1, a1
	v_accvgpr_write_b32 a6, v24
	v_accvgpr_write_b32 a9, v9
	v_pk_fma_f32 v[238:239], v[102:103], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[110:111], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[118:119], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[124:125], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[134:135], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[142:143], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[150:151], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[152:153], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[154:155], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[158:159], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[160:161], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[162:163], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[166:167], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[170:171], v[68:69], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[172:173], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[176:177], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[178:179], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[180:181], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[182:183], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[184:185], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[186:187], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[188:189], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[192:193], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v69, 0xff00, v195
	v_lshrrev_b32_sdwa v78, v193, v75 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a7, v25
	v_lshlrev_b16_e32 v24, 8, v195
	;;#ASMSTART
	v_cvt_f32_f16 v68, v24
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[78:79], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_and_b32_e32 v79, 0xff00, v129
	;;#ASMSTART
	v_cvt_f32_f16 v86, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v11 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v94, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v235
	;;#ASMSTART
	v_cvt_f32_f16 v102, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v51 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v110, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v21
	;;#ASMSTART
	v_cvt_f32_f16 v118, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v43 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v124, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v49
	;;#ASMSTART
	v_cvt_f32_f16 v134, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v59 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v243
	;;#ASMSTART
	v_cvt_f32_f16 v150, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v47 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v249
	;;#ASMSTART
	v_cvt_f32_f16 v154, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v209 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v156, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v247
	;;#ASMSTART
	v_cvt_f32_f16 v158, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v37 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v160, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v229
	;;#ASMSTART
	v_cvt_f32_f16 v162, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v164, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v225
	;;#ASMSTART
	v_cvt_f32_f16 v166, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v237 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v223
	;;#ASMSTART
	v_cvt_f32_f16 v170, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v221 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v172, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v201
	;;#ASMSTART
	v_cvt_f32_f16 v174, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v7 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v251
	;;#ASMSTART
	v_cvt_f32_f16 v178, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v245 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v197
	;;#ASMSTART
	v_cvt_f32_f16 v182, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v186, v79
	;;#ASMEND
	v_lshrrev_b32_sdwa v79, v193, v217 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_and_b32_e32 v24, 0xff00, v255
	;;#ASMSTART
	v_cvt_f32_f16 v188, v79
	;;#ASMEND
	v_and_b32_e32 v79, 0xff00, v3
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[24:25], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[86:87], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[94:95], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[102:103], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[110:111], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[118:119], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[124:125], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[134:135], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[142:143], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[150:151], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[152:153], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[154:155], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[156:157], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[158:159], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[160:161], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[162:163], v[68:69], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[164:165], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[166:167], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[168:169], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[170:171], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[172:173], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[174:175], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[176:177], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[178:179], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[180:181], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[182:183], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[184:185], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[186:187], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[188:189], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v79
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v79, v193, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v79
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v195
	v_lshlrev_b32_sdwa v69, v193, v195 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v68, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[24:25], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v1
	v_accvgpr_write_b32 a14, v0
	v_pk_fma_f32 v[0:1], v[78:79], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a16, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[152:153], v[68:69], v[204:205] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[204:205], off, off offset:996
	v_lshrrev_b32_e32 v78, 16, v217
	v_lshlrev_b16_e32 v79, 8, v78
	v_lshrrev_b32_e32 v78, 16, v233
	v_pk_fma_f32 v[28:29], v[86:87], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v87, 8, v78
	v_lshrrev_b32_e32 v78, 16, v245
	v_pk_fma_f32 v[30:31], v[94:95], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v95, 8, v78
	v_lshrrev_b32_e32 v78, 16, v7
	v_pk_fma_f32 v[32:33], v[102:103], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v103, 8, v78
	v_lshrrev_b32_e32 v78, 16, v221
	v_pk_fma_f32 v[34:35], v[110:111], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v111, 8, v78
	v_lshrrev_b32_e32 v78, 16, v237
	v_pk_fma_f32 v[52:53], v[118:119], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v119, 8, v78
	v_lshrrev_b32_e32 v78, 16, v55
	v_pk_fma_f32 v[44:45], v[134:135], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v135, 8, v78
	v_lshrrev_b32_e32 v78, 16, v37
	v_lshlrev_b16_e32 v143, 8, v78
	v_lshrrev_b32_e32 v78, 16, v209
	v_pk_fma_f32 v[214:215], v[150:151], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a7
	v_lshlrev_b16_e32 v151, 8, v78
	v_lshrrev_b32_e32 v78, 16, v47
	v_accvgpr_read_b32 v24, a6
	v_lshlrev_b16_e32 v153, 8, v78
	v_lshrrev_b32_e32 v78, 16, v59
	v_pk_fma_f32 v[212:213], v[154:155], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[166:167], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[188:189], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a5
	v_lshlrev_b16_e32 v155, 8, v78
	v_lshrrev_b32_e32 v78, 16, v43
	v_pk_fma_f32 v[40:41], v[156:157], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a4
	v_lshlrev_b16_e32 v157, 8, v78
	v_lshrrev_b32_e32 v78, 16, v51
	v_pk_fma_f32 v[218:219], v[158:159], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[164:165], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[174:175], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a8
	v_pk_fma_f32 v[210:211], v[190:191], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a3
	v_lshlrev_b16_e32 v159, 8, v78
	v_lshrrev_b32_e32 v78, 16, v11
	v_pk_fma_f32 v[240:241], v[160:161], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v9, a9
	v_accvgpr_read_b32 v24, a2
	v_lshlrev_b16_e32 v161, 8, v78
	v_lshrrev_b32_e32 v78, 16, v75
	v_pk_fma_f32 v[38:39], v[124:125], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[162:163], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[168:169], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[170:171], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[172:173], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[176:177], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[178:179], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[180:181], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[182:183], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[184:185], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[186:187], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[192:193], v[68:69], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v163, 8, v78
	v_lshlrev_b32_sdwa v78, v193, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v86, v79
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v102, v87
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v118, v95
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v134, v103
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v150, v111
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v154, v119
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v158, v135
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v162, v143
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v166, v151
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v170, v153
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v174, v155
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v69, 0xff00, v204
	v_lshlrev_b16_e32 v24, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v68, v24
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[78:79], v[68:69], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v79, v193, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v94, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v197 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v110, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v201 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v152, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v225 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v229 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v247 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshrrev_b32_e32 v24, 16, v227
	;;#ASMSTART
	v_cvt_f32_f16 v172, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v176, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[24:25], v[68:69], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a0, v64
	v_accvgpr_write_b32 a2, v62
	;;#ASMSTART
	v_cvt_f32_f16 v184, v79
	;;#ASMEND
	v_lshlrev_b32_sdwa v79, v193, v129 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a1, v65
	v_accvgpr_write_b32 a3, v63
	v_pk_fma_f32 v[64:65], v[86:87], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[94:95], v[68:69], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[102:103], v[68:69], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[110:111], v[68:69], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[118:119], v[68:69], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[124:125], v[68:69], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[134:135], v[68:69], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[142:143], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[150:151], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[152:153], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[154:155], v[68:69], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[156:157], v[68:69], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[158:159], v[68:69], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[160:161], v[68:69], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[162:163], v[68:69], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[164:165], v[68:69], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[166:167], v[68:69], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[168:169], v[68:69], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[170:171], v[68:69], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[172:173], v[68:69], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[174:175], v[68:69], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[68:69], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v157
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[178:179], v[68:69], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[180:181], v[68:69], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v159
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[182:183], v[68:69], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v161
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[186:187], v[68:69], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v79
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[188:189], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v163
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v79, v193, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v79
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[192:193], v[68:69], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 16, v204
	v_lshlrev_b16_e32 v68, 8, v68
	v_lshlrev_b32_sdwa v69, v193, v204 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v69, v69
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[24:25], v[68:69], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a4, v24
	v_pk_fma_f32 v[8:9], v[94:95], v[68:69], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[110:111], v[68:69], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[118:119], v[68:69], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[124:125], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[134:135], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[150:151], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a17
	v_accvgpr_write_b32 a5, v25
	v_pk_fma_f32 v[24:25], v[78:79], v[68:69], v[210:211] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a11, v9
	v_accvgpr_read_b32 v22, a16
	v_accvgpr_write_b32 a6, v24
	v_accvgpr_write_b32 a10, v8
	v_pk_fma_f32 v[4:5], v[102:103], v[68:69], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[156:157], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[190:191], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a15
	v_accvgpr_write_b32 a7, v25
	v_pk_fma_f32 v[24:25], v[86:87], v[68:69], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v5
	v_accvgpr_read_b32 v22, a14
	v_accvgpr_write_b32 a8, v24
	v_accvgpr_write_b32 a12, v4
	v_pk_fma_f32 v[4:5], v[142:143], v[68:69], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[152:153], v[68:69], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[154:155], v[68:69], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[158:159], v[68:69], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[160:161], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[162:163], v[68:69], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[164:165], v[68:69], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[166:167], v[68:69], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[168:169], v[68:69], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[170:171], v[68:69], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[172:173], v[68:69], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[238:239], v[174:175], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[176:177], v[68:69], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[178:179], v[68:69], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[180:181], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[182:183], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[184:185], v[68:69], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[186:187], v[68:69], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[188:189], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[192:193], v[68:69], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v68, 24, v227
	v_accvgpr_write_b32 a9, v25
	v_lshrrev_b32_e32 v69, 24, v217
	v_and_b32_e32 v154, 0xff000000, v229
	v_and_b32_e32 v162, 0xff000000, v255
	v_lshlrev_b16_e32 v24, 8, v205
	v_and_b32_e32 v25, 0xff00, v205
	v_lshlrev_b16_e32 v163, 8, v68
	v_lshrrev_b32_e32 v118, 24, v43
	v_and_b32_e32 v156, 0xff000000, v249
	v_and_b32_e32 v159, 0xff000000, v21
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v25, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v69, 8, v69
	v_lshrrev_b32_e32 v164, 16, v154
	v_lshrrev_b32_e32 v68, 16, v162
	;;#ASMSTART
	v_cvt_f32_f16 v162, v164
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[162:163], v[24:25], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v69
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[24:25], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v64, 16, v205
	v_lshrrev_b32_e32 v119, 24, v51
	v_lshrrev_b32_e32 v154, 16, v156
	v_lshlrev_b16_e32 v156, 8, v118
	v_lshrrev_b32_e32 v118, 16, v159
	v_lshlrev_b32_sdwa v65, v193, v205 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v64, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v65, v65
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v94, 24, v237
	v_lshrrev_b32_e32 v124, 24, v11
	v_accvgpr_write_b32 a25, v1
	v_and_b32_e32 v135, 0xff000000, v3
	v_lshlrev_b16_e32 v168, 8, v94
	v_lshlrev_b16_e32 v94, 8, v124
	;;#ASMSTART
	v_cvt_f32_f16 v124, v156
	;;#ASMEND
	v_accvgpr_write_b32 a24, v0
	v_pk_fma_f32 v[0:1], v[124:125], v[64:65], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v78, 24, v233
	v_lshrrev_b32_e32 v134, 24, v75
	v_and_b32_e32 v142, 0xff000000, v231
	v_and_b32_e32 v158, 0xff000000, v49
	v_lshrrev_b32_e32 v135, 16, v135
	v_accvgpr_write_b32 a27, v1
	v_and_b32_e32 v143, 0xff000000, v197
	v_lshrrev_b32_e32 v165, 16, v142
	v_lshlrev_b16_e32 v167, 8, v78
	v_lshrrev_b32_e32 v142, 16, v158
	v_lshlrev_b16_e32 v78, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v142
	;;#ASMEND
	v_accvgpr_write_b32 a26, v0
	v_pk_fma_f32 v[0:1], v[134:135], v[64:65], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v111, 24, v59
	v_lshrrev_b32_e32 v143, 16, v143
	v_accvgpr_write_b32 a29, v1
	v_and_b32_e32 v150, 0xff000000, v251
	v_and_b32_e32 v151, 0xff000000, v201
	v_and_b32_e32 v157, 0xff000000, v243
	v_lshlrev_b16_e32 v111, 8, v111
	;;#ASMSTART
	v_cvt_f32_f16 v142, v111
	;;#ASMEND
	v_accvgpr_write_b32 a28, v0
	v_pk_fma_f32 v[0:1], v[142:143], v[64:65], v[238:239] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v169, 16, v150
	v_lshrrev_b32_e32 v151, 16, v151
	v_lshrrev_b32_e32 v150, 16, v157
	v_accvgpr_write_b32 a31, v1
	v_lshrrev_b32_e32 v110, 24, v47
	v_and_b32_e32 v152, 0xff000000, v223
	v_and_b32_e32 v153, 0xff000000, v225
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_accvgpr_write_b32 a30, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[64:65], v[214:215] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v170, 16, v152
	v_lshrrev_b32_e32 v153, 16, v153
	v_lshlrev_b16_e32 v152, 8, v110
	v_accvgpr_write_b32 a33, v1
	v_and_b32_e32 v155, 0xff000000, v247
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_accvgpr_write_b32 a32, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[64:65], v[218:219] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v155, 16, v155
	v_accvgpr_write_b32 a35, v1
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_accvgpr_write_b32 a34, v0
	v_pk_fma_f32 v[0:1], v[154:155], v[64:65], v[212:213] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v103, 24, v209
	v_accvgpr_write_b32 a41, v1
	v_lshlrev_b16_e32 v103, 8, v103
	;;#ASMSTART
	v_cvt_f32_f16 v156, v103
	;;#ASMEND
	v_accvgpr_write_b32 a40, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[64:65], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v1
	;;#ASMSTART
	v_cvt_f32_f16 v158, v155
	;;#ASMEND
	v_accvgpr_write_b32 a42, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[64:65], v[240:241] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v102, 24, v37
	v_and_b32_e32 v160, 0xff000000, v235
	v_and_b32_e32 v161, 0xff000000, v129
	v_accvgpr_write_b32 a53, v1
	v_lshlrev_b16_e32 v166, 8, v102
	v_lshrrev_b32_e32 v102, 16, v160
	;;#ASMSTART
	v_cvt_f32_f16 v160, v166
	;;#ASMEND
	v_accvgpr_write_b32 a52, v0
	v_pk_fma_f32 v[0:1], v[160:161], v[64:65], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v1
	v_accvgpr_write_b32 a54, v0
	v_pk_fma_f32 v[0:1], v[162:163], v[64:65], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v95, 24, v55
	v_accvgpr_write_b32 a57, v1
	v_lshlrev_b16_e32 v95, 8, v95
	;;#ASMSTART
	v_cvt_f32_f16 v164, v95
	;;#ASMEND
	v_accvgpr_write_b32 a56, v0
	v_pk_fma_f32 v[0:1], v[164:165], v[64:65], v[210:211] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a59, v1
	v_lshrrev_b32_e32 v79, 24, v245
	v_lshrrev_b32_e32 v86, 24, v7
	;;#ASMSTART
	v_cvt_f32_f16 v166, v153
	;;#ASMEND
	v_accvgpr_read_b32 v7, a3
	v_accvgpr_write_b32 a58, v0
	v_pk_fma_f32 v[0:1], v[166:167], v[64:65], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v79, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[94:95], v[24:25], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[156:157], v[24:25], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[158:159], v[24:25], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v79
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v182, v143
	;;#ASMEND
	v_accvgpr_read_b32 v6, a2
	v_accvgpr_write_b32 a61, v1
	v_pk_fma_f32 v[132:133], v[180:181], v[64:65], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[182:183], v[64:65], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, off offset:892
	scratch_load_dwordx4 v[96:99], off, off offset:876
	v_lshrrev_b32_e32 v87, 24, v221
	v_lshlrev_b16_e32 v171, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v176, v171
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[176:177], v[24:25], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v135
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[24:25], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v7, a1
	v_accvgpr_write_b32 a60, v0
	v_pk_fma_f32 v[0:1], v[168:169], v[64:65], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v87, 8, v87
	v_lshlrev_b16_e32 v110, 8, v119
	v_lshrrev_b32_e32 v86, 16, v161
	;;#ASMSTART
	v_cvt_f32_f16 v68, v68
	;;#ASMEND
	v_accvgpr_read_b32 v6, a0
	v_accvgpr_write_b32 a63, v1
	v_pk_fma_f32 v[66:67], v[68:69], v[24:25], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[78:79], v[24:25], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v86
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[86:87], v[24:25], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[102:103], v[24:25], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[110:111], v[24:25], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[118:119], v[24:25], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[124:125], v[24:25], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[134:135], v[24:25], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[142:143], v[24:25], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[150:151], v[24:25], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[152:153], v[24:25], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[154:155], v[24:25], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[160:161], v[24:25], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[164:165], v[24:25], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[166:167], v[24:25], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[168:169], v[24:25], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v170
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[170:171], v[24:25], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v87
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[172:173], v[24:25], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v151
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[174:175], v[24:25], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v169
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[24:25], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[180:181], v[24:25], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[182:183], v[24:25], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v167
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[24:25], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v165
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[24:25], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v163
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[192:193], v[24:25], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[68:69], v[64:65], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a62, v0
	v_pk_fma_f32 v[0:1], v[170:171], v[64:65], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[68:71], off, off offset:828
	scratch_load_dwordx4 v[54:57], off, off offset:844
	v_accvgpr_write_b32 a0, v6
	v_accvgpr_write_b32 a1, v7
	v_pk_fma_f32 v[6:7], v[78:79], v[64:65], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[50:53], off, off offset:812
	v_accvgpr_write_b32 a2, v6
	v_accvgpr_write_b32 a3, v7
	v_pk_fma_f32 v[6:7], v[86:87], v[64:65], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[46:49], off, off offset:796
	v_accvgpr_write_b32 a15, v7
	v_accvgpr_write_b32 a14, v6
	v_pk_fma_f32 v[6:7], v[94:95], v[64:65], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[42:45], off, off offset:772
	v_accvgpr_write_b32 a17, v7
	v_accvgpr_write_b32 a16, v6
	v_pk_fma_f32 v[6:7], v[102:103], v[64:65], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[38:41], off, off offset:756
	v_accvgpr_write_b32 a19, v7
	v_accvgpr_write_b32 a18, v6
	v_pk_fma_f32 v[6:7], v[110:111], v[64:65], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[34:37], off, off offset:740
	scratch_load_dwordx4 v[30:33], off, off offset:724
	v_accvgpr_write_b32 a69, v1
	v_accvgpr_write_b32 a68, v0
	v_pk_fma_f32 v[0:1], v[172:173], v[64:65], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v1
	v_accvgpr_write_b32 a70, v0
	v_pk_fma_f32 v[0:1], v[174:175], v[64:65], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v1
	v_accvgpr_write_b32 a72, v0
	v_pk_fma_f32 v[0:1], v[178:179], v[64:65], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v1
	v_accvgpr_write_b32 a74, v0
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v1, a13
	v_pk_fma_f32 v[128:129], v[184:185], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_pk_fma_f32 v[126:127], v[186:187], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_accvgpr_read_b32 v1, a9
	v_pk_fma_f32 v[72:73], v[188:189], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v1, a7
	v_pk_fma_f32 v[120:121], v[190:191], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[254:255], v[176:177], v[64:65], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[192:193], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(9)
	v_lshlrev_b16_e32 v64, 8, v12
	v_and_b32_e32 v65, 0xff00, v12
	s_waitcnt vmcnt(8)
	v_lshlrev_b16_e32 v74, 8, v96
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v65, v65
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[74:75], v[64:65], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v1
	v_accvgpr_write_b32 a36, v0
	scratch_load_dwordx4 v[26:29], off, off offset:708
	scratch_load_dwordx4 v[22:25], off, off offset:692
	scratch_load_dwordx4 v[238:241], off, off offset:676
	scratch_load_dwordx4 v[18:21], off, off offset:660
	scratch_load_dwordx4 v[242:245], off, off offset:644
	scratch_load_dwordx4 v[14:17], off, off offset:628
	scratch_load_dwordx4 v[246:249], off, off offset:612
	scratch_load_dwordx4 v[250:253], off, off offset:580
	scratch_load_dwordx4 v[210:213], off, off offset:564
	scratch_load_dwordx4 v[230:233], off, off offset:532
	scratch_load_dwordx4 v[234:237], off, off offset:500
	scratch_load_dwordx4 v[214:217], off, off offset:484
	scratch_load_dwordx4 v[218:221], off, off offset:436
	scratch_load_dwordx4 v[8:11], off, off offset:388
	v_accvgpr_write_b32 a21, v7
	scratch_load_dwordx4 v[222:225], off, off offset:372
	v_accvgpr_write_b32 a20, v6
	scratch_load_dwordx4 v[4:7], off, off offset:356
	scratch_load_dwordx4 v[226:229], off, off offset:340
	s_waitcnt vmcnt(24)
	v_lshlrev_b32_e32 v75, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v78, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[64:65], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v1
	v_accvgpr_write_b32 a38, v0
	s_waitcnt vmcnt(23)
	v_lshlrev_b16_e32 v75, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[86:87], v[64:65], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v1
	v_accvgpr_write_b32 a44, v0
	s_waitcnt vmcnt(22)
	v_lshlrev_b32_e32 v75, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[64:65], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v1
	v_accvgpr_write_b32 a46, v0
	s_waitcnt vmcnt(21)
	v_lshlrev_b16_e32 v75, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v102, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[64:65], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v1
	v_accvgpr_write_b32 a48, v0
	s_waitcnt vmcnt(20)
	v_lshlrev_b32_e32 v75, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[64:65], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a51, v1
	v_accvgpr_write_b32 a50, v0
	s_waitcnt vmcnt(19)
	v_lshlrev_b16_e32 v75, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v118, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[64:65], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a65, v1
	v_accvgpr_write_b32 a64, v0
	s_waitcnt vmcnt(18)
	v_lshlrev_b32_e32 v75, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[64:65], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v1
	v_accvgpr_write_b32 a66, v0
	s_waitcnt vmcnt(17)
	v_lshlrev_b16_e32 v75, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v134, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[64:65], v[202:203] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[202:205], off, off offset:596
	v_accvgpr_write_b32 a77, v1
	v_accvgpr_write_b32 a76, v0
	scratch_load_dwordx4 v[60:63], off, off offset:452
	s_waitcnt vmcnt(18)
	v_lshlrev_b32_e32 v75, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[64:65], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	s_waitcnt vmcnt(17)
	v_lshlrev_b16_e32 v75, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v150, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[64:65], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v1
	v_accvgpr_write_b32 a82, v0
	s_waitcnt vmcnt(16)
	v_lshlrev_b32_e32 v75, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[64:65], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	s_waitcnt vmcnt(15)
	v_lshlrev_b16_e32 v75, 8, v18
	v_accvgpr_write_b32 a98, v0
	;;#ASMSTART
	v_cvt_f32_f16 v154, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[64:65], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v75, 8, v242
	v_accvgpr_write_b32 a23, v1
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	s_waitcnt vmcnt(13)
	v_lshlrev_b16_e32 v75, 8, v14
	v_accvgpr_write_b32 a22, v0
	v_pk_fma_f32 v[0:1], v[156:157], v[64:65], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v75
	;;#ASMEND
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v75, 8, v246
	v_accvgpr_write_b32 a111, v1
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_accvgpr_write_b32 a110, v0
	v_pk_fma_f32 v[0:1], v[158:159], v[64:65], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[160:161], v[64:65], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	scratch_load_dwordx4 v[194:197], off, off offset:308
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v75, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v162, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v250
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[164:165], v[64:65], v[200:201] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[198:201], off, off offset:548
	v_pk_fma_f32 v[80:81], v[162:163], v[64:65], v[206:207] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v75, 8, v210
	;;#ASMSTART
	v_cvt_f32_f16 v166, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[64:65], v[208:209] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[206:209], off, off offset:516
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v75, 8, v198
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v170, v75
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[168:169], v[64:65], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v75, 8, v206
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v174, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v214
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v178, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v182, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v186, v75
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[186:187], v[64:65], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[0:3], off, off offset:324
	v_lshlrev_b32_e32 v75, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[170:171], v[64:65], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[172:173], v[64:65], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[174:175], v[64:65], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[64:65], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[178:179], v[64:65], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[180:181], v[64:65], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[182:183], v[64:65], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[64:65], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[188:189], v[64:65], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v75, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v190, v75
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[64:65], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v75, 8, v194
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[64:65], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v12
	v_lshlrev_b16_e32 v66, 8, v66
	v_lshlrev_b32_sdwa v67, v193, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[86:87], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v73
	v_accvgpr_write_b32 a94, v72
	v_pk_fma_f32 v[72:73], v[94:95], v[66:67], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v73
	v_accvgpr_write_b32 a102, v72
	v_pk_fma_f32 v[72:73], v[102:103], v[66:67], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v73
	v_accvgpr_write_b32 a106, v72
	v_pk_fma_f32 v[72:73], v[110:111], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v73
	v_accvgpr_write_b32 a112, v72
	v_pk_fma_f32 v[72:73], v[118:119], v[66:67], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v73
	v_accvgpr_write_b32 a120, v72
	v_accvgpr_read_b32 v72, a74
	v_accvgpr_read_b32 v73, a75
	v_pk_fma_f32 v[72:73], v[124:125], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v73
	v_accvgpr_write_b32 a142, v72
	v_pk_fma_f32 v[72:73], v[134:135], v[66:67], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v73
	v_accvgpr_write_b32 a150, v72
	v_accvgpr_read_b32 v72, a72
	v_accvgpr_read_b32 v73, a73
	v_pk_fma_f32 v[72:73], v[142:143], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v73
	v_accvgpr_write_b32 a152, v72
	v_accvgpr_read_b32 v73, a71
	v_accvgpr_read_b32 v72, a70
	v_pk_fma_f32 v[72:73], v[150:151], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a155, v73
	v_accvgpr_write_b32 a154, v72
	v_accvgpr_read_b32 v73, a69
	v_accvgpr_read_b32 v72, a68
	v_pk_fma_f32 v[72:73], v[152:153], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a157, v73
	v_accvgpr_write_b32 a156, v72
	v_accvgpr_read_b32 v73, a63
	v_accvgpr_read_b32 v72, a62
	v_pk_fma_f32 v[72:73], v[154:155], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v73
	v_accvgpr_write_b32 a158, v72
	v_accvgpr_read_b32 v73, a61
	v_accvgpr_read_b32 v72, a60
	v_pk_fma_f32 v[72:73], v[156:157], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a161, v73
	v_accvgpr_write_b32 a160, v72
	v_accvgpr_read_b32 v73, a59
	v_accvgpr_read_b32 v72, a58
	v_pk_fma_f32 v[72:73], v[158:159], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a163, v73
	v_accvgpr_write_b32 a162, v72
	v_accvgpr_read_b32 v73, a57
	v_accvgpr_read_b32 v72, a56
	v_pk_fma_f32 v[72:73], v[160:161], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a165, v73
	v_accvgpr_write_b32 a164, v72
	v_accvgpr_read_b32 v73, a55
	v_accvgpr_read_b32 v72, a54
	v_pk_fma_f32 v[72:73], v[162:163], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a167, v73
	v_accvgpr_write_b32 a166, v72
	v_accvgpr_read_b32 v73, a53
	v_accvgpr_read_b32 v72, a52
	v_pk_fma_f32 v[72:73], v[164:165], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a169, v73
	v_accvgpr_write_b32 a168, v72
	v_accvgpr_read_b32 v73, a43
	v_accvgpr_read_b32 v72, a42
	v_pk_fma_f32 v[72:73], v[166:167], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v73
	v_accvgpr_write_b32 a146, v72
	v_accvgpr_read_b32 v73, a41
	v_accvgpr_read_b32 v72, a40
	v_pk_fma_f32 v[72:73], v[168:169], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a171, v73
	v_accvgpr_write_b32 a170, v72
	v_accvgpr_read_b32 v73, a35
	v_accvgpr_read_b32 v72, a34
	v_pk_fma_f32 v[72:73], v[170:171], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v73
	v_accvgpr_write_b32 a148, v72
	v_accvgpr_read_b32 v73, a33
	v_accvgpr_read_b32 v72, a32
	v_pk_fma_f32 v[74:75], v[74:75], v[66:67], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[172:173], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v75
	v_accvgpr_write_b32 a145, v73
	v_accvgpr_write_b32 a86, v74
	v_pk_fma_f32 v[74:75], v[78:79], v[66:67], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a144, v72
	v_accvgpr_read_b32 v73, a31
	v_accvgpr_write_b32 a91, v75
	v_accvgpr_read_b32 v72, a30
	v_accvgpr_write_b32 a90, v74
	v_pk_fma_f32 v[116:117], v[174:175], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a29
	v_accvgpr_read_b32 v75, a19
	v_accvgpr_read_b32 v72, a28
	v_accvgpr_read_b32 v74, a18
	v_pk_fma_f32 v[72:73], v[176:177], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[184:185], v[66:67], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v75, a17
	v_accvgpr_write_b32 a139, v73
	v_accvgpr_read_b32 v74, a16
	v_accvgpr_write_b32 a138, v72
	v_accvgpr_read_b32 v73, a27
	v_pk_fma_f32 v[100:101], v[186:187], v[66:67], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v75, a15
	v_accvgpr_read_b32 v72, a26
	v_accvgpr_read_b32 v74, a14
	v_pk_fma_f32 v[108:109], v[178:179], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a25
	v_pk_fma_f32 v[254:255], v[188:189], v[66:67], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v75, a3
	v_accvgpr_read_b32 v72, a24
	v_accvgpr_read_b32 v74, a2
	v_pk_fma_f32 v[136:137], v[180:181], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v73, a21
	v_pk_fma_f32 v[92:93], v[190:191], v[66:67], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v75, a1
	v_accvgpr_read_b32 v72, a20
	v_accvgpr_read_b32 v74, a0
	v_pk_fma_f32 v[72:73], v[182:183], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[192:193], v[66:67], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v66, 8, v13
	v_and_b32_e32 v67, 0xff00, v13
	v_and_b32_e32 v74, 0xff00, v194
	v_accvgpr_write_b32 a43, v3
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[74:75], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v0 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a42, v2
	v_accvgpr_write_b32 a41, v1
	v_accvgpr_write_b32 a40, v0
	;;#ASMSTART
	v_cvt_f32_f16 v78, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v1
	v_accvgpr_write_b32 a70, v0
	v_and_b32_e32 v75, 0xff00, v226
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[86:87], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a73, v1
	v_accvgpr_write_b32 a72, v0
	v_lshrrev_b32_sdwa v75, v193, v4 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[66:67], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v1
	v_accvgpr_write_b32 a74, v0
	v_and_b32_e32 v75, 0xff00, v222
	;;#ASMSTART
	v_cvt_f32_f16 v102, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v1
	v_accvgpr_write_b32 a78, v0
	v_lshrrev_b32_sdwa v75, v193, v8 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[66:67], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v1
	v_accvgpr_write_b32 a84, v0
	v_and_b32_e32 v75, 0xff00, v218
	;;#ASMSTART
	v_cvt_f32_f16 v118, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[66:67], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_write_b32 a88, v0
	v_lshrrev_b32_sdwa v75, v193, v60 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v1
	v_accvgpr_write_b32 a92, v0
	v_and_b32_e32 v75, 0xff00, v214
	;;#ASMSTART
	v_cvt_f32_f16 v134, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v1
	v_accvgpr_write_b32 a96, v0
	v_lshrrev_b32_sdwa v75, v193, v234 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[66:67], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v1
	v_accvgpr_write_b32 a100, v0
	v_and_b32_e32 v75, 0xff00, v206
	;;#ASMSTART
	v_cvt_f32_f16 v150, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v1
	v_accvgpr_write_b32 a104, v0
	v_lshrrev_b32_sdwa v75, v193, v230 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[66:67], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v1
	v_accvgpr_write_b32 a108, v0
	v_and_b32_e32 v75, 0xff00, v198
	;;#ASMSTART
	v_cvt_f32_f16 v154, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v1
	v_accvgpr_write_b32 a118, v0
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v1, a5
	v_lshrrev_b32_sdwa v75, v193, v210 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v1
	v_accvgpr_write_b32 a0, v198
	v_accvgpr_write_b32 a130, v0
	v_and_b32_e32 v75, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v158, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a1, v199
	v_accvgpr_write_b32 a2, v200
	v_accvgpr_write_b32 a3, v201
	v_accvgpr_write_b32 a137, v1
	v_lshrrev_b32_sdwa v75, v193, v202 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[200:201], v[16:17]
	v_accvgpr_write_b32 a28, v206
	v_accvgpr_write_b32 a136, v0
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_and_b32_e32 v75, 0xff00, v246
	v_mov_b64_e32 v[198:199], v[14:15]
	v_accvgpr_write_b32 a29, v207
	v_accvgpr_write_b32 a30, v208
	v_accvgpr_write_b32 a31, v209
	v_accvgpr_write_b32 a127, v1
	;;#ASMSTART
	v_cvt_f32_f16 v162, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v198 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[208:209], v[20:21]
	v_accvgpr_write_b32 a16, v226
	v_accvgpr_write_b32 a126, v0
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_accvgpr_read_b32 v0, a12
	v_and_b32_e32 v75, 0xff00, v242
	v_mov_b64_e32 v[206:207], v[18:19]
	v_accvgpr_write_b32 a17, v227
	v_accvgpr_write_b32 a18, v228
	v_accvgpr_write_b32 a19, v229
	v_mov_b64_e32 v[130:131], v[234:235]
	v_accvgpr_read_b32 v1, a13
	;;#ASMSTART
	v_cvt_f32_f16 v166, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v206 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[228:229], v[24:25]
	v_accvgpr_write_b32 a56, v222
	v_mov_b64_e32 v[132:133], v[236:237]
	v_pk_fma_f32 v[140:141], v[164:165], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a110
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v238
	v_mov_b64_e32 v[226:227], v[22:23]
	v_mov_b64_e32 v[236:237], v[28:29]
	v_accvgpr_write_b32 a57, v223
	v_accvgpr_write_b32 a58, v224
	v_accvgpr_write_b32 a59, v225
	v_mov_b64_e32 v[112:113], v[230:231]
	v_accvgpr_read_b32 v1, a111
	;;#ASMSTART
	v_cvt_f32_f16 v170, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[234:235], v[26:27]
	v_mov_b64_e32 v[224:225], v[32:33]
	v_accvgpr_write_b32 a63, v11
	v_mov_b64_e32 v[114:115], v[232:233]
	v_pk_fma_f32 v[106:107], v[166:167], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a22
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v234
	v_mov_b64_e32 v[222:223], v[30:31]
	v_mov_b64_e32 v[232:233], v[36:37]
	v_accvgpr_write_b32 a62, v10
	v_accvgpr_write_b32 a61, v9
	v_accvgpr_write_b32 a60, v8
	v_mov_b64_e32 v[8:9], v[210:211]
	v_accvgpr_read_b32 v1, a23
	;;#ASMSTART
	v_cvt_f32_f16 v174, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[230:231], v[34:35]
	v_mov_b64_e32 v[10:11], v[212:213]
	v_pk_fma_f32 v[90:91], v[168:169], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v230
	v_mov_b64_e32 v[212:213], v[44:45]
	v_accvgpr_read_b32 v14, a50
	v_accvgpr_write_b32 a24, v214
	v_accvgpr_read_b32 v1, a99
	;;#ASMSTART
	v_cvt_f32_f16 v178, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v38 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[210:211], v[42:43]
	v_accvgpr_read_b32 v15, a51
	v_accvgpr_write_b32 a25, v215
	v_accvgpr_write_b32 a26, v216
	v_accvgpr_write_b32 a27, v217
	v_pk_fma_f32 v[138:139], v[162:163], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[170:171], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v210
	;;#ASMSTART
	v_cvt_f32_f16 v182, v75
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[182:183], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[216:217], v[48:49]
	v_accvgpr_read_b32 v14, a48
	v_accvgpr_write_b32 a69, v65
	v_mov_b64_e32 v[144:145], v[202:203]
	v_accvgpr_read_b32 v1, a83
	v_mov_b64_e32 v[214:215], v[46:47]
	v_accvgpr_read_b32 v15, a49
	v_accvgpr_write_b32 a68, v64
	v_mov_b64_e32 v[146:147], v[204:205]
	v_pk_fma_f32 v[64:65], v[172:173], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_lshrrev_b32_sdwa v75, v193, v214 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[204:205], v[52:53]
	v_accvgpr_read_b32 v14, a46
	v_accvgpr_write_b32 a55, v7
	v_accvgpr_read_b32 v1, a81
	v_mov_b64_e32 v[202:203], v[50:51]
	v_accvgpr_read_b32 v15, a47
	v_accvgpr_write_b32 a54, v6
	v_accvgpr_write_b32 a53, v5
	v_accvgpr_write_b32 a52, v4
	v_pk_fma_f32 v[6:7], v[174:175], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a76
	v_and_b32_e32 v75, 0xff00, v202
	;;#ASMSTART
	v_cvt_f32_f16 v186, v75
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a44
	v_accvgpr_write_b32 a32, v194
	v_mov_b64_e32 v[122:123], v[62:63]
	v_accvgpr_read_b32 v1, a77
	v_accvgpr_read_b32 v15, a45
	v_accvgpr_write_b32 a33, v195
	v_accvgpr_write_b32 a34, v196
	v_accvgpr_write_b32 a35, v197
	v_mov_b64_e32 v[120:121], v[60:61]
	v_pk_fma_f32 v[4:5], v[176:177], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_lshrrev_b32_sdwa v75, v193, v54 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[196:197], v[70:71]
	v_accvgpr_read_b32 v14, a38
	v_accvgpr_read_b32 v1, a67
	v_mov_b64_e32 v[194:195], v[68:69]
	v_accvgpr_read_b32 v15, a39
	v_pk_fma_f32 v[2:3], v[178:179], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_and_b32_e32 v75, 0xff00, v194
	;;#ASMSTART
	v_cvt_f32_f16 v190, v75
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a36
	v_accvgpr_read_b32 v1, a65
	v_accvgpr_read_b32 v15, a37
	v_pk_fma_f32 v[0:1], v[180:181], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v96 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[192:193], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v13
	v_lshlrev_b32_sdwa v67, v193, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[74:75], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v13
	v_accvgpr_write_b32 a110, v12
	v_pk_fma_f32 v[12:13], v[78:79], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v13
	v_accvgpr_write_b32 a114, v12
	v_pk_fma_f32 v[12:13], v[86:87], v[66:67], v[254:255] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[254:255], off, off offset:868
	v_accvgpr_write_b32 a117, v13
	v_accvgpr_write_b32 a116, v12
	v_pk_fma_f32 v[12:13], v[94:95], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v13
	v_accvgpr_write_b32 a122, v12
	v_pk_fma_f32 v[12:13], v[102:103], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v13
	v_accvgpr_write_b32 a124, v12
	v_pk_fma_f32 v[12:13], v[110:111], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v13
	v_accvgpr_write_b32 a128, v12
	v_pk_fma_f32 v[12:13], v[118:119], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v13
	v_accvgpr_write_b32 a132, v12
	v_pk_fma_f32 v[12:13], v[124:125], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v13
	v_accvgpr_write_b32 a134, v12
	v_accvgpr_read_b32 v12, a138
	v_accvgpr_read_b32 v13, a139
	v_pk_fma_f32 v[12:13], v[134:135], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v13
	v_accvgpr_write_b32 a138, v12
	v_pk_fma_f32 v[12:13], v[142:143], v[66:67], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v13
	v_accvgpr_write_b32 a140, v12
	v_accvgpr_read_b32 v12, a144
	v_accvgpr_read_b32 v13, a145
	v_pk_fma_f32 v[12:13], v[150:151], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v13
	v_accvgpr_write_b32 a144, v12
	v_accvgpr_read_b32 v12, a148
	v_accvgpr_read_b32 v13, a149
	v_pk_fma_f32 v[12:13], v[152:153], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v13
	v_accvgpr_write_b32 a148, v12
	v_accvgpr_read_b32 v12, a170
	v_accvgpr_write_b32 a4, v250
	v_accvgpr_read_b32 v13, a171
	v_accvgpr_write_b32 a5, v251
	v_accvgpr_write_b32 a6, v252
	v_accvgpr_write_b32 a7, v253
	v_pk_fma_f32 v[250:251], v[154:155], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a146
	v_accvgpr_read_b32 v13, a147
	v_pk_fma_f32 v[12:13], v[156:157], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v13
	v_accvgpr_write_b32 a146, v12
	v_accvgpr_read_b32 v12, a168
	v_accvgpr_read_b32 v13, a169
	v_pk_fma_f32 v[148:149], v[158:159], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a166
	v_accvgpr_write_b32 a20, v238
	v_accvgpr_read_b32 v13, a167
	v_accvgpr_write_b32 a21, v239
	v_accvgpr_write_b32 a22, v240
	v_accvgpr_write_b32 a23, v241
	v_pk_fma_f32 v[238:239], v[160:161], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a164
	v_accvgpr_read_b32 v13, a165
	v_pk_fma_f32 v[24:25], v[162:163], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a162
	v_accvgpr_read_b32 v13, a163
	v_pk_fma_f32 v[116:117], v[164:165], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a160
	v_accvgpr_read_b32 v13, a161
	v_pk_fma_f32 v[104:105], v[166:167], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a158
	v_accvgpr_read_b32 v13, a159
	v_pk_fma_f32 v[92:93], v[168:169], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a156
	v_accvgpr_read_b32 v13, a157
	v_pk_fma_f32 v[26:27], v[170:171], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a154
	v_accvgpr_read_b32 v13, a155
	v_pk_fma_f32 v[88:89], v[172:173], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a152
	v_accvgpr_read_b32 v13, a153
	v_pk_fma_f32 v[48:49], v[174:175], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a150
	v_accvgpr_read_b32 v13, a151
	v_pk_fma_f32 v[108:109], v[176:177], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a142
	v_accvgpr_read_b32 v13, a143
	v_pk_fma_f32 v[252:253], v[178:179], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a120
	v_accvgpr_read_b32 v13, a121
	v_pk_fma_f32 v[70:71], v[180:181], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a112
	v_accvgpr_read_b32 v13, a113
	v_pk_fma_f32 v[68:69], v[182:183], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a106
	v_accvgpr_read_b32 v13, a107
	v_pk_fma_f32 v[50:51], v[184:185], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a102
	v_accvgpr_read_b32 v13, a103
	v_pk_fma_f32 v[32:33], v[186:187], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a94
	v_lshrrev_b32_e32 v78, 16, v214
	v_accvgpr_read_b32 v13, a95
	v_lshlrev_b16_e32 v79, 8, v78
	v_lshrrev_b32_e32 v78, 16, v38
	v_pk_fma_f32 v[72:73], v[188:189], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a90
	v_lshlrev_b16_e32 v87, 8, v78
	v_lshrrev_b32_e32 v78, 16, v222
	v_accvgpr_read_b32 v13, a91
	v_lshlrev_b16_e32 v95, 8, v78
	v_lshrrev_b32_e32 v78, 16, v226
	v_pk_fma_f32 v[136:137], v[190:191], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a86
	v_lshlrev_b16_e32 v103, 8, v78
	v_lshrrev_b32_e32 v78, 16, v206
	v_accvgpr_read_b32 v13, a87
	v_lshrrev_b32_e32 v74, 16, v96
	v_lshrrev_b32_e32 v75, 16, v54
	v_accvgpr_write_b32 a44, v54
	v_lshlrev_b16_e32 v111, 8, v78
	v_lshrrev_b32_e32 v78, 16, v198
	v_pk_fma_f32 v[34:35], v[192:193], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v254
	v_and_b32_e32 v67, 0xff00, v254
	v_lshlrev_b16_e32 v74, 8, v74
	v_accvgpr_write_b32 a45, v55
	v_accvgpr_write_b32 a46, v56
	v_accvgpr_write_b32 a47, v57
	v_lshlrev_b16_e32 v75, 8, v75
	v_lshlrev_b16_e32 v119, 8, v78
	v_lshrrev_b32_e32 v78, 16, v144
	v_mov_b64_e32 v[54:55], v[10:11]
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	v_accvgpr_write_b32 a36, v96
	v_lshlrev_b16_e32 v135, 8, v78
	v_lshrrev_b32_e32 v78, 16, v8
	v_mov_b64_e32 v[52:53], v[8:9]
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[74:75], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v202 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v118, v87
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a37, v97
	v_accvgpr_write_b32 a38, v98
	v_accvgpr_write_b32 a39, v99
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a83, v1
	v_mov_b64_e32 v[96:97], v[230:231]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_accvgpr_write_b32 a82, v0
	v_lshlrev_b32_sdwa v75, v193, v96 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v1
	v_accvgpr_write_b32 a86, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v95
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v78
	v_accvgpr_write_b32 a91, v1
	v_mov_b64_e32 v[44:45], v[234:235]
	v_lshrrev_b32_e32 v78, 16, v112
	v_accvgpr_write_b32 a90, v0
	v_lshlrev_b32_sdwa v75, v193, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[66:67], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a12, v242
	v_lshlrev_b16_e32 v151, 8, v78
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a13, v243
	v_accvgpr_write_b32 a14, v244
	v_accvgpr_write_b32 a15, v245
	v_lshrrev_b32_e32 v78, 16, v130
	v_accvgpr_write_b32 a94, v0
	;;#ASMSTART
	v_cvt_f32_f16 v150, v103
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[150:151], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v243, a23
	v_lshlrev_b16_e32 v153, 8, v78
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_read_b32 v240, a20
	v_lshrrev_b32_e32 v78, 16, v120
	v_accvgpr_write_b32 a98, v0
	v_lshlrev_b32_sdwa v75, v193, v240 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[152:153], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v155, 8, v78
	v_accvgpr_read_b32 v28, a60
	v_accvgpr_read_b32 v242, a22
	v_accvgpr_read_b32 v241, a21
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_write_b32 a67, v41
	v_lshrrev_b32_e32 v78, 16, v28
	v_accvgpr_write_b32 a20, v0
	;;#ASMSTART
	v_cvt_f32_f16 v154, v111
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[154:155], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v23, a15
	v_accvgpr_write_b32 a66, v40
	v_accvgpr_write_b32 a65, v39
	v_accvgpr_write_b32 a64, v38
	v_lshlrev_b16_e32 v157, 8, v78
	v_accvgpr_read_b32 v36, a52
	v_accvgpr_write_b32 a103, v1
	v_accvgpr_read_b32 v20, a12
	v_lshrrev_b32_e32 v78, 16, v36
	v_accvgpr_write_b32 a102, v0
	v_lshlrev_b32_sdwa v75, v193, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[156:157], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v159, 8, v78
	v_accvgpr_read_b32 v40, a40
	v_accvgpr_write_b32 a107, v1
	v_lshrrev_b32_e32 v78, 16, v40
	v_accvgpr_write_b32 a106, v0
	;;#ASMSTART
	v_cvt_f32_f16 v158, v119
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[158:159], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v161, 8, v78
	v_accvgpr_write_b32 a113, v1
	v_mov_b64_e32 v[4:5], v[246:247]
	v_accvgpr_write_b32 a112, v0
	v_lshlrev_b32_sdwa v75, v193, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v1
	v_accvgpr_write_b32 a120, v0
	v_accvgpr_read_b32 v0, a126
	v_accvgpr_read_b32 v1, a127
	;;#ASMSTART
	v_cvt_f32_f16 v162, v135
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[162:163], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v1
	v_accvgpr_write_b32 a126, v0
	v_accvgpr_read_b32 v15, a7
	v_accvgpr_read_b32 v0, a136
	v_accvgpr_read_b32 v37, a53
	v_accvgpr_read_b32 v38, a54
	v_accvgpr_read_b32 v39, a55
	v_accvgpr_write_b32 a53, v9
	v_lshlrev_b32_sdwa v78, v193, v194 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v12, a4
	v_accvgpr_read_b32 v1, a137
	v_accvgpr_write_b32 a52, v8
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[78:79], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v75, v193, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[164:165], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v9
	v_accvgpr_write_b32 a137, v1
	v_accvgpr_write_b32 a54, v8
	v_pk_fma_f32 v[8:9], v[86:87], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a136, v0
	v_accvgpr_read_b32 v0, a130
	v_accvgpr_read_b32 v29, a61
	v_accvgpr_read_b32 v30, a62
	v_accvgpr_read_b32 v31, a63
	v_accvgpr_write_b32 a61, v9
	v_accvgpr_read_b32 v1, a131
	v_accvgpr_write_b32 a60, v8
	v_pk_fma_f32 v[8:9], v[94:95], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v143
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v9
	v_accvgpr_write_b32 a143, v1
	v_accvgpr_write_b32 a62, v8
	;;#ASMSTART
	v_cvt_f32_f16 v102, v79
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[102:103], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[98:99], v[232:233]
	v_mov_b64_e32 v[46:47], v[236:237]
	v_accvgpr_write_b32 a142, v0
	v_accvgpr_read_b32 v235, a3
	v_accvgpr_read_b32 v0, a118
	v_accvgpr_write_b32 a77, v9
	v_accvgpr_read_b32 v232, a0
	v_accvgpr_read_b32 v1, a119
	v_mov_b64_e32 v[126:127], v[218:219]
	v_accvgpr_write_b32 a48, v214
	v_accvgpr_write_b32 a76, v8
	v_pk_fma_f32 v[8:9], v[110:111], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v75, v193, v232 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[168:169], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a108
	v_mov_b64_e32 v[128:129], v[220:221]
	v_accvgpr_write_b32 a49, v215
	v_accvgpr_write_b32 a50, v216
	v_accvgpr_write_b32 a51, v217
	v_mov_b64_e32 v[56:57], v[222:223]
	v_mov_b64_e32 v[216:217], v[226:227]
	v_accvgpr_read_b32 v1, a109
	v_mov_b64_e32 v[58:59], v[224:225]
	v_mov_b64_e32 v[218:219], v[228:229]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v151
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[170:171], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v227, a31
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v224, a28
	v_accvgpr_read_b32 v1, a105
	v_lshlrev_b32_sdwa v75, v193, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[172:173], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v1, a101
	v_mov_b64_e32 v[6:7], v[248:249]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[174:175], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v231, a27
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v228, a24
	v_accvgpr_read_b32 v1, a97
	v_lshlrev_b32_sdwa v75, v193, v228 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[176:177], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	v_accvgpr_read_b32 v1, a93
	;;#ASMSTART
	v_cvt_f32_f16 v178, v155
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[178:179], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a88
	v_accvgpr_read_b32 v1, a89
	v_accvgpr_write_b32 a81, v9
	v_lshlrev_b32_sdwa v75, v193, v126 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[180:181], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a84
	v_accvgpr_write_b32 a80, v8
	v_accvgpr_read_b32 v1, a85
	v_accvgpr_read_b32 v8, a78
	;;#ASMSTART
	v_cvt_f32_f16 v182, v157
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[182:183], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a56
	v_accvgpr_read_b32 v9, a79
	v_lshlrev_b32_sdwa v75, v193, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[184:185], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a74
	v_accvgpr_read_b32 v9, a75
	v_accvgpr_read_b32 v16, a72
	;;#ASMSTART
	v_cvt_f32_f16 v186, v159
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[186:187], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a16
	v_accvgpr_read_b32 v17, a73
	v_lshlrev_b32_sdwa v75, v193, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[188:189], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a70
	v_accvgpr_read_b32 v17, a71
	v_accvgpr_read_b32 v64, a68
	;;#ASMSTART
	v_cvt_f32_f16 v190, v161
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a32
	v_accvgpr_read_b32 v65, a69
	v_lshlrev_b32_sdwa v75, v193, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v254
	v_lshlrev_b16_e32 v66, 8, v66
	v_lshlrev_b32_sdwa v67, v193, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[160:161], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v25
	v_accvgpr_write_b32 a108, v24
	v_pk_fma_f32 v[24:25], v[162:163], v[66:67], v[238:239] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v25
	v_accvgpr_write_b32 a118, v24
	v_pk_fma_f32 v[24:25], v[164:165], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v25
	v_accvgpr_write_b32 a130, v24
	v_accvgpr_read_b32 v24, a146
	v_accvgpr_read_b32 v25, a147
	v_pk_fma_f32 v[24:25], v[166:167], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v25
	v_pk_fma_f32 v[32:33], v[94:95], v[66:67], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a146, v24
	v_pk_fma_f32 v[24:25], v[168:169], v[66:67], v[250:251] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a57
	v_accvgpr_read_b32 v2, a58
	v_accvgpr_read_b32 v3, a59
	v_accvgpr_write_b32 a59, v33
	v_accvgpr_write_b32 a151, v25
	v_accvgpr_write_b32 a58, v32
	v_pk_fma_f32 v[32:33], v[102:103], v[66:67], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a150, v24
	v_accvgpr_read_b32 v24, a148
	v_accvgpr_write_b32 a69, v33
	v_accvgpr_read_b32 v25, a149
	v_accvgpr_write_b32 a68, v32
	v_pk_fma_f32 v[32:33], v[110:111], v[66:67], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[170:171], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v33
	v_accvgpr_write_b32 a149, v25
	v_accvgpr_write_b32 a70, v32
	v_pk_fma_f32 v[32:33], v[118:119], v[66:67], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a148, v24
	v_accvgpr_read_b32 v24, a144
	v_accvgpr_write_b32 a73, v33
	v_accvgpr_read_b32 v25, a145
	v_accvgpr_write_b32 a72, v32
	v_pk_fma_f32 v[32:33], v[124:125], v[66:67], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[172:173], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a140
	v_accvgpr_read_b32 v25, a141
	v_pk_fma_f32 v[248:249], v[174:175], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a138
	v_accvgpr_read_b32 v25, a139
	v_pk_fma_f32 v[244:245], v[176:177], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a134
	v_accvgpr_read_b32 v25, a135
	v_pk_fma_f32 v[24:25], v[178:179], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v25
	v_accvgpr_write_b32 a134, v24
	v_accvgpr_read_b32 v24, a132
	v_accvgpr_read_b32 v25, a133
	v_pk_fma_f32 v[24:25], v[180:181], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v25
	v_accvgpr_write_b32 a132, v24
	v_accvgpr_read_b32 v24, a128
	v_accvgpr_read_b32 v25, a129
	v_pk_fma_f32 v[26:27], v[152:153], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[182:183], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a124
	v_accvgpr_write_b32 a93, v27
	v_accvgpr_read_b32 v25, a125
	v_pk_fma_f32 v[34:35], v[74:75], v[66:67], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a92, v26
	v_pk_fma_f32 v[26:27], v[154:155], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[184:185], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a122
	v_accvgpr_read_b32 v22, a14
	v_accvgpr_read_b32 v21, a13
	v_accvgpr_write_b32 a12, v34
	v_accvgpr_write_b32 a97, v27
	v_accvgpr_read_b32 v25, a123
	v_accvgpr_write_b32 a13, v35
	v_pk_fma_f32 v[34:35], v[78:79], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v33
	v_accvgpr_write_b32 a96, v26
	v_pk_fma_f32 v[26:27], v[156:157], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[186:187], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a116
	v_accvgpr_write_b32 a74, v32
	v_pk_fma_f32 v[32:33], v[134:135], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v27
	v_accvgpr_read_b32 v25, a117
	v_accvgpr_read_b32 v71, a39
	v_accvgpr_write_b32 a79, v33
	v_accvgpr_write_b32 a100, v26
	v_pk_fma_f32 v[26:27], v[158:159], v[66:67], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[188:189], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a114
	v_accvgpr_read_b32 v68, a36
	v_accvgpr_read_b32 v223, a47
	v_accvgpr_write_b32 a14, v34
	v_accvgpr_write_b32 a78, v32
	v_pk_fma_f32 v[32:33], v[142:143], v[66:67], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a115
	v_lshrrev_b32_e32 v74, 24, v68
	v_accvgpr_read_b32 v220, a44
	v_accvgpr_write_b32 a15, v35
	v_pk_fma_f32 v[34:35], v[86:87], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v33
	v_pk_fma_f32 v[72:73], v[190:191], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a110
	v_lshlrev_b16_e32 v75, 8, v74
	v_lshrrev_b32_e32 v74, 24, v220
	v_accvgpr_write_b32 a84, v32
	v_pk_fma_f32 v[32:33], v[150:151], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v27
	v_accvgpr_read_b32 v25, a111
	v_lshlrev_b16_e32 v79, 8, v74
	v_and_b32_e32 v74, 0xff000000, v194
	v_accvgpr_write_b32 a22, v34
	v_accvgpr_write_b32 a89, v33
	v_accvgpr_write_b32 a104, v26
	v_pk_fma_f32 v[250:251], v[192:193], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v87, 16, v74
	v_and_b32_e32 v74, 0xff000000, v202
	v_accvgpr_read_b32 v24, a48
	v_accvgpr_write_b32 a23, v35
	v_accvgpr_write_b32 a88, v32
	v_lshrrev_b32_e32 v95, 16, v74
	v_lshrrev_b32_e32 v74, 24, v24
	v_accvgpr_read_b32 v32, a64
	v_lshlrev_b16_e32 v103, 8, v74
	v_lshrrev_b32_e32 v74, 24, v32
	v_lshlrev_b16_e32 v111, 8, v74
	v_and_b32_e32 v74, 0xff000000, v210
	v_lshrrev_b32_e32 v119, 16, v74
	v_and_b32_e32 v74, 0xff000000, v96
	v_lshrrev_b32_e32 v135, 16, v74
	v_lshrrev_b32_e32 v74, 24, v56
	v_lshlrev_b16_e32 v143, 8, v74
	v_lshrrev_b32_e32 v74, 24, v216
	v_lshlrev_b16_e32 v151, 8, v74
	v_and_b32_e32 v74, 0xff000000, v44
	v_lshrrev_b32_e32 v153, 16, v74
	v_and_b32_e32 v74, 0xff000000, v240
	v_lshrrev_b32_e32 v155, 16, v74
	v_lshrrev_b32_e32 v74, 24, v206
	v_lshlrev_b16_e32 v157, 8, v74
	v_lshrrev_b32_e32 v74, 24, v198
	v_lshlrev_b16_e32 v159, 8, v74
	v_and_b32_e32 v74, 0xff000000, v20
	v_lshrrev_b32_e32 v161, 16, v74
	v_and_b32_e32 v74, 0xff000000, v4
	v_lshrrev_b32_e32 v162, 16, v74
	v_lshrrev_b32_e32 v74, 24, v144
	v_lshlrev_b16_e32 v160, 8, v74
	v_lshrrev_b32_e32 v74, 24, v52
	v_lshlrev_b16_e32 v156, 8, v74
	v_and_b32_e32 v74, 0xff000000, v12
	v_lshrrev_b32_e32 v158, 16, v74
	v_and_b32_e32 v74, 0xff000000, v232
	v_lshrrev_b32_e32 v154, 16, v74
	v_lshrrev_b32_e32 v74, 24, v112
	v_lshlrev_b16_e32 v152, 8, v74
	v_lshrrev_b32_e32 v74, 24, v130
	v_lshlrev_b16_e32 v142, 8, v74
	v_and_b32_e32 v74, 0xff000000, v224
	v_lshrrev_b32_e32 v150, 16, v74
	v_and_b32_e32 v74, 0xff000000, v228
	v_lshrrev_b32_e32 v134, 16, v74
	v_lshrrev_b32_e32 v74, 24, v120
	v_lshlrev_b16_e32 v124, 8, v74
	v_lshrrev_b32_e32 v74, 24, v28
	v_lshlrev_b16_e32 v110, 8, v74
	v_and_b32_e32 v74, 0xff000000, v126
	v_lshrrev_b32_e32 v118, 16, v74
	v_and_b32_e32 v74, 0xff000000, v0
	v_accvgpr_read_b32 v9, a17
	v_lshrrev_b32_e32 v102, 16, v74
	v_lshrrev_b32_e32 v74, 24, v36
	v_accvgpr_read_b32 v234, a2
	v_accvgpr_read_b32 v233, a1
	v_accvgpr_read_b32 v10, a18
	v_accvgpr_read_b32 v11, a19
	v_lshlrev_b16_e32 v94, 8, v74
	v_lshrrev_b32_e32 v74, 24, v40
	v_accvgpr_write_b32 a1, v9
	v_lshlrev_b16_e32 v78, 8, v74
	v_and_b32_e32 v74, 0xff000000, v8
	v_accvgpr_write_b32 a2, v10
	v_accvgpr_write_b32 a3, v11
	v_accvgpr_read_b32 v8, a20
	v_lshlrev_b16_e32 v66, 8, v255
	v_and_b32_e32 v67, 0xff00, v255
	v_accvgpr_read_b32 v9, a21
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v170, v155
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[170:171], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a98
	v_accvgpr_read_b32 v9, a99
	;;#ASMSTART
	v_cvt_f32_f16 v172, v151
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[172:173], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a94
	v_mov_b32_e32 v239, v99
	v_accvgpr_read_b32 v9, a95
	v_mov_b32_e32 v238, v98
	v_mov_b32_e32 v237, v97
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[94:95], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[174:175], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a90
	v_accvgpr_read_b32 v9, a91
	v_lshrrev_b32_e32 v86, 16, v74
	v_and_b32_e32 v74, 0xff000000, v16
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[176:177], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a86
	v_accvgpr_read_b32 v230, a26
	v_accvgpr_read_b32 v229, a25
	v_accvgpr_write_b32 a27, v3
	v_lshrrev_b32_e32 v74, 16, v74
	v_accvgpr_read_b32 v9, a87
	v_accvgpr_write_b32 a26, v2
	v_accvgpr_write_b32 a25, v1
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[74:75], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a82
	v_accvgpr_write_b32 a57, v1
	v_accvgpr_read_b32 v9, a83
	v_accvgpr_write_b32 a56, v0
	v_accvgpr_read_b32 v0, a142
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[180:181], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a80
	v_accvgpr_read_b32 v222, a46
	v_accvgpr_read_b32 v221, a45
	v_accvgpr_write_b32 a45, v241
	v_accvgpr_read_b32 v1, a143
	v_accvgpr_read_b32 v9, a81
	v_accvgpr_write_b32 a46, v242
	v_accvgpr_write_b32 a47, v243
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[240:241], v[124:125], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[154:155], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[242:243], v[156:157], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a136
	;;#ASMSTART
	v_cvt_f32_f16 v182, v119
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[182:183], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a76
	v_accvgpr_read_b32 v17, a33
	v_accvgpr_read_b32 v18, a34
	v_accvgpr_read_b32 v19, a35
	v_accvgpr_read_b32 v70, a38
	v_accvgpr_read_b32 v69, a37
	v_accvgpr_write_b32 a39, v7
	v_accvgpr_write_b32 a33, v233
	v_accvgpr_read_b32 v1, a137
	v_accvgpr_read_b32 v9, a77
	v_accvgpr_write_b32 a38, v6
	v_accvgpr_write_b32 a37, v5
	v_accvgpr_write_b32 a34, v234
	v_accvgpr_write_b32 a35, v235
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[152:153], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[158:159], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a126
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a62
	v_accvgpr_read_b32 v41, a41
	v_accvgpr_read_b32 v42, a42
	v_accvgpr_read_b32 v43, a43
	v_accvgpr_read_b32 v14, a6
	v_accvgpr_read_b32 v13, a5
	v_accvgpr_read_b32 v226, a30
	v_accvgpr_read_b32 v225, a29
	v_accvgpr_write_b32 a43, v15
	v_accvgpr_write_b32 a29, v29
	v_accvgpr_read_b32 v1, a127
	v_accvgpr_read_b32 v9, a63
	v_accvgpr_write_b32 a42, v14
	v_accvgpr_write_b32 a41, v13
	v_accvgpr_write_b32 a30, v30
	v_accvgpr_write_b32 a31, v31
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[150:151], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[160:161], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a120
	;;#ASMSTART
	v_cvt_f32_f16 v186, v95
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a60
	v_mov_b32_e32 v49, v217
	v_accvgpr_read_b32 v1, a121
	v_accvgpr_read_b32 v9, a61
	v_mov_b32_e32 v50, v218
	v_mov_b32_e32 v51, v219
	v_mov_b32_e32 v219, v47
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[110:111], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[162:163], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a112
	;;#ASMSTART
	v_cvt_f32_f16 v188, v79
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a54
	v_mov_b32_e32 v218, v46
	v_mov_b32_e32 v217, v45
	v_mov_b32_e32 v45, v229
	v_accvgpr_read_b32 v1, a113
	v_accvgpr_read_b32 v9, a55
	v_mov_b32_e32 v46, v230
	v_mov_b32_e32 v47, v231
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[118:119], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v159
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[164:165], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a106
	v_accvgpr_read_b32 v6, a102
	;;#ASMSTART
	v_cvt_f32_f16 v190, v87
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a52
	v_accvgpr_read_b32 v25, a49
	v_accvgpr_read_b32 v26, a50
	v_accvgpr_read_b32 v27, a51
	v_accvgpr_write_b32 a51, v23
	v_accvgpr_read_b32 v1, a107
	v_accvgpr_read_b32 v7, a103
	v_accvgpr_read_b32 v9, a53
	v_accvgpr_write_b32 a50, v22
	v_accvgpr_write_b32 a49, v21
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[78:79], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v86
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[86:87], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[102:103], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[134:135], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[142:143], v[66:67], v[246:247] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v161
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[166:167], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v157
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[168:169], v[66:67], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[192:193], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v255
	v_lshlrev_b32_sdwa v67, v193, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[74:75], v[66:67], v[250:251] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a53, v9
	v_accvgpr_write_b32 a52, v8
	v_pk_fma_f32 v[8:9], v[78:79], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a55, v9
	v_accvgpr_write_b32 a54, v8
	v_pk_fma_f32 v[8:9], v[86:87], v[66:67], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a61, v9
	v_accvgpr_write_b32 a60, v8
	v_pk_fma_f32 v[8:9], v[94:95], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a63, v9
	v_accvgpr_write_b32 a62, v8
	v_pk_fma_f32 v[8:9], v[102:103], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v33, a65
	v_accvgpr_read_b32 v34, a66
	v_accvgpr_read_b32 v35, a67
	v_accvgpr_write_b32 a65, v9
	v_accvgpr_write_b32 a64, v8
	v_pk_fma_f32 v[8:9], v[110:111], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v9
	v_accvgpr_write_b32 a66, v8
	v_accvgpr_read_b32 v8, a132
	scratch_load_dwordx2 v[74:75], off, off offset:860
	v_accvgpr_read_b32 v9, a133
	v_pk_fma_f32 v[8:9], v[118:119], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a77, v9
	v_accvgpr_write_b32 a76, v8
	v_accvgpr_read_b32 v8, a134
	v_accvgpr_read_b32 v9, a135
	v_pk_fma_f32 v[8:9], v[124:125], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v9
	v_accvgpr_write_b32 a80, v8
	v_pk_fma_f32 v[8:9], v[134:135], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v9
	v_accvgpr_write_b32 a94, v8
	v_pk_fma_f32 v[8:9], v[142:143], v[66:67], v[248:249] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v9
	v_accvgpr_write_b32 a98, v8
	v_pk_fma_f32 v[8:9], v[150:151], v[66:67], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a103, v9
	v_accvgpr_write_b32 a102, v8
	v_accvgpr_read_b32 v8, a148
	v_accvgpr_read_b32 v9, a149
	v_pk_fma_f32 v[8:9], v[152:153], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a107, v9
	v_accvgpr_write_b32 a106, v8
	v_accvgpr_read_b32 v8, a150
	v_accvgpr_read_b32 v9, a151
	v_pk_fma_f32 v[8:9], v[154:155], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a111, v9
	v_accvgpr_write_b32 a110, v8
	v_accvgpr_read_b32 v8, a146
	v_accvgpr_read_b32 v9, a147
	v_pk_fma_f32 v[8:9], v[156:157], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a115, v9
	v_accvgpr_write_b32 a114, v8
	v_accvgpr_read_b32 v8, a130
	v_accvgpr_read_b32 v9, a131
	v_pk_fma_f32 v[8:9], v[158:159], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v9
	v_accvgpr_write_b32 a122, v8
	v_accvgpr_read_b32 v8, a118
	v_accvgpr_read_b32 v9, a119
	v_pk_fma_f32 v[8:9], v[160:161], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v9
	v_accvgpr_write_b32 a124, v8
	v_accvgpr_read_b32 v8, a108
	v_accvgpr_read_b32 v9, a109
	v_pk_fma_f32 v[8:9], v[162:163], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v9
	v_accvgpr_write_b32 a126, v8
	v_accvgpr_read_b32 v8, a104
	v_accvgpr_read_b32 v9, a105
	v_pk_fma_f32 v[8:9], v[164:165], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v9
	v_accvgpr_write_b32 a128, v8
	v_accvgpr_read_b32 v8, a100
	v_accvgpr_read_b32 v9, a101
	v_pk_fma_f32 v[8:9], v[166:167], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v9
	v_accvgpr_write_b32 a130, v8
	v_accvgpr_read_b32 v8, a96
	v_accvgpr_read_b32 v9, a97
	v_pk_fma_f32 v[8:9], v[168:169], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v9
	v_accvgpr_write_b32 a132, v8
	v_accvgpr_read_b32 v8, a92
	v_accvgpr_read_b32 v9, a93
	v_pk_fma_f32 v[8:9], v[170:171], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v9
	v_accvgpr_write_b32 a92, v8
	v_accvgpr_read_b32 v8, a88
	v_accvgpr_read_b32 v9, a89
	v_pk_fma_f32 v[8:9], v[172:173], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v9
	v_accvgpr_write_b32 a88, v8
	v_accvgpr_read_b32 v8, a84
	v_accvgpr_read_b32 v9, a85
	v_pk_fma_f32 v[246:247], v[174:175], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a78
	v_accvgpr_write_b32 a9, v41
	v_accvgpr_read_b32 v9, a79
	v_accvgpr_write_b32 a10, v42
	v_accvgpr_write_b32 a11, v43
	v_pk_fma_f32 v[42:43], v[176:177], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a74
	v_accvgpr_read_b32 v9, a75
	v_pk_fma_f32 v[8:9], v[178:179], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v9
	v_accvgpr_write_b32 a78, v8
	v_accvgpr_read_b32 v8, a72
	v_accvgpr_read_b32 v9, a73
	v_pk_fma_f32 v[214:215], v[180:181], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a70
	v_accvgpr_read_b32 v9, a71
	v_pk_fma_f32 v[136:137], v[182:183], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a68
	v_accvgpr_read_b32 v9, a69
	v_pk_fma_f32 v[72:73], v[184:185], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a58
	v_accvgpr_read_b32 v9, a59
	v_pk_fma_f32 v[230:231], v[186:187], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a22
	v_accvgpr_read_b32 v9, a23
	v_pk_fma_f32 v[40:41], v[188:189], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a14
	v_accvgpr_read_b32 v9, a15
	v_pk_fma_f32 v[22:23], v[190:191], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a12
	v_accvgpr_read_b32 v9, a13
	v_pk_fma_f32 v[28:29], v[192:193], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v74
	v_and_b32_e32 v67, 0xff00, v74
	v_mov_b64_e32 v[254:255], v[74:75]
	v_lshlrev_b16_e32 v74, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[74:75], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v9
	v_accvgpr_write_b32 a82, v8
	v_lshlrev_b32_e32 v75, 8, v195
	;;#ASMSTART
	v_cvt_f32_f16 v78, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[78:79], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v9
	v_accvgpr_write_b32 a86, v8
	v_lshlrev_b16_e32 v75, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[86:87], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v9
	v_accvgpr_write_b32 a90, v8
	v_lshlrev_b32_e32 v75, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[94:95], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v9
	v_accvgpr_write_b32 a96, v8
	v_lshlrev_b16_e32 v75, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v102, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[102:103], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v9
	v_accvgpr_write_b32 a100, v8
	v_lshlrev_b32_e32 v75, 8, v211
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[110:111], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a105, v9
	v_accvgpr_write_b32 a104, v8
	v_lshlrev_b16_e32 v75, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v118, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[118:119], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v9
	v_accvgpr_write_b32 a108, v8
	v_lshlrev_b32_e32 v75, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[124:125], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v9
	v_accvgpr_write_b32 a112, v8
	v_lshlrev_b16_e32 v75, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v134, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[134:135], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v9
	v_accvgpr_write_b32 a116, v8
	v_lshlrev_b32_e32 v75, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[142:143], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v9
	v_accvgpr_write_b32 a118, v8
	v_lshlrev_b16_e32 v75, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v20, v75
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[20:21], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v9
	v_accvgpr_write_b32 a75, v71
	v_accvgpr_write_b32 a120, v8
	v_accvgpr_read_b32 v9, a45
	v_accvgpr_write_b32 a74, v70
	v_accvgpr_write_b32 a73, v69
	v_accvgpr_write_b32 a21, v25
	v_lshlrev_b32_e32 v75, 8, v9
	v_accvgpr_read_b32 v71, a51
	v_accvgpr_write_b32 a22, v26
	v_accvgpr_write_b32 a23, v27
	;;#ASMSTART
	v_cvt_f32_f16 v26, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v207
	v_accvgpr_read_b32 v69, a49
	;;#ASMSTART
	v_cvt_f32_f16 v154, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v69
	v_accvgpr_read_b32 v63, a39
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v199
	v_accvgpr_read_b32 v61, a37
	v_accvgpr_write_b32 a5, v17
	;;#ASMSTART
	v_cvt_f32_f16 v158, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v61
	v_accvgpr_write_b32 a17, v37
	v_accvgpr_write_b32 a6, v18
	v_accvgpr_write_b32 a7, v19
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v145
	v_accvgpr_read_b32 v17, a41
	v_accvgpr_write_b32 a18, v38
	v_accvgpr_write_b32 a19, v39
	;;#ASMSTART
	v_cvt_f32_f16 v162, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v17
	v_accvgpr_read_b32 v39, a35
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v53
	v_accvgpr_read_b32 v37, a33
	v_pk_fma_f32 v[88:89], v[154:155], v[66:67], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[158:159], v[66:67], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[164:165], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v37
	v_mov_b32_e32 v5, v113
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v5
	v_mov_b32_e32 v6, v114
	v_mov_b32_e32 v7, v115
	;;#ASMSTART
	v_cvt_f32_f16 v170, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v225
	v_mov_b32_e32 v115, v131
	v_accvgpr_write_b32 a13, v221
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v115
	v_mov_b32_e32 v251, v123
	v_accvgpr_write_b32 a14, v222
	v_accvgpr_write_b32 a15, v223
	;;#ASMSTART
	v_cvt_f32_f16 v174, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v45
	v_mov_b32_e32 v249, v121
	v_mov_b32_e32 v223, v129
	v_pk_fma_f32 v[24:25], v[166:167], v[66:67], v[242:243] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v116, v132
	v_mov_b32_e32 v117, v133
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v178, v75
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[178:179], v[66:67], v[240:241] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v221, v127
	v_accvgpr_read_b32 v243, a31
	v_mov_b32_e32 v222, v128
	v_lshlrev_b32_e32 v75, 8, v221
	v_accvgpr_read_b32 v241, a29
	v_accvgpr_read_b32 v129, a27
	v_pk_fma_f32 v[252:253], v[170:171], v[66:67], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[174:175], v[66:67], v[232:233] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v241
	v_accvgpr_read_b32 v127, a25
	v_accvgpr_read_b32 v235, a19
	v_pk_fma_f32 v[84:85], v[156:157], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[162:163], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v127
	v_accvgpr_read_b32 v233, a17
	v_accvgpr_read_b32 v153, a3
	v_accvgpr_write_b32 a59, v1
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v233
	v_accvgpr_read_b32 v151, a1
	v_pk_fma_f32 v[76:77], v[160:161], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a58, v0
	v_pk_fma_f32 v[148:149], v[172:173], v[66:67], v[30:31] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v250, v122
	v_pk_fma_f32 v[122:123], v[180:181], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[182:183], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v151
	v_accvgpr_read_b32 v1, a9
	v_accvgpr_read_b32 v15, a7
	v_accvgpr_read_b32 v65, a57
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v1
	v_accvgpr_read_b32 v13, a5
	v_accvgpr_read_b32 v64, a56
	v_pk_fma_f32 v[92:93], v[26:27], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[168:169], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[188:189], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v75
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v75, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v254
	v_lshlrev_b16_e32 v66, 8, v66
	v_lshlrev_b32_sdwa v67, v193, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[78:79], v[66:67], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a6
	v_accvgpr_write_b32 a4, v22
	v_accvgpr_write_b32 a5, v23
	v_pk_fma_f32 v[22:23], v[86:87], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v22
	v_accvgpr_write_b32 a7, v23
	v_pk_fma_f32 v[22:23], v[94:95], v[66:67], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a34
	v_accvgpr_write_b32 a33, v23
	v_accvgpr_write_b32 a32, v22
	v_pk_fma_f32 v[22:23], v[102:103], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v23
	v_accvgpr_write_b32 a34, v22
	v_pk_fma_f32 v[22:23], v[110:111], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v62, a38
	v_accvgpr_write_b32 a37, v23
	v_accvgpr_write_b32 a36, v22
	v_pk_fma_f32 v[22:23], v[118:119], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v23
	v_accvgpr_write_b32 a38, v22
	v_accvgpr_read_b32 v22, a78
	v_accvgpr_read_b32 v23, a79
	v_pk_fma_f32 v[22:23], v[124:125], v[66:67], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a42
	v_accvgpr_read_b32 v19, a43
	v_accvgpr_write_b32 a41, v23
	v_accvgpr_write_b32 a40, v22
	v_pk_fma_f32 v[22:23], v[134:135], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v23
	v_accvgpr_write_b32 a42, v22
	v_pk_fma_f32 v[22:23], v[142:143], v[66:67], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a46
	v_accvgpr_read_b32 v11, a47
	v_accvgpr_write_b32 a45, v23
	v_accvgpr_write_b32 a44, v22
	v_accvgpr_read_b32 v22, a88
	v_accvgpr_read_b32 v23, a89
	v_pk_fma_f32 v[20:21], v[20:21], v[66:67], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v21
	v_accvgpr_write_b32 a46, v20
	v_accvgpr_read_b32 v20, a92
	v_accvgpr_read_b32 v21, a93
	v_pk_fma_f32 v[20:21], v[26:27], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a143, v21
	v_accvgpr_write_b32 a142, v20
	v_accvgpr_read_b32 v20, a132
	v_accvgpr_read_b32 v21, a133
	v_pk_fma_f32 v[20:21], v[154:155], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a145, v21
	v_accvgpr_write_b32 a144, v20
	v_accvgpr_read_b32 v20, a130
	v_accvgpr_read_b32 v21, a131
	v_pk_fma_f32 v[20:21], v[156:157], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a147, v21
	v_accvgpr_write_b32 a146, v20
	v_accvgpr_read_b32 v20, a128
	v_accvgpr_read_b32 v21, a129
	v_pk_fma_f32 v[20:21], v[158:159], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a149, v21
	v_accvgpr_write_b32 a148, v20
	v_accvgpr_read_b32 v20, a126
	v_accvgpr_read_b32 v21, a127
	v_pk_fma_f32 v[20:21], v[160:161], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a151, v21
	v_accvgpr_write_b32 a150, v20
	v_accvgpr_read_b32 v20, a124
	v_accvgpr_read_b32 v21, a125
	v_pk_fma_f32 v[20:21], v[162:163], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a153, v21
	v_accvgpr_write_b32 a152, v20
	v_accvgpr_read_b32 v20, a122
	v_accvgpr_read_b32 v21, a123
	v_pk_fma_f32 v[20:21], v[164:165], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v21
	v_accvgpr_write_b32 a140, v20
	v_accvgpr_read_b32 v20, a114
	v_accvgpr_read_b32 v21, a115
	v_pk_fma_f32 v[20:21], v[166:167], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v21
	v_accvgpr_write_b32 a138, v20
	v_accvgpr_read_b32 v20, a110
	v_accvgpr_read_b32 v21, a111
	v_pk_fma_f32 v[246:247], v[168:169], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a106
	v_accvgpr_read_b32 v21, a107
	v_pk_fma_f32 v[26:27], v[170:171], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a102
	v_accvgpr_read_b32 v21, a103
	v_pk_fma_f32 v[40:41], v[172:173], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a98
	v_accvgpr_read_b32 v21, a99
	v_pk_fma_f32 v[136:137], v[174:175], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a94
	v_accvgpr_read_b32 v21, a95
	v_pk_fma_f32 v[112:113], v[176:177], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a80
	v_accvgpr_read_b32 v21, a81
	v_pk_fma_f32 v[108:109], v[178:179], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a76
	v_accvgpr_read_b32 v21, a77
	v_pk_fma_f32 v[104:105], v[180:181], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a66
	v_accvgpr_read_b32 v21, a67
	v_pk_fma_f32 v[96:97], v[182:183], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a64
	v_accvgpr_read_b32 v21, a65
	v_pk_fma_f32 v[100:101], v[184:185], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a62
	v_accvgpr_read_b32 v21, a63
	v_pk_fma_f32 v[72:73], v[186:187], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a60
	v_accvgpr_read_b32 v21, a61
	v_pk_fma_f32 v[42:43], v[188:189], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a54
	v_accvgpr_read_b32 v21, a55
	v_pk_fma_f32 v[132:133], v[190:191], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a52
	v_accvgpr_read_b32 v21, a53
	v_accvgpr_read_b32 v152, a2
	v_pk_fma_f32 v[120:121], v[74:75], v[66:67], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[192:193], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v66, 8, v255
	v_and_b32_e32 v67, 0xff00, v255
	v_and_b32_e32 v74, 0xff00, v13
	v_accvgpr_write_b32 a1, v13
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	v_accvgpr_write_b32 a2, v14
	v_accvgpr_write_b32 a3, v15
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[74:75], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v78, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a79, v1
	v_accvgpr_write_b32 a78, v0
	v_and_b32_e32 v75, 0xff00, v151
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[86:87], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a81, v1
	v_accvgpr_write_b32 a80, v0
	v_lshrrev_b32_sdwa v75, v193, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[94:95], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v1
	v_accvgpr_write_b32 a84, v0
	v_and_b32_e32 v75, 0xff00, v127
	;;#ASMSTART
	v_cvt_f32_f16 v102, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[102:103], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v1
	v_accvgpr_write_b32 a88, v0
	v_lshrrev_b32_sdwa v75, v193, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[110:111], v[66:67], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v1
	v_accvgpr_write_b32 a92, v0
	v_and_b32_e32 v75, 0xff00, v221
	;;#ASMSTART
	v_cvt_f32_f16 v118, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[118:119], v[66:67], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v1
	v_accvgpr_write_b32 a94, v0
	v_lshrrev_b32_sdwa v75, v193, v249 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[124:125], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a99, v1
	v_accvgpr_write_b32 a98, v0
	v_and_b32_e32 v75, 0xff00, v45
	;;#ASMSTART
	v_cvt_f32_f16 v134, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v242, a30
	v_accvgpr_read_b32 v128, a26
	v_accvgpr_write_b32 a29, v127
	v_accvgpr_write_b32 a103, v1
	v_lshrrev_b32_sdwa v75, v193, v115 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a30, v128
	v_accvgpr_write_b32 a31, v129
	v_mov_b32_e32 v127, v221
	v_accvgpr_write_b32 a102, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[142:143], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_and_b32_e32 v75, 0xff00, v225
	v_accvgpr_read_b32 v234, a18
	v_accvgpr_write_b32 a17, v151
	v_mov_b32_e32 v128, v222
	v_mov_b32_e32 v129, v223
	v_accvgpr_write_b32 a107, v1
	;;#ASMSTART
	v_cvt_f32_f16 v150, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v5 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b32_e32 v223, v7
	v_accvgpr_write_b32 a18, v152
	v_accvgpr_write_b32 a19, v153
	v_accvgpr_write_b32 a106, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v222, v6
	v_mov_b32_e32 v221, v5
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v37
	v_mov_b32_e32 v5, v53
	v_accvgpr_write_b32 a111, v1
	;;#ASMSTART
	v_cvt_f32_f16 v154, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v5 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a110, v0
	v_pk_fma_f32 v[0:1], v[152:153], v[66:67], v[252:253] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v17
	v_accvgpr_write_b32 a115, v1
	;;#ASMSTART
	v_cvt_f32_f16 v158, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v145 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a114, v0
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_accvgpr_read_b32 v0, a58
	v_and_b32_e32 v75, 0xff00, v61
	v_mov_b32_e32 v21, v199
	v_accvgpr_read_b32 v2, a10
	v_accvgpr_read_b32 v3, a11
	v_accvgpr_write_b32 a25, v233
	v_accvgpr_read_b32 v1, a59
	;;#ASMSTART
	v_cvt_f32_f16 v162, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v21 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v70, a50
	v_accvgpr_write_b32 a26, v234
	v_accvgpr_write_b32 a27, v235
	v_accvgpr_write_b32 a51, v47
	v_pk_fma_f32 v[232:233], v[160:161], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v69
	v_mov_b32_e32 v1, v207
	v_accvgpr_write_b32 a50, v46
	v_accvgpr_write_b32 a49, v45
	v_pk_fma_f32 v[44:45], v[158:159], v[66:67], v[228:229] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v1 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_write_b32 a67, v11
	v_mov_b32_e32 v231, v51
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v9
	v_accvgpr_write_b32 a66, v10
	v_accvgpr_write_b32 a65, v9
	v_mov_b32_e32 v229, v49
	v_accvgpr_read_b32 v10, a118
	;;#ASMSTART
	v_cvt_f32_f16 v170, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v11, a119
	v_accvgpr_write_b32 a63, v19
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v217
	;;#ASMSTART
	v_cvt_f32_f16 v174, v75
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[174:175], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a116
	v_accvgpr_write_b32 a62, v18
	v_accvgpr_write_b32 a61, v17
	v_mov_b32_e32 v17, v57
	v_accvgpr_read_b32 v11, a117
	v_lshrrev_b32_sdwa v75, v193, v17 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[176:177], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a112
	v_accvgpr_read_b32 v11, a113
	v_mov_b32_e32 v6, v54
	v_mov_b32_e32 v7, v55
	v_pk_fma_f32 v[130:131], v[170:171], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v18, v58
	v_mov_b32_e32 v19, v59
	v_and_b32_e32 v75, 0xff00, v237
	;;#ASMSTART
	v_cvt_f32_f16 v178, v75
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v57, v35
	v_accvgpr_read_b32 v10, a108
	v_mov_b32_e32 v55, v33
	v_accvgpr_read_b32 v11, a109
	v_pk_fma_f32 v[82:83], v[168:169], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v55 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[180:181], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a104
	v_accvgpr_write_b32 a55, v39
	v_accvgpr_read_b32 v11, a105
	v_accvgpr_write_b32 a54, v38
	v_accvgpr_write_b32 a53, v37
	v_pk_fma_f32 v[90:91], v[166:167], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_and_b32_e32 v75, 0xff00, v211
	;;#ASMSTART
	v_cvt_f32_f16 v182, v75
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[182:183], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v39, a23
	v_accvgpr_read_b32 v10, a100
	v_accvgpr_read_b32 v37, a21
	v_accvgpr_read_b32 v11, a101
	v_pk_fma_f32 v[98:99], v[164:165], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v37 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a96
	v_mov_b32_e32 v22, v200
	v_mov_b32_e32 v23, v201
	v_mov_b32_e32 v201, v203
	v_accvgpr_read_b32 v11, a97
	v_pk_fma_f32 v[106:107], v[162:163], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_and_b32_e32 v75, 0xff00, v201
	;;#ASMSTART
	v_cvt_f32_f16 v186, v75
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v31, a15
	v_accvgpr_read_b32 v10, a90
	v_accvgpr_write_b32 a57, v61
	v_accvgpr_read_b32 v29, a13
	v_accvgpr_read_b32 v11, a91
	v_accvgpr_write_b32 a58, v62
	v_accvgpr_write_b32 a59, v63
	v_lshrrev_b32_sdwa v75, v193, v29 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v199, v197
	v_accvgpr_read_b32 v10, a86
	v_mov_b32_e32 v198, v196
	v_mov_b32_e32 v197, v195
	v_accvgpr_read_b32 v11, a87
	v_mov_b32_e32 v2, v208
	v_mov_b32_e32 v3, v209
	v_accvgpr_read_b32 v8, a120
	v_and_b32_e32 v75, 0xff00, v197
	;;#ASMSTART
	v_cvt_f32_f16 v190, v75
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v209, a75
	v_accvgpr_read_b32 v10, a82
	v_accvgpr_read_b32 v9, a121
	v_accvgpr_read_b32 v207, a73
	v_accvgpr_read_b32 v11, a83
	v_pk_fma_f32 v[140:141], v[154:155], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[156:157], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[172:173], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v56, v34
	v_lshrrev_b32_sdwa v75, v193, v207 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[192:193], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v255
	v_lshlrev_b32_sdwa v67, v193, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	scratch_load_dwordx2 v[254:255], off, off offset:788
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[74:75], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a109, v11
	v_accvgpr_write_b32 a108, v10
	v_pk_fma_f32 v[10:11], v[78:79], v[66:67], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a113, v11
	v_accvgpr_write_b32 a112, v10
	v_pk_fma_f32 v[10:11], v[86:87], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a117, v11
	v_accvgpr_write_b32 a116, v10
	v_pk_fma_f32 v[10:11], v[94:95], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a119, v11
	v_accvgpr_write_b32 a118, v10
	v_pk_fma_f32 v[10:11], v[102:103], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a121, v11
	v_accvgpr_write_b32 a120, v10
	v_pk_fma_f32 v[10:11], v[110:111], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a123, v11
	v_accvgpr_write_b32 a122, v10
	v_pk_fma_f32 v[10:11], v[118:119], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a125, v11
	v_accvgpr_write_b32 a124, v10
	v_pk_fma_f32 v[10:11], v[124:125], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a127, v11
	v_accvgpr_write_b32 a126, v10
	v_pk_fma_f32 v[10:11], v[134:135], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a129, v11
	v_accvgpr_write_b32 a128, v10
	v_pk_fma_f32 v[10:11], v[142:143], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a131, v11
	v_accvgpr_write_b32 a130, v10
	v_pk_fma_f32 v[10:11], v[150:151], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a133, v11
	v_accvgpr_write_b32 a132, v10
	v_pk_fma_f32 v[10:11], v[152:153], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a135, v11
	v_accvgpr_write_b32 a134, v10
	v_pk_fma_f32 v[10:11], v[154:155], v[66:67], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a137, v11
	v_accvgpr_write_b32 a136, v10
	v_accvgpr_read_b32 v10, a138
	v_accvgpr_read_b32 v11, a139
	v_pk_fma_f32 v[10:11], v[156:157], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a139, v11
	v_accvgpr_write_b32 a138, v10
	v_accvgpr_read_b32 v10, a140
	v_accvgpr_read_b32 v11, a141
	v_pk_fma_f32 v[10:11], v[158:159], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a141, v11
	v_accvgpr_write_b32 a140, v10
	v_accvgpr_read_b32 v10, a152
	v_accvgpr_write_b32 a77, v13
	v_accvgpr_read_b32 v11, a153
	v_accvgpr_write_b32 a76, v12
	v_pk_fma_f32 v[12:13], v[160:161], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a150
	v_accvgpr_read_b32 v11, a151
	v_pk_fma_f32 v[46:47], v[162:163], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a148
	v_accvgpr_read_b32 v11, a149
	v_pk_fma_f32 v[132:133], v[164:165], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a146
	v_accvgpr_read_b32 v11, a147
	v_pk_fma_f32 v[104:105], v[166:167], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a144
	v_accvgpr_read_b32 v11, a145
	v_pk_fma_f32 v[148:149], v[168:169], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a142
	v_accvgpr_read_b32 v11, a143
	v_pk_fma_f32 v[214:215], v[170:171], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a46
	v_accvgpr_read_b32 v11, a47
	v_pk_fma_f32 v[26:27], v[172:173], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a44
	v_accvgpr_read_b32 v11, a45
	v_pk_fma_f32 v[14:15], v[174:175], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a42
	v_accvgpr_read_b32 v11, a43
	v_pk_fma_f32 v[194:195], v[176:177], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a40
	v_accvgpr_write_b32 a69, v69
	v_accvgpr_read_b32 v11, a41
	v_accvgpr_write_b32 a70, v70
	v_accvgpr_write_b32 a71, v71
	v_pk_fma_f32 v[68:69], v[178:179], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a38
	v_lshrrev_b32_e32 v78, 16, v37
	v_accvgpr_read_b32 v11, a39
	v_lshlrev_b16_e32 v79, 8, v78
	v_lshrrev_b32_e32 v78, 16, v55
	v_pk_fma_f32 v[234:235], v[180:181], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a36
	v_lshlrev_b16_e32 v87, 8, v78
	v_lshrrev_b32_e32 v78, 16, v17
	v_accvgpr_read_b32 v11, a37
	v_lshlrev_b16_e32 v95, 8, v78
	v_lshrrev_b32_e32 v78, 16, v229
	v_pk_fma_f32 v[244:245], v[182:183], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a34
	v_lshlrev_b16_e32 v103, 8, v78
	v_lshrrev_b32_e32 v78, 16, v1
	v_accvgpr_read_b32 v11, a35
	v_lshlrev_b16_e32 v111, 8, v78
	v_lshrrev_b32_e32 v78, 16, v21
	v_pk_fma_f32 v[112:113], v[184:185], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a32
	v_lshlrev_b16_e32 v119, 8, v78
	v_lshrrev_b32_e32 v78, 16, v145
	v_accvgpr_read_b32 v11, a33
	v_lshlrev_b16_e32 v135, 8, v78
	v_lshrrev_b32_e32 v78, 16, v5
	v_pk_fma_f32 v[24:25], v[186:187], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a7
	v_lshlrev_b16_e32 v143, 8, v78
	v_lshrrev_b32_e32 v78, 16, v221
	v_accvgpr_read_b32 v30, a14
	v_accvgpr_read_b32 v10, a6
	v_accvgpr_write_b32 a33, v55
	v_lshlrev_b16_e32 v151, 8, v78
	v_lshrrev_b32_e32 v78, 16, v115
	v_pk_fma_f32 v[100:101], v[188:189], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v11, a5
	v_lshrrev_b32_e32 v75, 16, v29
	v_accvgpr_write_b32 a34, v56
	v_accvgpr_write_b32 a35, v57
	v_mov_b32_e32 v57, v145
	v_lshlrev_b16_e32 v153, 8, v78
	v_lshrrev_b32_e32 v78, 16, v249
	v_accvgpr_read_b32 v31, a27
	v_accvgpr_read_b32 v10, a4
	v_lshrrev_b32_e32 v74, 16, v207
	v_mov_b32_e32 v58, v146
	v_mov_b32_e32 v59, v147
	v_lshlrev_b16_e32 v155, 8, v78
	v_lshrrev_b32_e32 v78, 16, v241
	v_accvgpr_read_b32 v29, a25
	v_accvgpr_read_b32 v147, a11
	v_pk_fma_f32 v[246:247], v[190:191], v[66:67], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[192:193], v[66:67], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v254
	v_and_b32_e32 v67, 0xff00, v254
	v_lshlrev_b16_e32 v74, 8, v74
	v_lshlrev_b16_e32 v75, 8, v75
	v_accvgpr_write_b32 a47, v3
	v_lshlrev_b16_e32 v157, 8, v78
	v_lshrrev_b32_e32 v78, 16, v29
	v_accvgpr_read_b32 v145, a9
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	v_accvgpr_write_b32 a46, v2
	v_accvgpr_write_b32 a45, v1
	v_lshlrev_b16_e32 v159, 8, v78
	v_lshrrev_b32_e32 v78, 16, v145
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[74:75], v[66:67], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v146, a10
	v_lshlrev_b16_e32 v161, 8, v78
	v_accvgpr_write_b32 a11, v1
	v_lshlrev_b32_sdwa v78, v193, v197 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a10, v0
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a26
	v_accvgpr_write_b32 a25, v1
	v_accvgpr_write_b32 a24, v0
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[86:87], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v1
	v_accvgpr_mov_b32 a5, a73
	v_accvgpr_write_b32 a26, v0
	v_lshlrev_b32_sdwa v75, v193, v201 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v208, a74
	v_accvgpr_mov_b32 a6, a74
	v_accvgpr_mov_b32 a7, a75
	v_accvgpr_write_b32 a73, v3
	v_accvgpr_write_b32 a72, v2
	;;#ASMSTART
	v_cvt_f32_f16 v102, v79
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[102:103], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a75, v3
	v_accvgpr_write_b32 a74, v2
	v_lshlrev_b32_sdwa v75, v193, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[110:111], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a83, v3
	v_accvgpr_write_b32 a82, v2
	;;#ASMSTART
	v_cvt_f32_f16 v118, v87
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[118:119], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a87, v3
	v_mov_b32_e32 v71, v237
	v_accvgpr_write_b32 a86, v2
	v_lshlrev_b32_sdwa v75, v193, v71 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[124:125], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a91, v3
	v_accvgpr_write_b32 a90, v2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v95
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[134:135], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a97, v3
	v_accvgpr_write_b32 a96, v2
	v_lshlrev_b32_sdwa v75, v193, v217 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[142:143], v[66:67], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a101, v3
	v_mov_b32_e32 v123, v7
	v_accvgpr_write_b32 a100, v2
	;;#ASMSTART
	v_cvt_f32_f16 v150, v103
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[150:151], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v122, v6
	v_mov_b32_e32 v121, v5
	v_accvgpr_write_b32 a105, v3
	v_accvgpr_read_b32 v5, a65
	v_accvgpr_write_b32 a104, v2
	v_lshlrev_b32_sdwa v75, v193, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[152:153], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a66
	v_accvgpr_read_b32 v7, a67
	v_accvgpr_write_b32 a65, v3
	v_accvgpr_write_b32 a64, v2
	;;#ASMSTART
	v_cvt_f32_f16 v154, v111
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[154:155], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a67, v3
	v_accvgpr_read_b32 v41, a69
	v_accvgpr_write_b32 a66, v2
	v_lshlrev_b32_sdwa v75, v193, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[156:157], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a70
	v_accvgpr_read_b32 v43, a71
	v_accvgpr_write_b32 a69, v3
	v_accvgpr_write_b32 a68, v2
	;;#ASMSTART
	v_cvt_f32_f16 v158, v119
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[158:159], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a71, v3
	v_accvgpr_write_b32 a70, v2
	v_accvgpr_read_b32 v9, a57
	v_accvgpr_read_b32 v2, a114
	v_accvgpr_write_b32 a41, v49
	v_lshlrev_b32_sdwa v75, v193, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v35, a61
	v_accvgpr_read_b32 v3, a115
	v_mov_b32_e32 v230, v50
	v_mov_b32_e32 v202, v204
	v_mov_b32_e32 v203, v205
	v_accvgpr_write_b32 a42, v50
	v_accvgpr_write_b32 a43, v51
	v_mov_b32_e32 v205, v211
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v49, a53
	;;#ASMSTART
	v_cvt_f32_f16 v170, v151
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[170:171], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a110
	v_mov_b32_e32 v206, v212
	v_mov_b32_e32 v207, v213
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b32_e32 v209, v225
	v_accvgpr_read_b32 v3, a111
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[172:173], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a106
	v_accvgpr_read_b32 v3, a107
	v_mov_b32_e32 v72, v238
	v_mov_b32_e32 v73, v239
	v_mov_b32_e32 v210, v226
	v_mov_b32_e32 v211, v227
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[174:175], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v229, a51
	v_accvgpr_read_b32 v2, a102
	v_accvgpr_read_b32 v227, a49
	v_accvgpr_read_b32 v3, a103
	;;#ASMSTART
	v_cvt_f32_f16 v166, v143
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[166:167], v[66:67], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v75, v193, v227 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[176:177], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a98
	v_accvgpr_read_b32 v3, a99
	;;#ASMSTART
	v_cvt_f32_f16 v178, v155
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[178:179], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a94
	v_accvgpr_read_b32 v3, a95
	v_lshlrev_b32_sdwa v75, v193, v127 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[180:181], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a92
	v_accvgpr_read_b32 v3, a93
	v_pk_fma_f32 v[76:77], v[168:169], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v157
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[182:183], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v97, a31
	v_accvgpr_read_b32 v2, a88
	v_accvgpr_read_b32 v95, a29
	v_accvgpr_read_b32 v3, a89
	v_mov_b32_e32 v139, v23
	v_pk_fma_f32 v[92:93], v[160:161], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v75, v193, v95 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[184:185], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a84
	v_mov_b32_e32 v138, v22
	v_mov_b32_e32 v137, v21
	v_accvgpr_read_b32 v3, a85
	v_accvgpr_read_b32 v20, a80
	;;#ASMSTART
	v_cvt_f32_f16 v186, v159
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[186:187], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a17
	v_accvgpr_read_b32 v21, a81
	v_accvgpr_write_b32 a39, v19
	v_lshlrev_b32_sdwa v75, v193, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[188:189], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a78
	v_accvgpr_write_b32 a38, v18
	v_accvgpr_write_b32 a37, v17
	v_mov_b32_e32 v17, v197
	v_accvgpr_read_b32 v21, a79
	v_mov_b32_e32 v18, v198
	v_mov_b32_e32 v19, v199
	;;#ASMSTART
	v_cvt_f32_f16 v190, v161
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v199, a3
	v_accvgpr_read_b32 v20, a76
	v_accvgpr_read_b32 v197, a1
	v_accvgpr_read_b32 v21, a77
	;;#ASMSTART
	v_cvt_f32_f16 v162, v135
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[162:163], v[66:67], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[164:165], v[66:67], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v75, v193, v197 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v254
	v_lshlrev_b16_e32 v66, 8, v66
	v_lshlrev_b32_sdwa v67, v193, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[162:163], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a85, v13
	v_accvgpr_write_b32 a84, v12
	v_accvgpr_read_b32 v12, a140
	v_accvgpr_read_b32 v13, a141
	v_pk_fma_f32 v[12:13], v[164:165], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a89, v13
	v_accvgpr_write_b32 a88, v12
	v_accvgpr_read_b32 v12, a138
	v_accvgpr_read_b32 v13, a139
	v_pk_fma_f32 v[12:13], v[166:167], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a93, v13
	v_accvgpr_write_b32 a92, v12
	v_accvgpr_read_b32 v12, a136
	v_accvgpr_read_b32 v13, a137
	v_pk_fma_f32 v[12:13], v[168:169], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a95, v13
	v_accvgpr_write_b32 a94, v12
	v_accvgpr_read_b32 v12, a134
	v_accvgpr_read_b32 v13, a135
	v_pk_fma_f32 v[20:21], v[74:75], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[170:171], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v198, a2
	v_accvgpr_write_b32 a0, v20
	v_accvgpr_write_b32 a99, v13
	v_accvgpr_write_b32 a1, v21
	v_pk_fma_f32 v[20:21], v[78:79], v[66:67], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a98, v12
	v_accvgpr_read_b32 v12, a132
	v_accvgpr_read_b32 v2, a18
	v_accvgpr_read_b32 v3, a19
	v_accvgpr_write_b32 a16, v20
	v_accvgpr_read_b32 v13, a133
	v_accvgpr_write_b32 a17, v21
	v_pk_fma_f32 v[20:21], v[86:87], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[172:173], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a130
	v_accvgpr_write_b32 a18, v20
	v_accvgpr_read_b32 v13, a131
	v_accvgpr_write_b32 a19, v21
	v_pk_fma_f32 v[20:21], v[0:1], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[142:143], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[174:175], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a128
	v_accvgpr_read_b32 v10, a58
	v_accvgpr_read_b32 v11, a59
	v_accvgpr_read_b32 v96, a30
	v_accvgpr_write_b32 a29, v21
	v_accvgpr_write_b32 a57, v15
	v_accvgpr_read_b32 v13, a129
	v_accvgpr_write_b32 a28, v20
	v_pk_fma_f32 v[20:21], v[102:103], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a56, v14
	v_pk_fma_f32 v[14:15], v[150:151], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[176:177], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a126
	v_accvgpr_write_b32 a31, v21
	v_accvgpr_write_b32 a59, v15
	v_accvgpr_read_b32 v13, a127
	v_accvgpr_write_b32 a30, v20
	v_pk_fma_f32 v[20:21], v[110:111], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a58, v14
	v_pk_fma_f32 v[14:15], v[152:153], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[178:179], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a124
	v_accvgpr_read_b32 v228, a50
	v_accvgpr_write_b32 a49, v21
	v_accvgpr_read_b32 v13, a125
	v_accvgpr_write_b32 a48, v20
	v_pk_fma_f32 v[20:21], v[118:119], v[66:67], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[180:181], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a122
	v_accvgpr_write_b32 a51, v21
	v_accvgpr_read_b32 v13, a123
	v_accvgpr_write_b32 a50, v20
	v_pk_fma_f32 v[20:21], v[124:125], v[66:67], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[182:183], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a120
	v_accvgpr_read_b32 v36, a62
	v_accvgpr_read_b32 v37, a63
	v_accvgpr_read_b32 v50, a54
	v_accvgpr_read_b32 v51, a55
	v_accvgpr_write_b32 a53, v21
	v_accvgpr_write_b32 a61, v15
	v_accvgpr_read_b32 v13, a121
	v_accvgpr_write_b32 a52, v20
	v_pk_fma_f32 v[20:21], v[134:135], v[66:67], v[194:195] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a60, v14
	v_pk_fma_f32 v[14:15], v[154:155], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[184:185], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a118
	v_accvgpr_read_b32 v38, a22
	v_accvgpr_write_b32 a63, v15
	v_accvgpr_read_b32 v13, a119
	v_accvgpr_write_b32 a62, v14
	v_pk_fma_f32 v[14:15], v[156:157], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[186:187], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a116
	v_accvgpr_write_b32 a77, v15
	v_accvgpr_read_b32 v13, a117
	v_accvgpr_write_b32 a76, v14
	v_pk_fma_f32 v[14:15], v[158:159], v[66:67], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[188:189], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a112
	v_accvgpr_write_b32 a79, v15
	v_accvgpr_read_b32 v13, a113
	v_accvgpr_write_b32 a78, v14
	v_pk_fma_f32 v[14:15], v[160:161], v[66:67], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[190:191], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a108
	v_accvgpr_read_b32 v233, a7
	v_accvgpr_write_b32 a81, v15
	v_accvgpr_read_b32 v13, a109
	v_accvgpr_read_b32 v231, a5
	v_accvgpr_write_b32 a80, v14
	v_pk_fma_f32 v[224:225], v[192:193], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v74, 24, v231
	v_accvgpr_read_b32 v13, a13
	v_lshlrev_b16_e32 v75, 8, v74
	v_lshrrev_b32_e32 v74, 24, v13
	v_lshlrev_b16_e32 v79, 8, v74
	v_and_b32_e32 v74, 0xff000000, v17
	v_accvgpr_write_b32 a55, v21
	v_mov_b64_e32 v[46:47], v[18:19]
	v_lshrrev_b32_e32 v87, 16, v74
	v_and_b32_e32 v74, 0xff000000, v201
	v_accvgpr_read_b32 v17, a21
	v_accvgpr_write_b32 a54, v20
	v_lshrrev_b32_e32 v16, 16, v74
	v_lshrrev_b32_e32 v74, 24, v17
	v_accvgpr_read_b32 v21, a33
	v_lshlrev_b16_e32 v103, 8, v74
	v_lshrrev_b32_e32 v74, 24, v21
	v_lshlrev_b16_e32 v111, 8, v74
	v_and_b32_e32 v74, 0xff000000, v205
	v_mov_b64_e32 v[54:55], v[202:203]
	v_lshrrev_b32_e32 v119, 16, v74
	v_and_b32_e32 v74, 0xff000000, v71
	v_accvgpr_read_b32 v25, a37
	v_accvgpr_read_b32 v205, a43
	v_lshrrev_b32_e32 v135, 16, v74
	v_lshrrev_b32_e32 v74, 24, v25
	v_accvgpr_read_b32 v203, a41
	v_lshlrev_b16_e32 v143, 8, v74
	v_lshrrev_b32_e32 v74, 24, v203
	v_lshlrev_b16_e32 v151, 8, v74
	v_and_b32_e32 v74, 0xff000000, v217
	v_accvgpr_read_b32 v203, a47
	v_lshrrev_b32_e32 v153, 16, v74
	v_and_b32_e32 v74, 0xff000000, v5
	v_accvgpr_read_b32 v201, a45
	v_lshrrev_b32_e32 v155, 16, v74
	v_lshrrev_b32_e32 v74, 24, v201
	v_lshlrev_b16_e32 v157, 8, v74
	v_lshrrev_b32_e32 v74, 24, v137
	v_lshlrev_b16_e32 v159, 8, v74
	v_and_b32_e32 v74, 0xff000000, v41
	v_lshrrev_b32_e32 v161, 16, v74
	v_and_b32_e32 v74, 0xff000000, v9
	v_lshrrev_b32_e32 v162, 16, v74
	v_lshrrev_b32_e32 v74, 24, v57
	v_lshlrev_b16_e32 v160, 8, v74
	v_lshrrev_b32_e32 v74, 24, v121
	v_lshlrev_b16_e32 v156, 8, v74
	v_and_b32_e32 v74, 0xff000000, v35
	v_lshrrev_b32_e32 v158, 16, v74
	v_and_b32_e32 v74, 0xff000000, v49
	v_lshrrev_b32_e32 v154, 16, v74
	v_lshrrev_b32_e32 v74, 24, v221
	v_lshlrev_b16_e32 v152, 8, v74
	v_lshrrev_b32_e32 v74, 24, v115
	v_lshlrev_b16_e32 v142, 8, v74
	v_and_b32_e32 v74, 0xff000000, v209
	v_lshrrev_b32_e32 v150, 16, v74
	v_and_b32_e32 v74, 0xff000000, v227
	v_lshrrev_b32_e32 v134, 16, v74
	v_lshrrev_b32_e32 v74, 24, v249
	v_lshlrev_b16_e32 v124, 8, v74
	v_lshrrev_b32_e32 v74, 24, v241
	v_lshlrev_b16_e32 v110, 8, v74
	v_and_b32_e32 v74, 0xff000000, v127
	v_lshrrev_b32_e32 v118, 16, v74
	v_and_b32_e32 v74, 0xff000000, v95
	v_lshrrev_b32_e32 v102, 16, v74
	v_lshrrev_b32_e32 v74, 24, v29
	v_lshlrev_b16_e32 v94, 8, v74
	v_lshrrev_b32_e32 v74, 24, v145
	v_lshlrev_b16_e32 v78, 8, v74
	v_and_b32_e32 v74, 0xff000000, v1
	v_lshrrev_b32_e32 v86, 16, v74
	v_and_b32_e32 v74, 0xff000000, v197
	v_lshlrev_b16_e32 v66, 8, v255
	v_and_b32_e32 v67, 0xff00, v255
	v_lshrrev_b32_e32 v74, 16, v74
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[74:75], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a14
	v_accvgpr_read_b32 v15, a15
	v_accvgpr_write_b32 a15, v1
	v_accvgpr_write_b32 a14, v0
	v_accvgpr_read_b32 v0, a70
	v_accvgpr_read_b32 v1, a71
	;;#ASMSTART
	v_cvt_f32_f16 v164, v159
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[164:165], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_accvgpr_read_b32 v1, a69
	;;#ASMSTART
	v_cvt_f32_f16 v166, v161
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[166:167], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a66
	v_accvgpr_read_b32 v1, a67
	;;#ASMSTART
	v_cvt_f32_f16 v168, v157
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[168:169], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_accvgpr_read_b32 v1, a65
	;;#ASMSTART
	v_cvt_f32_f16 v170, v155
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[170:171], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a104
	v_accvgpr_read_b32 v1, a105
	;;#ASMSTART
	v_cvt_f32_f16 v172, v151
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[172:173], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_accvgpr_read_b32 v1, a101
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[174:175], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_accvgpr_read_b32 v1, a97
	v_mov_b64_e32 v[126:127], v[96:97]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[176:177], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a90
	v_accvgpr_read_b32 v1, a91
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[162:163], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a86
	v_accvgpr_read_b32 v1, a87
	v_mov_b64_e32 v[70:71], v[6:7]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[160:161], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[180:181], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a82
	v_accvgpr_read_b32 v1, a83
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[158:159], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v119
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[182:183], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a74
	v_accvgpr_read_b32 v1, a75
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[156:157], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a72
	v_accvgpr_read_b32 v1, a73
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[110:111], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[154:155], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v16
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_read_b32 v1, a27
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[150:151], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v79
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_accvgpr_read_b32 v1, a25
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[152:153], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v87
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_write_b32 a2, v2
	v_accvgpr_read_b32 v1, a11
	v_mov_b64_e32 v[234:235], v[146:147]
	v_accvgpr_write_b32 a3, v3
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[78:79], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v86
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[86:87], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[94:95], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[102:103], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[118:119], v[66:67], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[124:125], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[134:135], v[66:67], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[142:143], v[66:67], v[238:239] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[192:193], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v255
	v_lshlrev_b32_sdwa v67, v193, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[74:75], v[66:67], v[224:225] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, off offset:468
	v_accvgpr_read_b32 v18, a22
	v_accvgpr_read_b32 v19, a23
	v_accvgpr_write_b32 a21, v1
	v_accvgpr_write_b32 a20, v0
	v_pk_fma_f32 v[0:1], v[78:79], v[66:67], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_write_b32 a22, v0
	v_pk_fma_f32 v[0:1], v[86:87], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a58
	v_accvgpr_write_b32 a25, v1
	v_accvgpr_read_b32 v17, a59
	v_accvgpr_write_b32 a24, v0
	v_pk_fma_f32 v[0:1], v[94:95], v[66:67], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[172:173], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a56
	v_accvgpr_write_b32 a27, v1
	v_accvgpr_read_b32 v17, a57
	v_accvgpr_write_b32 a26, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[66:67], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[174:175], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a54
	v_accvgpr_read_b32 v26, a38
	v_accvgpr_read_b32 v27, a39
	v_accvgpr_write_b32 a8, v30
	v_accvgpr_write_b32 a37, v1
	v_accvgpr_read_b32 v17, a55
	v_accvgpr_write_b32 a9, v31
	v_accvgpr_write_b32 a36, v0
	v_pk_fma_f32 v[0:1], v[110:111], v[66:67], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[176:177], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a52
	v_accvgpr_read_b32 v204, a42
	v_accvgpr_write_b32 a41, v1
	v_accvgpr_read_b32 v17, a53
	v_accvgpr_write_b32 a40, v0
	v_accvgpr_read_b32 v0, a98
	v_pk_fma_f32 v[220:221], v[178:179], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a50
	v_accvgpr_read_b32 v1, a99
	v_accvgpr_read_b32 v17, a51
	v_pk_fma_f32 v[38:39], v[152:153], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a94
	v_pk_fma_f32 v[254:255], v[180:181], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a48
	v_accvgpr_read_b32 v1, a95
	v_accvgpr_read_b32 v17, a49
	v_pk_fma_f32 v[32:33], v[118:119], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[154:155], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a92
	v_pk_fma_f32 v[244:245], v[182:183], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a30
	v_accvgpr_read_b32 v1, a93
	v_accvgpr_read_b32 v17, a31
	v_mov_b64_e32 v[114:115], v[228:229]
	v_pk_fma_f32 v[40:41], v[156:157], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a88
	v_pk_fma_f32 v[228:229], v[184:185], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a28
	v_accvgpr_read_b32 v1, a89
	v_accvgpr_read_b32 v17, a29
	v_pk_fma_f32 v[248:249], v[142:143], v[66:67], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[158:159], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a84
	v_accvgpr_read_b32 v12, a76
	v_pk_fma_f32 v[208:209], v[186:187], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a18
	v_accvgpr_read_b32 v1, a85
	v_accvgpr_read_b32 v13, a77
	v_accvgpr_read_b32 v17, a19
	v_mov_b64_e32 v[216:217], v[42:43]
	v_pk_fma_f32 v[42:43], v[160:161], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a80
	v_pk_fma_f32 v[240:241], v[166:167], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a62
	v_pk_fma_f32 v[226:227], v[188:189], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a16
	v_accvgpr_read_b32 v1, a81
	v_accvgpr_read_b32 v13, a63
	v_accvgpr_read_b32 v17, a17
	v_mov_b64_e32 v[68:69], v[50:51]
	v_pk_fma_f32 v[196:197], v[124:125], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[162:163], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a78
	v_pk_fma_f32 v[50:51], v[168:169], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a60
	v_pk_fma_f32 v[214:215], v[190:191], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v17, a1
	v_accvgpr_read_b32 v232, a6
	v_accvgpr_read_b32 v1, a79
	v_accvgpr_read_b32 v13, a61
	v_accvgpr_read_b32 v16, a0
	v_pk_fma_f32 v[28:29], v[134:135], v[66:67], v[236:237] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[150:151], v[66:67], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[164:165], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[170:171], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[192:193], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v74
	v_and_b32_e32 v67, 0xff00, v74
	v_mov_b64_e32 v[194:195], v[74:75]
	v_lshlrev_b16_e32 v74, 8, v232
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[74:75], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v75, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v78, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v18
	v_accvgpr_read_b32 v22, a34
	;;#ASMSTART
	v_cvt_f32_f16 v102, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v206
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v118, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v134, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v204
	v_accvgpr_read_b32 v202, a46
	;;#ASMSTART
	v_cvt_f32_f16 v150, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v70
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v154, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v216
	v_mov_b64_e32 v[44:45], v[138:139]
	v_accvgpr_write_b32 a0, v2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v44
	v_accvgpr_write_b32 a1, v3
	;;#ASMSTART
	v_cvt_f32_f16 v158, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v10
	v_mov_b64_e32 v[2:3], v[58:59]
	v_accvgpr_write_b32 a12, v54
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v2
	v_accvgpr_write_b32 a13, v55
	;;#ASMSTART
	v_cvt_f32_f16 v162, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v36
	v_mov_b64_e32 v[54:55], v[122:123]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v54
	v_pk_fma_f32 v[16:17], v[158:159], v[66:67], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v68
	v_mov_b64_e32 v[56:57], v[222:223]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v56
	v_mov_b64_e32 v[246:247], v[210:211]
	v_pk_fma_f32 v[58:59], v[162:163], v[66:67], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v246
	v_mov_b64_e32 v[6:7], v[116:117]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[172:173], v[66:67], v[230:231] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v75, 8, v6
	v_mov_b64_e32 v[230:231], v[114:115]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v250
	v_mov_b64_e32 v[222:223], v[128:129]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v242
	v_accvgpr_read_b32 v237, a9
	;;#ASMSTART
	v_cvt_f32_f16 v182, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v126
	v_accvgpr_read_b32 v236, a8
	v_accvgpr_read_b32 v129, a3
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v236
	v_accvgpr_read_b32 v128, a2
	v_pk_fma_f32 v[122:123], v[180:181], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v75
	;;#ASMEND
	v_lshlrev_b32_e32 v75, 8, v128
	v_mov_b64_e32 v[238:239], v[234:235]
	v_accvgpr_read_b32 v4, a14
	v_accvgpr_read_b32 v23, a35
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_lshlrev_b16_e32 v75, 8, v238
	v_accvgpr_read_b32 v5, a15
	v_pk_fma_f32 v[62:63], v[78:79], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[86:87], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[94:95], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[102:103], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[110:111], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[200:201], v[22:23]
	v_pk_fma_f32 v[88:89], v[118:119], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[124:125], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[22:23], v[26:27]
	v_pk_fma_f32 v[96:97], v[134:135], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[142:143], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[150:151], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[152:153], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[154:155], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[156:157], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[160:161], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[164:165], v[66:67], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[166:167], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[168:169], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[170:171], v[66:67], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[174:175], v[66:67], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[66:67], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[178:179], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[182:183], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[188:189], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v75
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v75, 8, v198
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v194
	v_lshlrev_b16_e32 v66, 8, v66
	v_lshlrev_b32_sdwa v67, v193, v194 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[74:75], v[66:67], v[224:225] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v5
	v_accvgpr_write_b32 a18, v4
	v_pk_fma_f32 v[4:5], v[78:79], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a31, v5
	v_accvgpr_write_b32 a30, v4
	v_pk_fma_f32 v[4:5], v[86:87], v[66:67], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a33, v5
	v_accvgpr_write_b32 a32, v4
	v_pk_fma_f32 v[4:5], v[94:95], v[66:67], v[208:209] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a35, v5
	v_accvgpr_write_b32 a34, v4
	v_pk_fma_f32 v[4:5], v[102:103], v[66:67], v[228:229] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a39, v5
	v_accvgpr_write_b32 a38, v4
	v_pk_fma_f32 v[4:5], v[110:111], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a43, v5
	v_accvgpr_write_b32 a42, v4
	v_pk_fma_f32 v[4:5], v[118:119], v[66:67], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a45, v5
	v_accvgpr_write_b32 a44, v4
	v_pk_fma_f32 v[4:5], v[124:125], v[66:67], v[220:221] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a47, v5
	v_accvgpr_write_b32 a46, v4
	v_pk_fma_f32 v[4:5], v[134:135], v[66:67], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a49, v5
	v_accvgpr_write_b32 a48, v4
	v_accvgpr_read_b32 v4, a40
	v_accvgpr_read_b32 v5, a41
	v_pk_fma_f32 v[116:117], v[152:153], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[158:159], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[160:161], v[66:67], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[182:183], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a36
	v_accvgpr_read_b32 v5, a37
	v_pk_fma_f32 v[226:227], v[184:185], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a26
	v_accvgpr_write_b32 a6, v18
	v_accvgpr_read_b32 v5, a27
	v_accvgpr_write_b32 a7, v19
	v_pk_fma_f32 v[18:19], v[186:187], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a24
	v_accvgpr_write_b32 a10, v46
	v_accvgpr_read_b32 v5, a25
	v_accvgpr_write_b32 a11, v47
	v_pk_fma_f32 v[46:47], v[188:189], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a22
	v_accvgpr_write_b32 a4, v14
	v_accvgpr_read_b32 v5, a23
	v_accvgpr_write_b32 a5, v15
	v_pk_fma_f32 v[14:15], v[178:179], v[66:67], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[190:191], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a20
	v_accvgpr_read_b32 v5, a21
	v_pk_fma_f32 v[254:255], v[142:143], v[66:67], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[150:151], v[66:67], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[154:155], v[66:67], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[156:157], v[66:67], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[162:163], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[164:165], v[66:67], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[166:167], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[168:169], v[66:67], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[170:171], v[66:67], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[172:173], v[66:67], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[174:175], v[66:67], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[176:177], v[66:67], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[180:181], v[66:67], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[192:193], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v66, 8, v195
	v_and_b32_e32 v67, 0xff00, v195
	v_and_b32_e32 v74, 0xff00, v198
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[74:75], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v78, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v128
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v126
	;;#ASMSTART
	v_cvt_f32_f16 v102, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v222
	;;#ASMSTART
	v_cvt_f32_f16 v118, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v250 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v134, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v6 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v246
	;;#ASMSTART
	v_cvt_f32_f16 v150, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v56 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[32:33], v[6:7]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v68
	v_mov_b64_e32 v[6:7], v[54:55]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v6 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v36
	v_mov_b64_e32 v[248:249], v[2:3]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v248 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v10
	v_mov_b64_e32 v[252:253], v[44:45]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v252 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v216
	v_mov_b64_e32 v[28:29], v[202:203]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v28 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v70
	v_mov_b64_e32 v[228:229], v[204:205]
	v_pk_fma_f32 v[2:3], v[164:165], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[16:17], v[218:219]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v16
	v_mov_b64_e32 v[220:221], v[22:23]
	v_pk_fma_f32 v[30:31], v[162:163], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v220 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[26:27], v[72:73]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v26
	v_mov_b64_e32 v[224:225], v[200:201]
	v_pk_fma_f32 v[214:215], v[150:151], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v224 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_mov_b64_e32 v[148:149], v[206:207]
	v_accvgpr_read_b32 v21, a7
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v148
	v_accvgpr_read_b32 v20, a6
	v_accvgpr_read_b32 v201, a13
	;;#ASMSTART
	v_cvt_f32_f16 v182, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v20 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v200, a12
	v_accvgpr_read_b32 v205, a5
	v_accvgpr_write_b32 a9, v5
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v200
	v_accvgpr_read_b32 v204, a4
	v_accvgpr_read_b32 v55, a11
	v_accvgpr_write_b32 a8, v4
	v_pk_fma_f32 v[4:5], v[78:79], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v75
	;;#ASMEND
	v_lshrrev_b32_sdwa v75, v193, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_accvgpr_read_b32 v54, a10
	v_accvgpr_read_b32 v23, a1
	v_accvgpr_write_b32 a15, v5
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_and_b32_e32 v75, 0xff00, v54
	v_mov_b64_e32 v[208:209], v[232:233]
	v_accvgpr_read_b32 v22, a0
	v_accvgpr_write_b32 a14, v4
	v_pk_fma_f32 v[4:5], v[86:87], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[94:95], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[102:103], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[110:111], v[66:67], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[118:119], v[66:67], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[124:125], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[134:135], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[142:143], v[66:67], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[152:153], v[66:67], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[154:155], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[156:157], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[158:159], v[66:67], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[160:161], v[66:67], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[166:167], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[168:169], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[170:171], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[172:173], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[174:175], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[176:177], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[178:179], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[180:181], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[182:183], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[184:185], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[186:187], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[188:189], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v75
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v75, v193, v208 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[192:193], v[66:67], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v195
	v_lshlrev_b32_sdwa v67, v193, v195 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	scratch_load_dwordx2 v[194:195], off, off offset:292
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[74:75], v[66:67], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a20, v22
	v_accvgpr_write_b32 a21, v23
	v_pk_fma_f32 v[22:23], v[78:79], v[66:67], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[94:95], v[66:67], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[162:163], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a48
	v_accvgpr_write_b32 a22, v22
	v_accvgpr_write_b32 a27, v19
	v_accvgpr_read_b32 v1, a49
	v_accvgpr_write_b32 a23, v23
	v_pk_fma_f32 v[22:23], v[86:87], v[66:67], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a26, v18
	v_pk_fma_f32 v[18:19], v[102:103], v[66:67], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[124:125], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[176:177], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a46
	v_accvgpr_write_b32 a29, v19
	v_accvgpr_read_b32 v1, a47
	v_accvgpr_write_b32 a28, v18
	v_pk_fma_f32 v[18:19], v[178:179], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a44
	v_accvgpr_read_b32 v1, a45
	v_pk_fma_f32 v[58:59], v[164:165], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[180:181], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a42
	v_lshrrev_b32_e32 v78, 16, v20
	v_accvgpr_read_b32 v1, a43
	v_lshlrev_b16_e32 v79, 8, v78
	v_lshrrev_b32_e32 v78, 16, v224
	v_pk_fma_f32 v[196:197], v[152:153], v[66:67], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[160:161], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[166:167], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[182:183], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a38
	v_lshlrev_b16_e32 v87, 8, v78
	v_lshrrev_b32_e32 v78, 16, v220
	v_accvgpr_write_b32 a17, v5
	v_accvgpr_read_b32 v1, a39
	v_lshlrev_b16_e32 v95, 8, v78
	v_lshrrev_b32_e32 v78, 16, v228
	v_accvgpr_write_b32 a16, v4
	v_mov_b64_e32 v[4:5], v[230:231]
	v_pk_fma_f32 v[230:231], v[184:185], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a34
	v_lshlrev_b16_e32 v103, 8, v78
	v_lshrrev_b32_e32 v78, 16, v28
	v_pk_fma_f32 v[120:121], v[110:111], v[66:67], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a35
	v_lshlrev_b16_e32 v111, 8, v78
	v_lshrrev_b32_e32 v78, 16, v252
	v_pk_fma_f32 v[226:227], v[118:119], v[66:67], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[186:187], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a32
	v_lshlrev_b16_e32 v119, 8, v78
	v_lshrrev_b32_e32 v78, 16, v248
	v_accvgpr_write_b32 a25, v23
	v_pk_fma_f32 v[206:207], v[134:135], v[66:67], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a33
	v_lshlrev_b16_e32 v135, 8, v78
	v_lshrrev_b32_e32 v78, 16, v6
	v_accvgpr_write_b32 a24, v22
	v_pk_fma_f32 v[38:39], v[142:143], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[188:189], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_accvgpr_read_b32 v23, a19
	v_lshlrev_b16_e32 v143, 8, v78
	v_lshrrev_b32_e32 v78, 16, v56
	v_accvgpr_write_b32 a2, v198
	v_pk_fma_f32 v[132:133], v[150:151], v[66:67], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a31
	v_accvgpr_read_b32 v22, a18
	v_lshrrev_b32_e32 v74, 16, v208
	v_lshrrev_b32_e32 v75, 16, v204
	v_lshlrev_b16_e32 v151, 8, v78
	v_lshrrev_b32_e32 v78, 16, v32
	v_accvgpr_write_b32 a3, v199
	v_mov_b64_e32 v[198:199], v[128:129]
	v_mov_b64_e32 v[128:129], v[126:127]
	v_pk_fma_f32 v[126:127], v[154:155], v[66:67], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[156:157], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[158:159], v[66:67], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[168:169], v[66:67], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[170:171], v[66:67], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[172:173], v[66:67], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[174:175], v[66:67], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[190:191], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[192:193], v[66:67], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v194
	v_and_b32_e32 v67, 0xff00, v194
	v_lshlrev_b16_e32 v74, 8, v74
	v_lshlrev_b16_e32 v75, 8, v75
	v_lshlrev_b16_e32 v153, 8, v78
	v_lshrrev_b32_e32 v78, 16, v250
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	v_mov_b64_e32 v[20:21], v[6:7]
	v_lshlrev_b16_e32 v155, 8, v78
	v_lshrrev_b32_e32 v78, 16, v242
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[74:75], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v86, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v200 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b16_e32 v157, 8, v78
	v_lshrrev_b32_e32 v78, 16, v236
	;;#ASMSTART
	v_cvt_f32_f16 v94, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v148 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b16_e32 v159, 8, v78
	v_lshrrev_b32_e32 v78, 16, v238
	;;#ASMSTART
	v_cvt_f32_f16 v110, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b16_e32 v161, 8, v78
	v_lshlrev_b32_sdwa v78, v193, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v124, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[54:55], v[70:71]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[44:45], v[216:217]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v156, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[70:71], v[68:69]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v70 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v168, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v246 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a0, v6
	;;#ASMSTART
	v_cvt_f32_f16 v172, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_write_b32 a1, v7
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[78:79], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[86:87], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v119
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[158:159], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v2, a16
	v_accvgpr_write_b32 a4, v6
	;;#ASMSTART
	v_cvt_f32_f16 v180, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v128 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_accvgpr_read_b32 v3, a17
	v_accvgpr_write_b32 a5, v7
	v_mov_b64_e32 v[6:7], v[16:17]
	v_pk_fma_f32 v[16:17], v[164:165], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v75
	;;#ASMEND
	v_lshlrev_b32_sdwa v75, v193, v198 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v188, v75
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[188:189], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a14
	v_mov_b64_e32 v[22:23], v[28:29]
	v_mov_b64_e32 v[28:29], v[26:27]
	v_accvgpr_read_b32 v3, a15
	v_accvgpr_read_b32 v27, a9
	;;#ASMSTART
	v_cvt_f32_f16 v162, v135
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[162:163], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v161
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_accvgpr_read_b32 v26, a8
	v_pk_fma_f32 v[76:77], v[94:95], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v79
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[102:103], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[110:111], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v87
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[118:119], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[124:125], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v95
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[134:135], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[142:143], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v103
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[150:151], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[152:153], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v111
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[154:155], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[156:157], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[160:161], v[66:67], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v143
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[166:167], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[168:169], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v151
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[170:171], v[66:67], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[172:173], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[174:175], v[66:67], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v155
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[178:179], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[180:181], v[66:67], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v157
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[182:183], v[66:67], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[184:185], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v159
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[186:187], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v75, v193, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[192:193], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v194
	v_lshlrev_b16_e32 v66, 8, v66
	v_lshlrev_b32_sdwa v67, v193, v194 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_accvgpr_read_b32 v233, a7
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[78:79], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v232, a6
	v_accvgpr_read_b32 v51, a11
	v_pk_fma_f32 v[26:27], v[74:75], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_lshrrev_b32_e32 v74, 24, v208
	v_accvgpr_read_b32 v50, a10
	v_accvgpr_write_b32 a6, v0
	v_pk_fma_f32 v[0:1], v[86:87], v[66:67], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v75, 8, v74
	v_lshrrev_b32_e32 v74, 24, v204
	v_accvgpr_write_b32 a11, v1
	v_lshlrev_b16_e32 v79, 8, v74
	v_and_b32_e32 v74, 0xff000000, v50
	v_accvgpr_write_b32 a10, v0
	v_pk_fma_f32 v[0:1], v[94:95], v[66:67], v[202:203] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v87, 16, v74
	v_and_b32_e32 v74, 0xff000000, v200
	v_accvgpr_write_b32 a13, v1
	v_lshrrev_b32_e32 v95, 16, v74
	v_lshrrev_b32_e32 v74, 24, v232
	v_accvgpr_write_b32 a12, v0
	v_pk_fma_f32 v[0:1], v[102:103], v[66:67], v[230:231] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v103, 8, v74
	v_lshrrev_b32_e32 v74, 24, v224
	v_accvgpr_write_b32 a17, v1
	v_pk_fma_f32 v[216:217], v[110:111], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v111, 8, v74
	v_and_b32_e32 v74, 0xff000000, v148
	v_accvgpr_write_b32 a16, v0
	v_pk_fma_f32 v[0:1], v[118:119], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v119, 16, v74
	v_and_b32_e32 v74, 0xff000000, v28
	v_pk_fma_f32 v[14:15], v[134:135], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v135, 16, v74
	v_lshrrev_b32_e32 v74, 24, v220
	v_accvgpr_write_b32 a19, v1
	v_pk_fma_f32 v[12:13], v[124:125], v[66:67], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[142:143], v[66:67], v[254:255] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v143, 8, v74
	v_lshrrev_b32_e32 v74, 24, v228
	v_accvgpr_write_b32 a18, v0
	v_pk_fma_f32 v[0:1], v[150:151], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v151, 8, v74
	v_and_b32_e32 v74, 0xff000000, v6
	v_pk_fma_f32 v[234:235], v[152:153], v[66:67], v[234:235] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v153, 16, v74
	v_and_b32_e32 v74, 0xff000000, v54
	v_pk_fma_f32 v[72:73], v[154:155], v[66:67], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v155, 16, v74
	v_lshrrev_b32_e32 v74, 24, v22
	v_pk_fma_f32 v[244:245], v[156:157], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v157, 8, v74
	v_lshrrev_b32_e32 v74, 24, v252
	v_pk_fma_f32 v[58:59], v[158:159], v[66:67], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v159, 8, v74
	v_and_b32_e32 v74, 0xff000000, v44
	v_pk_fma_f32 v[254:255], v[160:161], v[66:67], v[218:219] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v161, 16, v74
	v_and_b32_e32 v74, 0xff000000, v10
	v_pk_fma_f32 v[52:53], v[162:163], v[66:67], v[240:241] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v162, 16, v74
	v_lshrrev_b32_e32 v74, 24, v248
	v_lshlrev_b16_e32 v160, 8, v74
	v_lshrrev_b32_e32 v74, 24, v20
	v_lshlrev_b16_e32 v156, 8, v74
	v_and_b32_e32 v74, 0xff000000, v36
	v_lshrrev_b32_e32 v158, 16, v74
	v_and_b32_e32 v74, 0xff000000, v70
	v_lshrrev_b32_e32 v154, 16, v74
	v_lshrrev_b32_e32 v74, 24, v56
	v_lshlrev_b16_e32 v152, 8, v74
	v_lshrrev_b32_e32 v74, 24, v32
	v_lshlrev_b16_e32 v142, 8, v74
	v_and_b32_e32 v74, 0xff000000, v246
	v_accvgpr_read_b32 v3, a3
	v_accvgpr_write_b32 a2, v26
	v_lshrrev_b32_e32 v150, 16, v74
	v_and_b32_e32 v74, 0xff000000, v4
	v_accvgpr_write_b32 a3, v27
	v_accvgpr_read_b32 v26, a28
	v_lshrrev_b32_e32 v134, 16, v74
	v_lshrrev_b32_e32 v74, 24, v250
	v_accvgpr_read_b32 v27, a29
	v_lshlrev_b16_e32 v124, 8, v74
	v_lshrrev_b32_e32 v74, 24, v242
	v_pk_fma_f32 v[48:49], v[166:167], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[176:177], v[66:67], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[184:185], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v26, a26
	v_lshlrev_b16_e32 v110, 8, v74
	v_and_b32_e32 v74, 0xff000000, v222
	v_accvgpr_read_b32 v27, a27
	v_lshrrev_b32_e32 v118, 16, v74
	v_and_b32_e32 v74, 0xff000000, v128
	v_pk_fma_f32 v[210:211], v[186:187], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v27, a25
	v_lshrrev_b32_e32 v102, 16, v74
	v_lshrrev_b32_e32 v74, 24, v236
	v_accvgpr_read_b32 v26, a24
	v_lshlrev_b16_e32 v94, 8, v74
	v_lshrrev_b32_e32 v74, 24, v238
	v_pk_fma_f32 v[42:43], v[174:175], v[66:67], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[188:189], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v27, a23
	v_accvgpr_read_b32 v39, a21
	v_lshlrev_b16_e32 v78, 8, v74
	v_and_b32_e32 v74, 0xff000000, v198
	v_accvgpr_read_b32 v26, a22
	v_accvgpr_read_b32 v38, a20
	v_lshrrev_b32_e32 v86, 16, v74
	v_and_b32_e32 v74, 0xff000000, v2
	v_pk_fma_f32 v[240:241], v[164:165], v[66:67], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[168:169], v[66:67], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[170:171], v[66:67], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[172:173], v[66:67], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[178:179], v[66:67], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[180:181], v[66:67], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[182:183], v[66:67], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[190:191], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[192:193], v[66:67], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v66, 8, v195
	v_and_b32_e32 v67, 0xff00, v195
	v_lshrrev_b32_e32 v74, 16, v74
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	v_mov_b32_e32 v189, v3
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[74:75], v[66:67], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v3
	v_accvgpr_write_b32 a8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[78:79], v[66:67], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v3
	v_accvgpr_write_b32 a14, v2
	v_accvgpr_read_b32 v2, a4
	v_accvgpr_read_b32 v3, a5
	;;#ASMSTART
	v_cvt_f32_f16 v164, v159
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[164:165], v[66:67], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v79
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[188:189], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v87
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[190:191], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a1
	v_mov_b32_e32 v185, v45
	v_mov_b32_e32 v177, v11
	v_mov_b32_e32 v181, v37
	v_accvgpr_read_b32 v2, a0
	;;#ASMSTART
	v_cvt_f32_f16 v86, v86
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[86:87], v[66:67], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[94:95], v[66:67], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[102:103], v[66:67], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v110, v110
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[110:111], v[66:67], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[118:119], v[66:67], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[124:125], v[66:67], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[134:135], v[66:67], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v142
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[142:143], v[66:67], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[150:151], v[66:67], v[212:213] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[152:153], v[66:67], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[154:155], v[66:67], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[156:157], v[66:67], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[158:159], v[66:67], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[160:161], v[66:67], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[162:163], v[66:67], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v161
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[166:167], v[66:67], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v157
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[168:169], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v155
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[170:171], v[66:67], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v151
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[172:173], v[66:67], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v153
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[174:175], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[176:177], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[178:179], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v111
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[180:181], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v182, v119
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[182:183], v[66:67], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[184:185], v[66:67], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v95
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[186:187], v[66:67], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v75
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[192:193], v[66:67], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v195
	v_lshlrev_b32_sdwa v67, v193, v195 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v67, v67
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[74:75], v[66:67], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[78:79], v[66:67], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[94:95], v[66:67], v[210:211] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[210:211], off, off offset:420
	v_pk_fma_f32 v[68:69], v[158:159], v[66:67], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[162:163], v[66:67], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[172:173], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a18
	v_accvgpr_read_b32 v1, a19
	v_pk_fma_f32 v[202:203], v[118:119], v[66:67], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[180:181], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[122:123], v[86:87], v[66:67], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[142:143], v[66:67], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[184:185], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a12
	v_accvgpr_read_b32 v1, a13
	v_pk_fma_f32 v[226:227], v[186:187], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a10
	v_accvgpr_read_b32 v1, a11
	v_pk_fma_f32 v[78:79], v[134:135], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[182:183], v[66:67], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[188:189], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v1, a7
	v_pk_fma_f32 v[40:41], v[190:191], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a2
	v_accvgpr_read_b32 v1, a3
	v_pk_fma_f32 v[106:107], v[110:111], v[66:67], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[192:193], v[66:67], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[102:103], v[66:67], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[124:125], v[66:67], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[150:151], v[66:67], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[152:153], v[66:67], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[154:155], v[66:67], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[156:157], v[66:67], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[160:161], v[66:67], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[164:165], v[66:67], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[166:167], v[66:67], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[168:169], v[66:67], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[170:171], v[66:67], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[174:175], v[66:67], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[176:177], v[66:67], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[178:179], v[66:67], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a27, v3
	v_accvgpr_write_b32 a26, v2
	v_lshlrev_b32_e32 v2, 8, v51
	v_lshlrev_b16_e32 v8, 8, v205
	v_lshlrev_b32_e32 v10, 8, v201
	v_lshlrev_b16_e32 v12, 8, v233
	v_lshlrev_b32_e32 v14, 8, v149
	v_lshlrev_b16_e32 v16, 8, v225
	v_lshlrev_b32_e32 v18, 8, v29
	v_mov_b32_e32 v9, v209
	scratch_load_dwordx2 a[170:171], off, off offset:1684
	scratch_load_dwordx2 a[164:165], off, off offset:1676
	scratch_load_dwordx2 a[162:163], off, off offset:1660
	scratch_load_dwordx2 a[160:161], off, off offset:1668
	s_waitcnt vmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v210
	v_and_b32_e32 v1, 0xff00, v210
	;;#ASMSTART
	v_cvt_f32_f16 v42, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v43, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v66, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[66:67], v[42:43], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v0
	v_accvgpr_write_b32 a1, v1
	;;#ASMSTART
	v_cvt_f32_f16 v24, v2
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[24:25], v[42:43], v[62:63] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	;;#ASMSTART
	v_cvt_f32_f16 v62, v8
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[62:63], v[42:43], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v1
	v_accvgpr_write_b32 a4, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v10
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[60:61], v[42:43], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a7, v1
	v_accvgpr_write_b32 a6, v0
	;;#ASMSTART
	v_cvt_f32_f16 v76, v12
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[76:77], v[42:43], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v80, v14
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[80:81], v[42:43], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v1
	v_lshlrev_b16_e32 v25, 8, v221
	v_accvgpr_write_b32 a18, v0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v16
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[42:43], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v18
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[88:89], v[42:43], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v92, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v124, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v150, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v152, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v154, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v185
	;;#ASMSTART
	v_cvt_f32_f16 v156, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v253
	;;#ASMSTART
	v_cvt_f32_f16 v158, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v177
	;;#ASMSTART
	v_cvt_f32_f16 v160, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v162, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v181
	;;#ASMSTART
	v_cvt_f32_f16 v164, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v21
	;;#ASMSTART
	v_cvt_f32_f16 v166, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v71
	;;#ASMSTART
	v_cvt_f32_f16 v168, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v170, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v172, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v174, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v176, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v251
	;;#ASMSTART
	v_cvt_f32_f16 v178, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v180, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v182, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v129
	v_accvgpr_write_b32 a21, v1
	;;#ASMSTART
	v_cvt_f32_f16 v184, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v237
	v_accvgpr_write_b32 a20, v0
	;;#ASMSTART
	v_cvt_f32_f16 v186, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v199
	v_accvgpr_read_b32 v0, a14
	;;#ASMSTART
	v_cvt_f32_f16 v188, v25
	;;#ASMEND
	v_lshlrev_b16_e32 v25, 8, v239
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[2:3], v[184:185], v[42:43], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v190, v25
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[190:191], v[42:43], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v25, 8, v189
	v_accvgpr_read_b32 v0, a8
	;;#ASMSTART
	v_cvt_f32_f16 v192, v25
	;;#ASMEND
	v_accvgpr_read_b32 v1, a9
	v_lshrrev_b32_e32 v25, 16, v210
	v_pk_fma_f32 v[96:97], v[92:93], v[42:43], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[124:125], v[42:43], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[150:151], v[42:43], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[152:153], v[42:43], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[154:155], v[42:43], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[156:157], v[42:43], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[158:159], v[42:43], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[160:161], v[42:43], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[162:163], v[42:43], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[164:165], v[42:43], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[166:167], v[42:43], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[168:169], v[42:43], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[170:171], v[42:43], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[172:173], v[42:43], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[174:175], v[42:43], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[176:177], v[42:43], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[178:179], v[42:43], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[180:181], v[42:43], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[182:183], v[42:43], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[42:43], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[188:189], v[42:43], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[192:193], v[42:43], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v25, 8, v25
	v_lshlrev_b32_sdwa v42, v193, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v195, v42
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v194, v25
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[66:67], v[194:195], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a13, v1
	v_accvgpr_write_b32 a12, v0
	v_pk_fma_f32 v[0:1], v[24:25], v[194:195], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a15, v1
	v_accvgpr_write_b32 a14, v0
	v_pk_fma_f32 v[0:1], v[62:63], v[194:195], v[216:217] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a23, v1
	v_accvgpr_write_b32 a22, v0
	v_pk_fma_f32 v[0:1], v[60:61], v[194:195], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a25, v1
	v_accvgpr_write_b32 a24, v0
	v_accvgpr_read_b32 v0, a26
	v_accvgpr_read_b32 v1, a27
	v_pk_fma_f32 v[66:67], v[84:85], v[194:195], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[190:191], v[194:195], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[192:193], v[194:195], v[0:1] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v0, 8
	v_pk_fma_f32 v[24:25], v[174:175], v[194:195], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[176:177], v[194:195], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v79, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v87, 16, v9
	v_lshrrev_b32_e32 v31, 24, v9
	v_mov_b32_e32 v9, v205
	v_pk_fma_f32 v[62:63], v[80:81], v[194:195], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[92:93], v[194:195], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[124:125], v[194:195], v[94:95] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v93, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v95, 16, v9
	v_lshrrev_b32_e32 v1, 24, v9
	v_mov_b32_e32 v9, v233
	v_pk_fma_f32 v[72:73], v[154:155], v[194:195], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a8, v1
	v_lshrrev_b32_sdwa v103, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v155, 16, v9
	v_lshrrev_b32_e32 v1, 24, v9
	v_mov_b32_e32 v9, v225
	v_pk_fma_f32 v[60:61], v[76:77], v[194:195], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[88:89], v[194:195], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[152:153], v[194:195], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[158:159], v[194:195], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v111, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v159, 16, v9
	v_lshrrev_b32_e32 v153, 24, v9
	v_mov_b32_e32 v9, v221
	v_pk_fma_f32 v[234:235], v[156:157], v[194:195], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[162:163], v[194:195], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v143, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v163, 16, v9
	v_lshrrev_b32_e32 v157, 24, v9
	v_mov_b32_e32 v9, v229
	v_pk_fma_f32 v[40:41], v[160:161], v[194:195], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[166:167], v[194:195], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[168:169], v[194:195], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v167, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v169, 16, v9
	v_lshrrev_b32_e32 v161, 24, v9
	v_mov_b32_e32 v9, v23
	v_pk_fma_f32 v[68:69], v[164:165], v[194:195], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[170:171], v[194:195], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[172:173], v[194:195], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v166, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v173, 16, v9
	v_lshrrev_b32_e32 v165, 24, v9
	v_mov_b32_e32 v9, v253
	v_pk_fma_f32 v[12:13], v[186:187], v[194:195], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v162, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v187, 16, v9
	v_lshrrev_b32_e32 v171, 24, v9
	v_mov_b32_e32 v9, v249
	v_pk_fma_f32 v[88:89], v[150:151], v[194:195], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[178:179], v[194:195], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[180:181], v[194:195], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[182:183], v[194:195], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[184:185], v[194:195], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[188:189], v[194:195], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a9, v1
	v_lshrrev_b32_sdwa v158, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v195, 16, v9
	v_lshrrev_b32_e32 v1, 24, v9
	v_mov_b32_e32 v9, v21
	v_lshrrev_b32_sdwa v154, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v70, 16, v9
	v_lshrrev_b32_e32 v175, 24, v9
	v_mov_b32_e32 v9, v57
	v_lshrrev_b32_sdwa v150, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v203, 16, v9
	v_lshrrev_b32_e32 v219, 24, v9
	v_mov_b32_e32 v9, v33
	v_lshrrev_b32_sdwa v142, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v216, 16, v9
	v_lshrrev_b32_e32 v6, 24, v9
	v_mov_b32_e32 v9, v251
	v_accvgpr_write_b32 a10, v1
	v_lshrrev_b32_sdwa v124, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v218, 16, v9
	v_lshrrev_b32_e32 v1, 24, v9
	v_mov_b32_e32 v9, v243
	v_lshrrev_b32_sdwa v110, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v54, 16, v9
	v_lshrrev_b32_e32 v191, 24, v9
	v_mov_b32_e32 v9, v237
	v_lshrrev_b32_sdwa v94, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v56, 16, v9
	v_lshrrev_b32_e32 v224, 24, v9
	v_mov_b32_e32 v9, v239
	v_lshrrev_b32_sdwa v86, v0, v9 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v227, 16, v9
	v_lshrrev_b32_e32 v225, 24, v9
	v_mov_b32_e32 v9, v51
	v_and_b32_e32 v179, 0xff00, v9
	v_lshlrev_b32_sdwa v183, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v226, 0xff000000, v9
	v_mov_b32_e32 v9, v201
	v_and_b32_e32 v194, 0xff00, v9
	v_lshlrev_b32_sdwa v228, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v230, 0xff000000, v9
	v_mov_b32_e32 v9, v149
	v_and_b32_e32 v186, 0xff00, v9
	v_lshlrev_b32_sdwa v231, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v232, 0xff000000, v9
	v_mov_b32_e32 v9, v29
	v_and_b32_e32 v178, 0xff00, v9
	v_lshlrev_b32_sdwa v233, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v37, 0xff000000, v9
	v_mov_b32_e32 v9, v7
	v_and_b32_e32 v172, 0xff00, v9
	v_lshlrev_b32_sdwa v30, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v236, 0xff000000, v9
	v_mov_b32_e32 v9, v55
	v_and_b32_e32 v168, 0xff00, v9
	v_lshlrev_b32_sdwa v237, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v238, 0xff000000, v9
	v_mov_b32_e32 v9, v185
	v_and_b32_e32 v164, 0xff00, v9
	v_lshlrev_b32_sdwa v239, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v240, 0xff000000, v9
	v_mov_b32_e32 v9, v177
	v_and_b32_e32 v160, 0xff00, v9
	v_lshlrev_b32_sdwa v241, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v242, 0xff000000, v9
	v_mov_b32_e32 v9, v181
	v_and_b32_e32 v156, 0xff00, v9
	v_lshlrev_b32_sdwa v243, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v244, 0xff000000, v9
	v_mov_b32_e32 v9, v71
	v_and_b32_e32 v152, 0xff00, v9
	v_lshlrev_b32_sdwa v245, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v246, 0xff000000, v9
	v_mov_b32_e32 v9, v247
	v_and_b32_e32 v170, 0xff00, v9
	v_lshlrev_b32_sdwa v247, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v248, 0xff000000, v9
	v_mov_b32_e32 v9, v5
	v_and_b32_e32 v174, 0xff00, v9
	v_lshlrev_b32_sdwa v249, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v217, 0xff000000, v9
	v_mov_b32_e32 v9, v223
	v_lshlrev_b16_e32 v28, 8, v211
	v_and_b32_e32 v29, 0xff00, v211
	v_and_b32_e32 v134, 0xff00, v9
	v_lshlrev_b32_sdwa v252, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v221, 0xff000000, v9
	v_mov_b32_e32 v9, v129
	;;#ASMSTART
	v_cvt_f32_f16 v28, v28
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v29, v29
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v158, v158
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[158:159], v[28:29], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[126:127], off, off offset:404
	v_and_b32_e32 v102, 0xff00, v9
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[102:103], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a20
	v_accvgpr_read_b32 v3, a21
	;;#ASMSTART
	v_cvt_f32_f16 v182, v111
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[182:183], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a18
	v_lshlrev_b32_sdwa v253, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v229, 0xff000000, v9
	v_mov_b32_e32 v9, v199
	v_accvgpr_read_b32 v3, a19
	v_and_b32_e32 v92, 0xff00, v9
	v_lshlrev_b32_sdwa v36, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v151, 0xff000000, v9
	v_mov_b32_e32 v9, v189
	;;#ASMSTART
	v_cvt_f32_f16 v186, v186
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[186:187], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a16
	v_accvgpr_read_b32 v3, a17
	;;#ASMSTART
	v_cvt_f32_f16 v190, v103
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[190:191], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a6
	v_accvgpr_read_b32 v3, a7
	v_accvgpr_write_b32 a11, v1
	v_lshlrev_b32_sdwa v8, v0, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[160:161], v[28:29], v[196:197] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v194, v194
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[194:195], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a4
	v_accvgpr_read_b32 v3, a5
	;;#ASMSTART
	v_cvt_f32_f16 v198, v93
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[198:199], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_accvgpr_read_b32 v3, a3
	;;#ASMSTART
	v_cvt_f32_f16 v202, v179
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[202:203], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v3, a1
	v_accvgpr_read_b32 v2, a0
	v_mov_b32_e32 v125, 8
	;;#ASMSTART
	v_cvt_f32_f16 v178, v178
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[178:179], v[28:29], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v206, v79
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[206:207], v[28:29], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v211
	v_and_b32_e32 v78, 0xff00, v9
	v_lshlrev_b32_sdwa v3, v125, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v211, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v210, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[78:79], v[210:211], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a0, v2
	;;#ASMSTART
	v_cvt_f32_f16 v86, v86
	;;#ASMEND
	v_accvgpr_write_b32 a1, v3
	v_pk_fma_f32 v[2:3], v[86:87], v[210:211], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a2, v2
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_accvgpr_write_b32 a3, v3
	v_pk_fma_f32 v[2:3], v[92:93], v[210:211], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v3
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_accvgpr_write_b32 a4, v2
	v_pk_fma_f32 v[2:3], v[94:95], v[210:211], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v110
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v110, v134
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v122, v124
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v124, v174
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[124:125], v[28:29], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v138, v142
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v150, v150
	;;#ASMEND
	v_accvgpr_write_b32 a7, v3
	v_pk_fma_f32 v[12:13], v[110:111], v[210:211], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[124:125], v[210:211], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[138:139], v[210:211], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[150:151], v[210:211], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v35, a23
	v_pk_fma_f32 v[64:65], v[78:79], v[28:29], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[86:87], v[28:29], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[92:93], v[28:29], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[94:95], v[28:29], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[106:107], v[28:29], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[110:111], v[28:29], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[122:123], v[28:29], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[138:139], v[28:29], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v170
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[142:143], v[28:29], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[150:151], v[28:29], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v152
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[152:153], v[28:29], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v154, v154
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[154:155], v[28:29], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v156
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[156:157], v[28:29], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[162:163], v[28:29], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v164
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[164:165], v[28:29], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v166
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[166:167], v[28:29], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v168
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[168:169], v[28:29], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v167
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[170:171], v[28:29], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v172, v172
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[172:173], v[28:29], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v174, v143
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[174:175], v[28:29], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a6, v2
	v_pk_fma_f32 v[2:3], v[102:103], v[210:211], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[154:155], v[210:211], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v48, 8, v155
	v_accvgpr_read_b32 v34, a22
	v_lshlrev_b16_e32 v94, 8, v203
	v_lshlrev_b16_e32 v102, 8, v216
	v_lshlrev_b16_e32 v155, 8, v56
	v_pk_fma_f32 v[10:11], v[106:107], v[210:211], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[122:123], v[210:211], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[142:143], v[210:211], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[152:153], v[210:211], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[156:157], v[210:211], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v44, 8, v126
	v_and_b32_e32 v45, 0xff00, v126
	v_lshlrev_b16_e32 v47, 8, v95
	v_pk_fma_f32 v[74:75], v[198:199], v[210:211], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v198, v44
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v199, v45
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v156, v94
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v154, v247
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[154:155], v[198:199], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v102
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v148, v249
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[148:149], v[198:199], v[176:177] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[176:177], off, off offset:268
	v_pk_fma_f32 v[138:139], v[168:169], v[210:211], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v86, 8, v70
	;;#ASMSTART
	v_cvt_f32_f16 v168, v241
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[168:169], v[198:199], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v1, a8
	v_pk_fma_f32 v[110:111], v[164:165], v[210:211], v[234:235] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v239
	;;#ASMEND
	v_lshlrev_b16_e32 v106, 8, v218
	v_pk_fma_f32 v[44:45], v[152:153], v[198:199], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v164, v243
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[164:165], v[198:199], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v155
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[132:133], v[198:199], v[98:99] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v126
	v_lshlrev_b16_e32 v133, 8, v1
	v_accvgpr_read_b32 v1, a9
	v_pk_fma_f32 v[214:215], v[174:175], v[210:211], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[178:179], v[210:211], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[182:183], v[210:211], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v68, v183
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[190:191], v[210:211], v[60:61] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v51, 8, v169
	v_accvgpr_read_b32 v4, a24
	;;#ASMSTART
	v_cvt_f32_f16 v174, v51
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[174:175], v[198:199], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[150:151], v[198:199], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v106
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[146:147], v[198:199], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v0
	v_lshlrev_b16_e32 v147, 8, v1
	v_accvgpr_read_b32 v1, a10
	v_and_b32_e32 v9, 0xff000000, v9
	v_pk_fma_f32 v[32:33], v[158:159], v[210:211], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[160:161], v[210:211], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[162:163], v[210:211], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[172:173], v[210:211], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v46, 8, v87
	v_accvgpr_read_b32 v5, a25
	v_lshlrev_b16_e32 v52, 8, v173
	;;#ASMSTART
	v_cvt_f32_f16 v172, v52
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[172:173], v[198:199], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v162, v86
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v160, v245
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[160:161], v[198:199], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v127
	v_lshlrev_b16_e32 v173, 8, v1
	v_accvgpr_read_b32 v1, a11
	v_pk_fma_f32 v[122:123], v[166:167], v[210:211], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[170:171], v[210:211], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v76, v228
	;;#ASMEND
	v_lshlrev_b16_e32 v49, 8, v159
	;;#ASMSTART
	v_cvt_f32_f16 v190, v233
	;;#ASMEND
	v_lshlrev_b16_e32 v50, 8, v163
	v_pk_fma_f32 v[4:5], v[194:195], v[210:211], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v69, 8, v187
	v_lshlrev_b16_e32 v77, 8, v195
	v_lshlrev_b16_e32 v159, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v218, v47
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v220, v48
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v222, v50
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[218:219], v[198:199], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[222:223], v[198:199], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v170, v69
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[170:171], v[198:199], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v77
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[166:167], v[198:199], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[156:157], v[198:199], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v252
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v200, v159
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[200:201], v[198:199], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v128, v8
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[128:129], v[198:199], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v64, v125, v126 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	;;#ASMSTART
	v_cvt_f32_f16 v141, v64
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[220:221], v[140:141], v[182:183] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v149, 8, v153
	v_lshlrev_b16_e32 v182, 8, v1
	v_lshrrev_b32_e32 v1, 16, v9
	.loc	1 5144 51
	s_waitcnt vmcnt(0)
	v_lshl_add_u64 v[176:177], v[176:177], 0, s[2:3]
	v_accvgpr_write_b32 a126, v176
	v_accvgpr_write_b32 a127, v177
	scratch_load_dwordx2 v[176:177], off, off offset:276
	.loc	1 5147 32
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[84:85], v[186:187], v[210:211], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v237
	;;#ASMEND
	v_lshlrev_b16_e32 v124, 8, v54
	v_accvgpr_read_b32 v35, a15
	v_pk_fma_f32 v[54:55], v[76:77], v[198:199], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[190:191], v[198:199], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[158:159], v[198:199], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[144:145], v[198:199], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[76:77], v[140:141], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[190:191], v[140:141], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v127
	v_and_b32_e32 v5, 0xff00, v127
	v_lshlrev_b32_sdwa v127, v125, v127 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_3
	v_lshrrev_b32_e32 v180, 16, v248
	v_lshrrev_b32_e32 v190, 16, v151
	;;#ASMSTART
	v_cvt_f32_f16 v145, v127
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[150:151], v[140:141], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[148:149], v[140:141], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[146:147], v[140:141], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[144:145], v[140:141], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v248, v1
	;;#ASMEND
	v_accvgpr_read_b32 v0, a6
	v_accvgpr_read_b32 v34, a14
	v_accvgpr_read_b32 v1, a7
	v_pk_fma_f32 v[202:203], v[202:203], v[210:211], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v35, a13
	v_pk_fma_f32 v[8:9], v[132:133], v[140:141], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a4
	v_accvgpr_read_b32 v34, a12
	v_accvgpr_read_b32 v1, a5
	v_pk_fma_f32 v[206:207], v[206:207], v[210:211], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v210, v49
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[162:163], v[198:199], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v124
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v124, v36
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[124:125], v[198:199], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[210:211], v[140:141], v[178:179] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v179, 8, v6
	v_pk_fma_f32 v[6:7], v[124:125], v[140:141], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a2
	v_pk_fma_f32 v[112:113], v[136:137], v[198:199], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v253
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[134:135], v[198:199], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v135, 16, v226
	v_lshrrev_b32_e32 v137, 16, v230
	v_accvgpr_read_b32 v1, a3
	v_lshrrev_b32_e32 v163, 16, v238
	v_lshlrev_b16_e32 v167, 8, v171
	v_pk_fma_f32 v[12:13], v[136:137], v[140:141], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[134:135], v[140:141], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[200:201], v[140:141], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a0
	;;#ASMSTART
	v_cvt_f32_f16 v186, v231
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v194, v30
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v216, v46
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[216:217], v[198:199], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[68:69], v[198:199], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[220:221], v[198:199], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[186:187], v[198:199], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[210:211], v[198:199], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[194:195], v[198:199], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[186:187], v[140:141], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[222:223], v[140:141], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[194:195], v[140:141], v[212:213] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v5, v5
	;;#ASMEND
	v_lshlrev_b16_e32 v129, 8, v31
	v_lshrrev_b32_e32 v153, 16, v232
	v_lshrrev_b32_e32 v155, 16, v37
	v_lshlrev_b16_e32 v157, 8, v157
	v_lshlrev_b16_e32 v159, 8, v161
	v_lshrrev_b32_e32 v161, 16, v236
	v_lshlrev_b16_e32 v165, 8, v165
	v_lshrrev_b32_e32 v169, 16, v240
	v_lshrrev_b32_e32 v171, 16, v242
	v_lshlrev_b16_e32 v175, 8, v175
	v_lshlrev_b16_e32 v178, 8, v219
	.loc	1 5144 51
	s_waitcnt vmcnt(0)
	v_lshl_add_u64 v[176:177], v[176:177], 0, s[2:3]
	v_accvgpr_write_b32 a128, v176
	v_accvgpr_write_b32 a129, v177
	scratch_load_dwordx2 v[176:177], off, off offset:260
	.loc	1 5147 32
	v_lshrrev_b32_e32 v181, 16, v217
	v_lshlrev_b16_e32 v183, 8, v191
	v_lshrrev_b32_e32 v184, 16, v221
	v_lshrrev_b32_e32 v185, 16, v229
	v_lshlrev_b16_e32 v187, 8, v224
	v_lshlrev_b16_e32 v189, 8, v225
	v_pk_fma_f32 v[32:33], v[166:167], v[140:141], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v166, v163
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[162:163], v[140:141], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v224, v175
	;;#ASMEND
	v_accvgpr_read_b32 v1, a1
	v_pk_fma_f32 v[64:65], v[216:217], v[140:141], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[68:69], v[140:141], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[218:219], v[140:141], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[174:175], v[140:141], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v129
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[158:159], v[140:141], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v158, v135
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v188, v133
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[172:173], v[140:141], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v192, v137
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v194, v147
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[152:153], v[140:141], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v152, v153
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v196, v149
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[170:171], v[140:141], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v204, v155
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v210, v157
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[168:169], v[140:141], v[250:251] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v161
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v212, v159
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v214, v165
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[164:165], v[140:141], v[254:255] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v216, v169
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v218, v167
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v220, v171
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v222, v173
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[160:161], v[140:141], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[156:157], v[140:141], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v230, v178
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[154:155], v[140:141], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v232, v180
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v234, v179
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v236, v181
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v238, v182
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v148, v184
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v240, v183
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v146, v185
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v242, v187
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[128:129], v[140:141], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[248:249], v[4:5], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[242:243], v[4:5], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[240:241], v[4:5], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[148:149], v[4:5], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[238:239], v[4:5], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[236:237], v[4:5], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[234:235], v[4:5], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[232:233], v[4:5], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[230:231], v[4:5], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[224:225], v[4:5], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[222:223], v[4:5], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[220:221], v[4:5], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[218:219], v[4:5], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[216:217], v[4:5], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[214:215], v[4:5], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[166:167], v[4:5], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[212:213], v[4:5], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[168:169], v[4:5], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[210:211], v[4:5], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[204:205], v[4:5], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[196:197], v[4:5], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[152:153], v[4:5], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[194:195], v[4:5], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[192:193], v[4:5], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[188:189], v[4:5], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[158:159], v[4:5], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[186:187], v[4:5], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[168:169], v[144:145], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[100:101], off, off offset:1644
	.loc	1 5144 51
	s_waitcnt vmcnt(1)
	v_lshl_add_u64 v[176:177], v[176:177], 0, s[2:3]
	v_accvgpr_write_b32 a130, v176
	v_accvgpr_write_b32 a131, v177
	scratch_load_dwordx2 v[176:177], off, off offset:284
	.loc	1 5147 32
	v_pk_fma_f32 v[112:113], v[248:249], v[144:145], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[146:147], v[144:145], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[240:241], v[144:145], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[148:149], v[144:145], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[238:239], v[144:145], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[236:237], v[144:145], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[234:235], v[144:145], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[232:233], v[144:145], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[230:231], v[144:145], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[218:219], v[144:145], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[216:217], v[144:145], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[214:215], v[144:145], v[122:123] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[168:169], v[22:23]
	v_pk_fma_f32 v[92:93], v[204:205], v[144:145], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[196:197], v[144:145], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[152:153], v[144:145], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[194:195], v[144:145], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[158:159], v[144:145], v[68:69] op_sel_hi:[0,1,1]
	.loc	1 5144 51
	s_waitcnt vmcnt(0)
	v_lshl_add_u64 v[176:177], v[176:177], 0, s[2:3]
	v_accvgpr_write_b32 a132, v176
	v_accvgpr_write_b32 a133, v177
	.loc	1 5147 32
	v_lshrrev_b32_e32 v176, 16, v244
	v_lshrrev_b32_e32 v177, 16, v246
	;;#ASMSTART
	v_cvt_f32_f16 v160, v176
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v156, v177
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v244, v190
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v246, v189
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[246:247], v[4:5], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[244:245], v[4:5], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[146:147], v[4:5], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[156:157], v[4:5], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[160:161], v[4:5], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[246:247], v[144:145], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, off offset:1612
	v_pk_fma_f32 v[4:5], v[224:225], v[144:145], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[210:211], v[144:145], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[98:99], off, off offset:1652
	v_accvgpr_write_b32 a91, v5
	v_accvgpr_write_b32 a90, v4
	v_pk_fma_f32 v[4:5], v[222:223], v[144:145], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a159, v5
	v_pk_fma_f32 v[6:7], v[244:245], v[144:145], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[242:243], v[144:145], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[156:157], v[144:145], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[160:161], v[144:145], v[164:165] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a158, v4
	v_pk_fma_f32 v[160:161], v[220:221], v[144:145], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[166:167], v[144:145], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[212:213], v[144:145], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[192:193], v[144:145], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[188:189], v[144:145], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[186:187], v[144:145], v[64:65] op_sel_hi:[0,1,1]
	.loc	1 5144 51
	s_cbranch_scc0 .LBB0_6
	s_getpc_b64 s[20:21]
.Lpost_getpc1:
	s_add_u32 s20, s20, (.LBB0_5-.Lpost_getpc1)&4294967295
	s_addc_u32 s21, s21, (.LBB0_5-.Lpost_getpc1)>>32
	s_setpc_b64 s[20:21]
.LBB0_6:
	.loc	1 0 51 is_stmt 0
	s_movk_i32 s0, 0x6448
	scratch_store_dwordx2 off, v[28:29], s0
	s_movk_i32 s0, 0x6438
	scratch_store_dwordx2 off, v[180:181], s0
	s_movk_i32 s0, 0x6430
	scratch_store_dwordx2 off, v[124:125], s0
	s_movk_i32 s0, 0x6488
	scratch_store_dwordx2 off, v[70:71], s0
	s_movk_i32 s0, 0x6420
	scratch_store_dwordx2 off, v[80:81], s0
	s_movk_i32 s0, 0x6480
	scratch_store_dwordx2 off, v[72:73], s0
	s_movk_i32 s0, 0x63f0
	scratch_store_dwordx2 off, v[50:51], s0
	s_movk_i32 s0, 0x6478
	scratch_store_dwordx2 off, v[92:93], s0
	s_movk_i32 s0, 0x6470
	scratch_store_dwordx2 off, v[224:225], s0
	s_movk_i32 s0, 0x63d8
	scratch_store_dwordx2 off, v[52:53], s0
	s_movk_i32 s0, 0x6468
	scratch_store_dwordx2 off, v[48:49], s0
	s_movk_i32 s0, 0x6428
	scratch_store_dwordx2 off, v[198:199], s0
	s_movk_i32 s0, 0x63c0
	scratch_store_dwordx2 off, v[54:55], s0
	s_movk_i32 s0, 0x6460
	scratch_store_dwordx2 off, v[138:139], s0
	s_movk_i32 s0, 0x6408
	scratch_store_dwordx2 off, v[140:141], s0
	s_movk_i32 s0, 0x6458
	scratch_store_dwordx2 off, v[8:9], s0
	s_movk_i32 s0, 0x63a0
	scratch_store_dwordx2 off, v[62:63], s0
	s_movk_i32 s0, 0x6450
	scratch_store_dwordx2 off, v[202:203], s0
	s_movk_i32 s0, 0x63f8
	scratch_store_dwordx2 off, v[86:87], s0
	s_movk_i32 s0, 0x6440
	scratch_store_dwordx2 off, v[110:111], s0
	s_movk_i32 s0, 0x63e8
	scratch_store_dwordx2 off, v[136:137], s0
	s_movk_i32 s0, 0x63b8
	scratch_store_dwordx2 off, v[134:135], s0
	s_movk_i32 s0, 0x6398
	scratch_store_dwordx2 off, v[132:133], s0
	s_movk_i32 s0, 0x6380
	scratch_store_dwordx2 off, v[228:229], s0
	s_movk_i32 s0, 0x6418
	scratch_store_dwordx2 off, v[104:105], s0
	s_movk_i32 s0, 0x6370
	scratch_store_dwordx2 off, v[226:227], s0
	s_movk_i32 s0, 0x6490
	scratch_store_dwordx2 off, v[66:67], s0
	s_movk_i32 s0, 0x6588
	scratch_store_dwordx2 off, v[102:103], s0
	s_movk_i32 s0, 0x63c8
	scratch_store_dwordx2 off, v[10:11], s0
	s_movk_i32 s0, 0x6360
	scratch_store_dwordx2 off, v[184:185], s0
	s_movk_i32 s0, 0x63a8
	scratch_store_dwordx2 off, v[12:13], s0
	s_movk_i32 s0, 0x6350
	scratch_store_dwordx2 off, v[178:179], s0
	s_movk_i32 s0, 0x6388
	scratch_store_dwordx2 off, v[88:89], s0
	s_movk_i32 s0, 0x6378
	scratch_store_dwordx2 off, v[14:15], s0
	s_movk_i32 s0, 0x6340
	scratch_store_dwordx2 off, v[120:121], s0
	s_movk_i32 s0, 0x6400
	scratch_store_dwordx2 off, v[144:145], s0
	s_movk_i32 s0, 0x6368
	scratch_store_dwordx2 off, v[58:59], s0
	s_movk_i32 s0, 0x6358
	scratch_store_dwordx2 off, v[56:57], s0
	s_movk_i32 s0, 0x6330
	scratch_store_dwordx2 off, v[128:129], s0
	s_movk_i32 s0, 0x63e0
	scratch_store_dwordx2 off, v[68:69], s0
	s_movk_i32 s0, 0x6348
	scratch_store_dwordx2 off, v[250:251], s0
	s_movk_i32 s0, 0x63d0
	scratch_store_dwordx2 off, v[192:193], s0
	s_movk_i32 s0, 0x6338
	scratch_store_dwordx2 off, v[174:175], s0
	s_movk_i32 s0, 0x63b0
	scratch_store_dwordx2 off, v[142:143], s0
	s_movk_i32 s0, 0x6328
	scratch_store_dwordx2 off, v[190:191], s0
	s_movk_i32 s0, 0x6390
	scratch_store_dwordx2 off, v[84:85], s0
	s_movk_i32 s0, 0x6320
	scratch_store_dwordx2 off, v[118:119], s0
	s_movk_i32 s0, 0x6318
	scratch_store_dwordx2 off, v[130:131], s0
	s_movk_i32 s0, 0x6310
	scratch_store_dwordx2 off, v[126:127], s0
	s_movk_i32 s0, 0x6410
	scratch_store_dwordx2 off, v[112:113], s0
	s_movk_i32 s0, 0x6560
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x6568
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6590
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x66e0
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x66e8
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x66f0
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x66f8
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x6700
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x6708
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x6848
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x6840
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x6838
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x6830
	scratch_load_dwordx2 v[58:59], off, s0
	s_movk_i32 s0, 0x6828
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x6850
	scratch_load_dwordx2 v[62:63], off, s0
	s_movk_i32 s0, 0x6710
	scratch_load_dwordx2 v[64:65], off, s0
	s_movk_i32 s0, 0x6718
	scratch_load_dwordx2 v[66:67], off, s0
	s_movk_i32 s0, 0x6720
	scratch_load_dwordx2 v[68:69], off, s0
	s_movk_i32 s0, 0x6728
	scratch_load_dwordx2 v[70:71], off, s0
	s_movk_i32 s0, 0x6730
	scratch_load_dwordx2 v[72:73], off, s0
	s_movk_i32 s0, 0x6738
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x6740
	scratch_load_dwordx2 v[76:77], off, s0
	s_movk_i32 s0, 0x6748
	scratch_load_dwordx2 v[78:79], off, s0
	s_movk_i32 s0, 0x6750
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x6758
	scratch_load_dwordx2 v[82:83], off, s0
	s_movk_i32 s0, 0x6760
	scratch_load_dwordx2 v[84:85], off, s0
	s_movk_i32 s0, 0x6768
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x6770
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x6778
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x6780
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x6788
	scratch_load_dwordx2 v[126:127], off, s0
	s_movk_i32 s0, 0x6790
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x6798
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x67a0
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x67a8
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x67b0
	scratch_load_dwordx2 v[146:147], off, s0
	s_movk_i32 s0, 0x67b8
	scratch_load_dwordx2 v[198:199], off, s0
	s_movk_i32 s0, 0x67c0
	v_mov_b64_e32 v[28:29], v[206:207]
	scratch_load_dwordx2 v[206:207], off, s0
	s_movk_i32 s0, 0x67c8
	scratch_load_dwordx2 v[208:209], off, s0
	s_movk_i32 s0, 0x67d0
	scratch_load_dwordx2 v[214:215], off, s0
	s_movk_i32 s0, 0x67d8
	scratch_load_dwordx2 v[222:223], off, s0
	s_movk_i32 s0, 0x67e0
	scratch_load_dwordx2 v[226:227], off, s0
	s_movk_i32 s0, 0x67e8
	scratch_load_dwordx2 v[228:229], off, s0
	s_movk_i32 s0, 0x67f0
	scratch_load_dwordx2 v[234:235], off, s0
	s_movk_i32 s0, 0x67f8
	scratch_load_dwordx2 v[242:243], off, s0
	s_movk_i32 s0, 0x6800
	scratch_load_dwordx2 v[244:245], off, s0
	s_movk_i32 s0, 0x6808
	scratch_load_dwordx2 v[246:247], off, s0
	s_movk_i32 s0, 0x6810
	scratch_load_dwordx2 v[248:249], off, s0
	s_movk_i32 s0, 0x6818
	scratch_load_dwordx2 v[250:251], off, s0
	s_movk_i32 s0, 0x6820
	scratch_load_dwordx2 v[252:253], off, s0
	s_movk_i32 s0, 0x6858
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x6860
	scratch_load_dwordx2 v[106:107], off, s0
	s_movk_i32 s0, 0x6868
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x6870
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x6878
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x6880
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x6888
	scratch_load_dwordx2 v[118:119], off, s0
	s_movk_i32 s0, 0x6890
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x6898
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x68a0
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x68a8
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x68b0
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x68b8
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x68c0
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x68c8
	scratch_load_dwordx2 v[148:149], off, s0
	s_movk_i32 s0, 0x68d0
	scratch_load_dwordx2 v[186:187], off, s0
	s_movk_i32 s0, 0x68d8
	scratch_load_dwordx2 v[188:189], off, s0
	s_movk_i32 s0, 0x68e0
	scratch_load_dwordx2 v[192:193], off, s0
	s_movk_i32 s0, 0x68e8
	scratch_load_dwordx2 v[194:195], off, s0
	s_movk_i32 s0, 0x68f0
	scratch_load_dwordx2 v[196:197], off, s0
	s_movk_i32 s0, 0x68f8
	scratch_load_dwordx2 v[202:203], off, s0
	s_movk_i32 s0, 0x6900
	scratch_load_dwordx2 v[204:205], off, s0
	s_movk_i32 s0, 0x6908
	scratch_load_dwordx2 v[210:211], off, s0
	s_movk_i32 s0, 0x6910
	scratch_load_dwordx2 v[212:213], off, s0
	s_movk_i32 s0, 0x6918
	scratch_load_dwordx2 v[216:217], off, s0
	s_movk_i32 s0, 0x6920
	scratch_load_dwordx2 v[218:219], off, s0
	s_movk_i32 s0, 0x6928
	scratch_load_dwordx2 v[220:221], off, s0
	s_movk_i32 s0, 0x6930
	scratch_load_dwordx2 v[224:225], off, s0
	s_movk_i32 s0, 0x6938
	scratch_load_dwordx2 v[230:231], off, s0
	s_movk_i32 s0, 0x6940
	scratch_load_dwordx2 v[232:233], off, s0
	s_movk_i32 s0, 0x6948
	scratch_load_dwordx2 v[236:237], off, s0
	s_movk_i32 s0, 0x6950
	scratch_load_dwordx2 v[238:239], off, s0
	s_movk_i32 s0, 0x6958
	scratch_load_dwordx2 v[240:241], off, s0
	s_movk_i32 s0, 0x6960
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x6968
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6970
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x6978
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x6980
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x6988
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x6990
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x6998
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x69a0
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x69a8
	scratch_load_dword v22, off, off offset:4
	scratch_load_dwordx2 v[26:27], off, s0
	v_accvgpr_read_b32 v191, a91
	v_accvgpr_read_b32 v185, a159
	v_accvgpr_read_b32 v190, a90
	v_accvgpr_read_b32 v184, a158
	v_mov_b64_e32 v[176:177], v[160:161]
	v_mov_b64_e32 v[174:175], v[150:151]
.LBB0_7:
	s_movk_i32 s0, 0x574c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x6560
	scratch_store_dwordx2 off, v[20:21], s0
	s_movk_i32 s0, 0x6568
	scratch_store_dwordx2 off, v[6:7], s0
	s_movk_i32 s0, 0x6590
	scratch_store_dwordx2 off, v[168:169], s0
	s_movk_i32 s0, 0x575c
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5754
	.loc	1 5147 32 is_stmt 1
	s_waitcnt vmcnt(14)
	v_add_u32_e32 v1, 0, v88
	scratch_load_dwordx2 v[6:7], off, s0
	v_accvgpr_write_b32 a5, v1
	v_add_u32_e32 v1, 0, v46
	s_movk_i32 s0, 0x6680
	v_accvgpr_write_b32 a7, v1
	v_add_u32_e32 v164, 0, v40
	v_add_u32_e32 v40, 0, v202
	v_add_u32_e32 v202, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6698
	v_add_u32_e32 v113, 0, v50
	v_add_u32_e32 v50, 0, v210
	v_add_u32_e32 v51, 0, v212
	v_add_u32_e32 v189, 0, v218
	v_add_u32_e32 v73, 0, v80
	v_add_u32_e32 v80, 0, v220
	v_add_u32_e32 v47, 0, v192
	v_add_u32_e32 v192, 0, v230
	v_add_u32_e32 v195, 0, v104
	v_add_u32_e32 v104, 0, v44
	v_add_u32_e32 v193, 0, v232
	v_add_u32_e32 v160, 0, v114
	v_add_u32_e32 v166, 0, v72
	v_add_u32_e32 v72, 0, v78
	v_add_u32_e32 v78, 0, v236
	v_add_u32_e32 v37, 0, v254
	v_add_u32_e32 v197, 0, v110
	v_add_u32_e32 v159, 0, v108
	v_add_u32_e32 v43, 0, v196
	v_add_u32_e32 v196, 0, v106
	v_add_u32_e32 v227, 0, v48
	v_add_u32_e32 v48, 0, v148
	v_add_u32_e32 v169, 0, v144
	v_add_u32_e32 v168, 0, v142
	v_add_u32_e32 v165, 0, v70
	v_add_u32_e32 v163, 0, v138
	s_waitcnt vmcnt(7)
	v_add_u32_e32 v103, 0, v26
	v_add_u32_e32 v94, 0, v18
	v_add_u32_e32 v95, 0, v24
	v_add_u32_e32 v162, 0, v132
	v_add_u32_e32 v87, 0, v130
	v_add_u32_e32 v35, 0, v76
	v_add_u32_e32 v187, 0, v86
	v_add_u32_e32 v86, 0, v124
	v_add_u32_e32 v205, 0, v120
	v_add_u32_e32 v158, 0, v118
	v_add_u32_e32 v225, 0, v16
	v_add_u32_e32 v81, 0, v224
	v_add_u32_e32 v224, 0, v14
	v_add_u32_e32 v217, 0, v12
	v_add_u32_e32 v46, 0, v188
	v_add_u32_e32 v188, 0, v216
	v_add_u32_e32 v216, 0, v10
	v_add_u32_e32 v105, 0, v8
	v_add_u32_e32 v79, 0, v238
	v_add_u32_e32 v41, 0, v204
	v_add_u32_e32 v204, 0, v52
	v_add_u32_e32 v161, 0, v116
	v_add_u32_e32 v154, 0, v42
	v_add_u32_e32 v42, 0, v194
	v_add_u32_e32 v194, 0, v36
	v_add_u32_e32 v36, 0, v240
	v_mov_b32_e32 v199, v22
	v_add_u32_e32 v167, 0, v74
	v_add_u32_e32 v157, 0, v68
	v_add_u32_e32 v249, 0, v54
	v_add_u32_e32 v150, 0, v56
	v_add_u32_e32 v151, 0, v58
	v_add_u32_e32 v152, 0, v60
	s_waitcnt vmcnt(6)
	v_add_u32_e32 v203, 0, v2
	v_add_u32_e32 v153, 0, v62
	v_add_u32_e32 v155, 0, v64
	v_add_u32_e32 v156, 0, v66
	v_add_u32_e32 v33, 0, v82
	v_add_u32_e32 v49, 0, v186
	v_add_u32_e32 v186, 0, v84
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v89, 0, v4
	v_add_u32_e32 v32, 0, v32
	v_mov_b64_e32 v[180:181], v[172:173]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v88, 0, v6
	v_mov_b64_e32 v[178:179], v[170:171]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v210, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6690
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v211, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6570
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v212, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6558
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v213, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6550
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v218, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6548
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v219, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6540
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v220, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6538
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v221, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6528
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v230, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6530
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v231, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6520
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6518
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6510
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6660
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6508
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v232, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x5794
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v233, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x579c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v114, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v236, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6658
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6640
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v237, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6650
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v254, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6500
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v255, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64f8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v111, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6638
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v110, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v106, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6630
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v123, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64e8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v127, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64f0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64e0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64d8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64d0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v247, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v91, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v90, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x57fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v149, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x5804
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v148, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64c8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v145, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6628
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v144, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6580
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v143, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6578
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v142, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64c0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v70, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6678
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v71, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x580c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v138, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x5814
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v26, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x581c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v27, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x5824
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v18, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64b8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64b0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64a8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v132, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x64a0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v131, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6670
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x6498
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x582c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5864
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v76, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x586c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5834
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v125, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x583c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v124, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x584c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v67, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v121, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v120, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v119, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v118, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5f94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5fa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v15, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5fb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v14, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5fc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5fd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5fe4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v11, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5ff4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v10, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6014
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6024
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6034
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6044
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6054
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6064
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6074
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6084
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v239, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6094
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v240, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x60a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v241, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5f14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5f1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x60a4
	scratch_store_dword off, v19, off offset:8
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f24
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6498
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f34
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64a0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f44
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64a8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f54
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64b0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f5c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64b8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f6c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64c0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f74
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64c8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f8c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64d0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5f9c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64d8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5fac
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64e0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5fbc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64e8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5fcc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64f0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5fdc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x64f8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5fec
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6500
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5ffc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6510
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x600c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6508
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x601c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6518
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x602c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6528
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x603c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6520
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x604c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6530
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x605c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6538
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x606c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6540
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x607c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6550
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x608c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6548
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x609c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x6558
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60ac
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60b4
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60bc
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60c4
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60cc
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60d4
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60dc
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60e4
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60ec
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60f4
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x60fc
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6104
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x610c
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6114
	scratch_load_dwordx2 v[52:53], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x611c
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6124
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6570
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6134
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6578
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6144
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6580
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6154
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x615c
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6164
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x616c
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6174
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x617c
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6184
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x618c
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x6194
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x619c
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61a4
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61ac
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61b4
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61bc
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61c4
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61cc
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x61d4
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x61e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x61f4
	v_accvgpr_write_b32 a207, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6204
	v_accvgpr_write_b32 a203, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6214
	v_accvgpr_write_b32 a199, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6224
	v_accvgpr_write_b32 a201, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6234
	v_accvgpr_write_b32 a151, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6244
	v_accvgpr_write_b32 a147, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x624c
	v_accvgpr_write_b32 a145, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6254
	v_accvgpr_write_b32 a205, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x625c
	v_accvgpr_write_b32 a138, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6264
	v_accvgpr_write_b32 a137, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x626c
	v_accvgpr_write_b32 a133, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6274
	v_accvgpr_write_b32 a115, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x627c
	v_accvgpr_write_b32 a105, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6284
	v_accvgpr_write_b32 a103, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x628c
	v_accvgpr_write_b32 a101, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6294
	v_accvgpr_write_b32 a123, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x629c
	v_accvgpr_write_b32 a121, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x62a4
	v_accvgpr_write_b32 a99, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x62ac
	v_accvgpr_write_b32 a125, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x62b4
	v_accvgpr_write_b32 a97, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x62bc
	v_accvgpr_write_b32 a129, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x62c4
	v_accvgpr_write_b32 a87, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6598
	v_accvgpr_write_b32 a131, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65a0
	v_accvgpr_write_b32 a83, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65b0
	v_accvgpr_write_b32 a71, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65a8
	v_accvgpr_write_b32 a135, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65d8
	v_accvgpr_write_b32 a149, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65b8
	v_accvgpr_write_b32 a69, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65c0
	v_accvgpr_write_b32 a67, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65c8
	v_accvgpr_write_b32 a65, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x65d0
	v_accvgpr_write_b32 a85, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x59dc
	s_waitcnt lgkmcnt(0)
	s_barrier
	scratch_load_dwordx2 v[52:53], off, s0
	v_accvgpr_write_b32 a63, v19
	s_movk_i32 s0, 0x57b4
	ds_read_u8 v5, v5
	ds_read_u8 a237, v18
	ds_read_u8 v4, v4
	ds_read_u8 a164, v3
	ds_read_u8 a163, v2
	ds_read_u8 a236, v24
	ds_read_u8 v1, v1
	ds_read_u8 a229, v0
	ds_read_u8 a227, v77
	ds_read_u8 a110, v78
	ds_read_u8 a60, v73
	ds_read_u8 a58, v72
	ds_read_u8 a228, v26
	ds_read_u8 a155, v37
	ds_read_u8 a66, v40
	ds_read_u8 a116, v36
	ds_read_u8 a74, v35
	ds_read_u8 a72, v34
	ds_read_u8 a102, v33
	ds_read_u8 a98, v32
	ds_read_u8 a243, v90
	ds_read_u8 a130, v89
	ds_read_u8 a132, v88
	ds_read_u8 a148, v87
	ds_read_u8 a136, v86
	ds_read_u8 a92, v81
	ds_read_u8 a88, v80
	ds_read_u8 a219, v91
	ds_read_u8 a212, v93
	ds_read_u8 a156, v94
	ds_read_u8 a190, v99
	ds_read_u8 a217, v102
	ds_read_u8 a230, v103
	ds_read_u8 a200, v104
	ds_read_u8 a160, v95
	ds_read_u8 a216, v123
	ds_read_u8 a222, v114
	ds_read_u8 a218, v106
	ds_read_u8 a213, v108
	ds_read_u8 a226, v109
	ds_read_u8 a234, v110
	ds_read_u8 a239, v111
	ds_read_u8 a153, v105
	ds_read_u8 a231, v130
	ds_read_u8 a232, v131
	ds_read_u8 a233, v132
	ds_read_u8 a235, v133
	ds_read_u8 a241, v138
	ds_read_u8 a186, v139
	ds_read_u8 a194, v129
	ds_read_u8 a215, v127
	ds_read_u8 a214, v247
	ds_read_u8 a242, v254
	ds_read_u8 a240, v255
	ds_read_u8 a248, v237
	ds_read_u8 a178, v236
	ds_read_u8 a173, v233
	ds_read_u8 a168, v232
	ds_read_u8 a198, v231
	ds_read_u8 a152, v230
	ds_read_u8 v227, v227
	ds_read_u8 a174, v225
	ds_read_u8 a172, v224
	ds_read_u8 a150, v221
	ds_read_u8 a202, v220
	ds_read_u8 a206, v219
	ds_read_u8 a204, v218
	ds_read_u8 a146, v217
	ds_read_u8 a144, v216
	ds_read_u8 a140, v213
	ds_read_u8 a139, v212
	ds_read_u8 a162, v45
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	v_accvgpr_write_b32 a61, v19
	ds_read_u8 a64, v43
	ds_read_u8 a62, v42
	ds_read_u8 a56, v47
	ds_read_u8 a53, v49
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	ds_read_u8 a55, v46
	ds_read_u8 a161, v44
	ds_read_u8 a249, v71
	ds_read_u8 a254, v70
	ds_read_u8 a73, v51
	ds_read_u8 a70, v50
	s_waitcnt lgkmcnt(6)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a1c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x575c
	ds_read_u8 a114, v79
	ds_read_u8 a68, v41
	ds_read_u8 a255, v142
	ds_read_u8 a224, v143
	ds_read_u8 a223, v144
	ds_read_u8 a221, v145
	ds_read_u8 a220, v148
	ds_read_u8 a225, v149
	ds_read_u8 a54, v164
	ds_read_u8 v148, v48
	ds_read_u8 a57, v165
	ds_read_u8 a122, v195
	ds_read_u8 a120, v194
	ds_read_u8 a100, v193
	ds_read_u8 a96, v192
	ds_read_u8 a86, v189
	ds_read_u8 a84, v188
	ds_read_u8 a82, v187
	ds_read_u8 a78, v186
	ds_read_u8 a134, v211
	ds_read_u8 a128, v210
	ds_read_u8 a127, v205
	ds_read_u8 a126, v204
	ds_read_u8 a124, v203
	ds_read_u8 a154, v202
	ds_read_u8 a106, v197
	ds_read_u8 a104, v196
	ds_read_u8 v144, v169
	ds_read_u8 v143, v168
	ds_read_u8 v142, v166
	ds_read_u8 v139, v163
	ds_read_u8 v138, v159
	ds_read_u8 v149, v155
	ds_read_u8 v145, v154
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a5c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5ae4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x66d0
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c74
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1668
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x66d8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1624
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x66c8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1532
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1516
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x66c0
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1564
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5884
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1580
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	ds_read_b128 v[20:23], v22 offset:2112
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v19, off offset:1596
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x58dc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x584c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5904
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5834
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x593c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5824
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5e44
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5804
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5984
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x57f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x59bc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x57a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a0c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5a4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5a8c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1684
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bcc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1676
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x587c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1640
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1620
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x58c4
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5864
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x58f4
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x583c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5934
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x582c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5e3c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x580c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x596c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x57dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x59a4
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x57e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x59e4
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5794
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a24
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x574c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a6c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5b4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5874
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1652
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1632
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x58ac
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x586c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x58e4
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x591c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5814
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5e34
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x581c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5964
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x57fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x599c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x57ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x59d4
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x579c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a14
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5754
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5a54
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x5aa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x58f4
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:2240
	s_movk_i32 s0, 0x58e4
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(1)
	scratch_store_dwordx4 off, v[20:23], s0
	s_movk_i32 s0, 0x5ab4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1660
	s_waitcnt vmcnt(4)
	v_add_u32_e32 v19, 0, v52
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1644
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ac4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1484
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5a9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1548
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ad4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1452
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5aac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1500
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5af4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1420
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5abc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1468
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b0c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1388
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5acc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1436
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1356
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5adc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1404
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1332
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5afc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1372
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b2c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1300
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b14
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1340
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x6620
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x6600
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1284
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1316
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x66b0
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1268
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x6618
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1276
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5b44
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x5b5c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1292
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1308
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b74
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1260
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b3c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1252
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1228
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1244
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1212
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b6c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1236
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ba4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1196
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b7c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1220
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bb4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1180
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b8c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1204
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bbc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1164
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5b9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1188
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bc4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1148
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1172
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x6610
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x6688
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1140
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1156
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x65f8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1108
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x65f0
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1116
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5bd4
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x5bdc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1124
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1132
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5be4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1100
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bf4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1092
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c0c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1076
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1060
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1028
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5bfc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1052
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c2c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1004
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c04
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1044
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c3c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:980
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c14
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:1020
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c44
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:948
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:996
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c4c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:916
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c34
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:964
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x66a8
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x6668
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:900
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:932
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x66b8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:860
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x6608
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:868
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5c54
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x5c64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:876
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:892
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:844
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c5c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:828
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ca4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:788
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c6c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:812
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5cc4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:756
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c7c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:796
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5cd4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:724
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5c94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:772
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ce4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:692
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5cb4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:740
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5cec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:660
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ccc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:708
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5cf4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:628
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5cdc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:676
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x66a0
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x6648
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:612
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:644
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x6308
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:548
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x6300
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:564
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5cfc
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x5d0c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:580
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:596
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:532
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d04
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:516
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d34
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:468
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d14
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:500
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d44
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:436
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:484
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d54
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:404
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d2c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:452
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:372
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d3c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:420
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d6c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:340
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d4c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:388
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d74
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:308
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d5c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:356
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x62f0
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x65e0
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:292
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:324
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x62f8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:260
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x65e8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:268
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5d7c
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x5d8c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:276
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:284
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5da4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:244
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:228
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5db4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:180
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:212
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5dc4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:148
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5d9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:196
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5dd4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:116
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5dac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:164
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5de4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5dbc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:132
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5dfc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5dcc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:100
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5e04
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:56
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x5ddc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:68
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x62e8
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x62e0
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:52
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:60
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5e2c
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x5e0c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:36
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:40
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x62d0
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x62d8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:24
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:32
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5e14
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19 offset:16384
	s_movk_i32 s0, 0x585c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:44
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v19, v19 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:48
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v19, v19
	s_movk_i32 s0, 0x57ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, off offset:28
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5784
	scratch_load_dwordx2 v[22:23], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x577c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x585c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5774
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x58ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x576c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x58c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5764
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x58dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x57bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5774
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x57cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x576c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	ds_read_b128 v[20:23], v199 offset:2096
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x57cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:2224
	s_movk_i32 s0, 0x57bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	s_movk_i32 s0, 0x578c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x577c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x5854
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5764
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x4e8c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x578c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x4db4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5854
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x4bd4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5904
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x4ba4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x591c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v22
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v19, s0
	s_movk_i32 s0, 0x55bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x6244
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x55b4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4ba4
	v_accvgpr_write_b32 a59, v19
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v208
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6084
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v146
	ds_read_u8 v5, v5
	ds_read_u8 v146, v167
	s_movk_i32 s0, 0x5f0c
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v222
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6074
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v198
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x608c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v228
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6064
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v206
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x607c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v234
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6054
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v214
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x606c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v242
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6044
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v226
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x605c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x573c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x6034
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x572c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x603c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5744
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x604c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5734
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x6024
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v244
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x602c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v248
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x601c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4594
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x6004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v246
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6014
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45a4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ff4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v250
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x600c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fe4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v252
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x5ffc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x459c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45dc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45e4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45c4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45ec
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45d4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5724
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x571c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5714
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x570c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5fa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x45fc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4604
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4614
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x462c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x460c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x463c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x461c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x464c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4624
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x465c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4634
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4664
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4644
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x466c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4654
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5f14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56fc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56ec
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5704
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5e2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4674
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5dfc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4684
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5de4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x469c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5dcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x467c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ddc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46ac
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5dbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x468c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5dd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5dac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4694
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5dc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46a4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5db4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46dc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5da4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46ec
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46c4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46d4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56e4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56dc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56d4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46fc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x470c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4724
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4704
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4734
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4714
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4744
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x471c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4754
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5cf4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x472c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5d0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4764
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ce4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x473c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5cfc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x476c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5cd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x474c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5cec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4774
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ccc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x475c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5cdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56ac
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56c4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ca4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5cb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x477c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x478c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47a4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4784
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bfc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4794
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47c4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x479c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47d4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47ac
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47e4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47ec
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ad4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bf4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47dc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5adc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x56a4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x569c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5694
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x568c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x47fc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4804
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x480c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x481c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4834
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4814
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4844
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4824
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4854
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x482c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x486c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x483c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4874
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x484c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x487c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x485c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x567c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x566c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5684
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5c2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5674
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4884
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5be4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4894
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5bc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48ac
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5af4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x488c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5acc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x489c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5afc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48d4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48a4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ba4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48ec
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ae4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4904
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5abc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48c4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5b14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x491c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5aac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48dc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ac4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4934
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5aa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5ab4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5664
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	ds_read_b128 v[20:23], v199 offset:2336
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x6214
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	s_movk_i32 s0, 0x565c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5654
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x564c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	ds_read_b128 v[20:23], v199 offset:2464
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x6234
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:4256
	s_movk_i32 s0, 0x6204
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:4128
	s_movk_i32 s0, 0x6224
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:4512
	s_movk_i32 s0, 0x61e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:4384
	s_movk_i32 s0, 0x61f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:6304
	s_movk_i32 s0, 0x6144
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:6176
	s_movk_i32 s0, 0x61d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:6560
	s_movk_i32 s0, 0x6124
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	ds_read_b128 v[20:23], v199 offset:6432
	s_movk_i32 s0, 0x6134
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[20:23], s0
	s_movk_i32 s0, 0x490c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a4c
	v_mov_b32_e32 v20, v199
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4924
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48e4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x493c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x48fc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x494c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x59dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4914
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5a14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x495c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x59bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x492c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x59e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x496c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x599c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4944
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x59d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4974
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x596c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4954
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x59a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x497c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5964
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4964
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5984
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x563c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x573c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x562c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5744
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5644
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5934
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5634
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x593c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4984
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x572c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4994
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5724
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49ac
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x570c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x498c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x571c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49bc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x499c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5714
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49cc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49a4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5704
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49dc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49ec
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49c4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49d4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49fc
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x49e4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5624
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5694
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x561c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x569c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5614
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x560c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x56ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a04
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x568c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v112
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x5684
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a0c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x567c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a1c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5674
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a34
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x565c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a14
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x566c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a44
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x564c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a24
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5664
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a54
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5634
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a2c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5654
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a64
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5624
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a3c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5644
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a6c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5614
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a4c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x562c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a74
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x560c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4a5c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x561c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v122
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x5f24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v126
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x609c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v128
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x6094
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v134
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x5f84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v136
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x5d9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	v_add_u32_e32 v5, 0, v140
	ds_read_u8 v5, v5
	s_movk_i32 s0, 0x5cc4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x46e4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x5734
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4864
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x563c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x5604
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x55bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x55f4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x55b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v22
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x536c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x55f4
	scratch_store_dword off, v4, s0
	s_movk_i32 s0, 0x5364
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x536c
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v68, 0, v22
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v101, 0, v4
	ds_read_u8 v4, v116
	ds_read_u8 v116, v160
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v4, s0
	s_movk_i32 s0, 0x55fc
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x5364
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v4, v4 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v4, s0
	s_movk_i32 s0, 0x535c
	scratch_load_dwordx2 v[4:5], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v4
	scratch_store_dword off, v1, s0
	s_movk_i32 s0, 0x534c
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v1, v6
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v1, s0
	ds_read_u8 v1, v7
	s_movk_i32 s0, 0x5354
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v19, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v1, s0
	s_movk_i32 s0, 0x533c
	scratch_load_dwordx2 v[6:7], off, s0
	ds_read_u8 v1, v8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v1, s0
	s_movk_i32 s0, 0x5344
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v25, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v6
	ds_read_u8 v6, v9
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x532c
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v52, 0, v6
	ds_read_u8 v6, v10
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5334
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v53, 0, v6
	ds_read_u8 v6, v11
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x531c
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v54, 0, v6
	ds_read_u8 v6, v12
	ds_read_u8 v12, v152
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5324
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v55, 0, v6
	ds_read_u8 v6, v13
	ds_read_u8 v13, v151
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x530c
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x55fc
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v13, 8, v13
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v56, 0, v6
	ds_read_u8 v6, v14
	ds_read_u8 v14, v150
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5304
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5604
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v6
	ds_read_u8 v6, v15
	ds_read_u8 v15, v249
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5e1c
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v15, 8, v15
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v58, 0, v6
	ds_read_u8 v6, v16
	ds_read_u8 v16, v113
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5e24
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v59, 0, v6
	ds_read_u8 v6, v17
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5dec
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5304
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v6
	ds_read_u8 v6, v61
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5df4
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x530c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v6
	ds_read_u8 v6, v117
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52f4
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v62, 0, v6
	ds_read_u8 v6, v118
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52fc
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v63, 0, v6
	ds_read_u8 v6, v119
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52e4
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v64, 0, v6
	ds_read_u8 v6, v120
	ds_read_u8 v120, v161
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52ec
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v65, 0, v6
	ds_read_u8 v6, v121
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52d4
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5dec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v66, 0, v6
	ds_read_u8 v6, v67
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52dc
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5df4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v67, 0, v6
	ds_read_u8 v6, v69
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52c4
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x624c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v147, 0, v6
	ds_read_u8 v6, v124
	ds_read_u8 v124, v162
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52cc
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x6254
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v6
	ds_read_u8 v6, v125
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52ac
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x52d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v74, 0, v6
	ds_read_u8 v6, v75
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x52bc
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x52dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v6
	ds_read_u8 v6, v76
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x528c
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x529c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v76, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x527c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x526c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x525c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v83, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x524c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5c8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5c9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v246, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5cac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v92, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5c8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v128, 0, v6
	ds_read_u8 v6, v27
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v6, s0
	s_movk_i32 s0, 0x5cbc
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x522c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v98, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x523c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v126, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5214
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v100, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x521c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v122, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v18, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5204
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v107, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v26, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v27, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v248, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v90, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v91, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x51ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v118, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5b34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5b54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v119, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5aec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v121, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5b04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v106, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5194
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v125, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x519c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x517c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x518c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v110, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x515c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v111, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x516c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v127, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x513c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x514c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x511c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v131, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x512c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v132, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x510c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v247, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x50ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x50fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x50dc
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x50e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x5a64
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a74
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v250, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v251, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5094
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v252, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x509c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v232, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5084
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v233, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x508c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v253, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5074
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v230, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x507c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v231, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5064
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v242, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x506c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v243, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5054
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v244, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x505c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v224, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5044
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v225, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x504c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v245, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5034
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v222, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x503c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v223, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x502c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5024
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v114, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v115, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v236, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v237, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5014
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v234, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x501c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v235, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v104, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x500c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4ff4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v216, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4ffc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v217, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fe4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v214, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v215, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v94, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v70, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v71, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5314
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v78, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v80, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x5a04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4fa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v50, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v40, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v42, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v73, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v72, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v34, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v46, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v48, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v88, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v89, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x59b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v95, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v192, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v193, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v218, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v219, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4efc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v220, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4f04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v221, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x4eec
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x4ef4
	s_waitcnt vmcnt(1)
	ds_read_u8 v7, v157
	v_add_u32_e32 v226, 0, v6
	ds_read_u8 v6, v158
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v8
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x4edc
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4ee4
	s_waitcnt vmcnt(1)
	ds_read_u8 v9, v153
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	v_add_u32_e32 v140, 0, v8
	ds_read_u8 v8, v156
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4ecc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v206, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4ed4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v207, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4ebc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v228, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4ec4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v229, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4eb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v208, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x4eac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v209, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x598c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v249, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x5994
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v113, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x5974
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v22, 0, v10
	v_accvgpr_read_b32 v10, a7
	ds_read_u8 v123, v10
	ds_read_b128 a[208:211], v199 offset:6528
	ds_read_b128 v[202:205], v199 offset:6400
	ds_read_b128 v[194:197], v199 offset:6272
	ds_read_b128 a[250:253], v199 offset:6144
	ds_read_b128 a[244:247], v199 offset:4480
	ds_read_b128 v[162:165], v199 offset:4352
	ds_read_b128 v[186:189], v199 offset:4224
	ds_read_b128 v[158:161], v199 offset:4096
	ds_read_b128 v[210:213], v199 offset:2432
	ds_read_b128 v[154:157], v199 offset:2304
	ds_read_b128 v[166:169], v199 offset:2176
	ds_read_b128 v[150:153], v199 offset:2048
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x597c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v10
	v_accvgpr_read_b32 v10, a5
	ds_read_u8 v10, v10
	ds_read_u8 v11, v199
	ds_read_u8 v21, v239
	scratch_load_dwordx2 v[198:199], off, s0
	s_movk_i32 s0, 0x52c4
	ds_read_b128 v[170:173], v20 offset:2064
	ds_read_b128 a[4:7], v20 offset:2128
	s_waitcnt lgkmcnt(2)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e9c
	scratch_load_dwordx2 v[254:255], off, s0
	ds_read_u8 v21, v240
	s_movk_i32 s0, 0x52bc
	ds_read_u8 v17, v17
	ds_read_u8 v3, v3 offset:16384
	ds_read_u8 v2, v2
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(4)
	scratch_store_dword off, v21, s0
	ds_read_u8 v21, v241
	s_movk_i32 s0, 0x4ea4
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v198, 0, v198
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v199, 0, v254
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x5214
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5394
	scratch_load_dwordx2 v[240:241], off, s0
	s_movk_i32 s0, 0x4594
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v239, 0, v254
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v240, 0, v240
	ds_read_u8 v21, v240
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5204
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:2320
	s_movk_i32 s0, 0x45a4
	scratch_store_dwordx4 off, a[4:7], s0
	s_movk_i32 s0, 0x52ac
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(1)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:2448
	s_movk_i32 s0, 0x529c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:4112
	s_movk_i32 s0, 0x528c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:4240
	s_movk_i32 s0, 0x527c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:4368
	s_movk_i32 s0, 0x526c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:4496
	s_movk_i32 s0, 0x525c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:6160
	s_movk_i32 s0, 0x524c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:6288
	s_movk_i32 s0, 0x523c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:6416
	s_movk_i32 s0, 0x522c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	ds_read_b128 v[170:173], v20 offset:6544
	s_movk_i32 s0, 0x521c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[170:173], s0
	s_movk_i32 s0, 0x4e94
	scratch_load_dwordx2 v[240:241], off, s0
	s_movk_i32 s0, 0x52cc
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5374
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x459c
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v240, 0, v240
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d8c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ee4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dcc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ecc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d9c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4edc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ddc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ebc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dac
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ed4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dec
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4eac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dc4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ec4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dfc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dd4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4eb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e04
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4de4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ea4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x595c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4834
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5954
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x594c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5944
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4814
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e0c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4dfc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e1c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x482c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e34
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4894
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e14
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4874
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e44
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4de4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e24
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x489c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e54
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4dd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e2c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4dec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e64
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4dc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e3c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ddc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e74
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4dac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e4c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4dcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e7c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4d8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e5c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4db4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e84
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4bd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4e6c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4d9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4a9c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ef4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ac4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ae4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b04
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b24
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b44
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b64
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b8c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bbc
	scratch_load_dwordx2 v[254:255], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c4c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5924
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4df4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ae4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x590c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x592c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5914
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4a8c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4efc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ab4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ad4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4af4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b14
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b34
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4df4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b54
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4c4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b74
	scratch_load_dwordx2 v[254:255], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b9c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bcc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x484c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d2c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4a84
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4f04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4aa4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4acc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4aec
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b0c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4d2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b2c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4bcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b4c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b6c
	scratch_load_dwordx2 v[254:255], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b94
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bc4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cac
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x486c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4a7c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4f0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4a94
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4eec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4abc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4adc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4e4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4afc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4cac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b1c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4bc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b3c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b5c
	scratch_load_dwordx2 v[254:255], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4b7c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bac
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bdc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4854
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bec
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c0c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4afc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c3c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4aec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4bfc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4b0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c64
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ad4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c1c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4af4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c74
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ac4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c2c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4adc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c84
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4ab4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c54
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4acc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c94
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c6c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4abc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c9c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c7c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4aa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ca4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4c8c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x488c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x58d4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x58cc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x58bc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x58b4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cb4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cbc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cc4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cd4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4864
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cec
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ccc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cfc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cdc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d0c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4ce4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d1c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4cf4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d24
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d04
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d34
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d14
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4a04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x589c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x588c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x58a4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x5894
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d3c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d4c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d64
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d44
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d74
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d54
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d84
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4994
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d5c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x49ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d94
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4984
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d6c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x499c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4da4
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4974
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4d7c
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x498c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4dbc
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x4964
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v254
	ds_read_u8 v21, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	ds_read_u8 v21, v240
	s_movk_i32 s0, 0x4404
	scratch_load_dwordx2 v[254:255], off, s0
	s_movk_i32 s0, 0x497c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	ds_read_u8 v21, v239
	s_movk_i32 s0, 0x440c
	scratch_load_dwordx2 v[240:241], off, s0
	s_movk_i32 s0, 0x495c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4414
	scratch_load_dwordx2 v[238:239], off, s0
	ds_read_u8 v21, v199
	s_movk_i32 s0, 0x496c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	ds_read_u8 v21, v198 offset:16384
	s_movk_i32 s0, 0x454c
	s_waitcnt vmcnt(5)
	v_add_u32_e32 v254, 0, v254
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v255, 0, v240
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v170, 0, v238
	scratch_load_dwordx2 v[238:239], off, s0
	s_movk_i32 s0, 0x4954
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4554
	scratch_load_dwordx2 v[198:199], off, s0
	ds_read_u8 v21, v23 offset:16384
	s_movk_i32 s0, 0x47d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	ds_read_u8 v21, v22 offset:16384
	s_movk_i32 s0, 0x441c
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v172, 0, v238
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v173, 0, v198
	scratch_load_dwordx2 v[198:199], off, s0
	s_movk_i32 s0, 0x480c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4424
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v21, v113 offset:16384
	s_movk_i32 s0, 0x47f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x442c
	ds_read_u8 v21, v249
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v198, 0, v198
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v199, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x494c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4434
	ds_read_u8 v21, v209
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4944
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x443c
	ds_read_u8 v21, v208
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v241, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4444
	ds_read_u8 v21, v229
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v209, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4824
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x444c
	ds_read_u8 v21, v228
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v208, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x493c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4454
	ds_read_u8 v21, v207
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v229, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4804
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x445c
	ds_read_u8 v21, v206
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v228, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4464
	ds_read_u8 v21, v141
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v207, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x446c
	ds_read_u8 v21, v140
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v206, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4934
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v21, s0
	s_movk_i32 s0, 0x4474
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v141, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47b4
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x447c
	ds_read_u8 v17, v226
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v97, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4484
	ds_read_u8 v17, v221
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v140, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x448c
	ds_read_u8 v17, v220
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v226, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x492c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4494
	ds_read_u8 v17, v219
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v221, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x449c
	ds_read_u8 v17, v218
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v220, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x478c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44a4
	ds_read_u8 v17, v193
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v219, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4794
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44ac
	ds_read_u8 v17, v192 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v218, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x491c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44b4
	ds_read_u8 v17, v95 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v193, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4924
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44bc
	ds_read_u8 v17, v89 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v192, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x476c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44c4
	ds_read_u8 v17, v88 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v240, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4774
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44cc
	ds_read_u8 v17, v87
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v95, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4914
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44d4
	ds_read_u8 v17, v48
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v89, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x490c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44dc
	ds_read_u8 v17, v49
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v88, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44e4
	ds_read_u8 v17, v46
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v87, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4784
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44ec
	ds_read_u8 v17, v47
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v239, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44f4
	ds_read_u8 v17, v34
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4904
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x44fc
	ds_read_u8 v17, v35
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v49, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4504
	ds_read_u8 v17, v72
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v21, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x450c
	ds_read_u8 v17, v73
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v46, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4514
	ds_read_u8 v17, v42
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v238, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x451c
	ds_read_u8 v17, v43
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v73, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4524
	ds_read_u8 v17, v40
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v47, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x452c
	ds_read_u8 v17, v41
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v72, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4534
	ds_read_u8 v17, v50
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v42, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x453c
	ds_read_u8 v17, v51
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v43, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4544
	ds_read_u8 v17, v32
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x48b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x55ac
	ds_read_u8 v17, v33 offset:16384
	ds_read_b128 v[32:35], v20 offset:2368
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v51, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x483c
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5efc
	ds_read_u8 v17, v86 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x485c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5f04
	ds_read_u8 v17, v81 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v41, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x487c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5eec
	ds_read_u8 v17, v80 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v86, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4884
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5ef4
	ds_read_u8 v17, v79
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v81, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x481c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x559c
	ds_read_u8 v17, v78
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v80, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x55a4
	ds_read_u8 v17, v71
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v79, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x558c
	ds_read_u8 v17, v70
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v78, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x47bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5594
	ds_read_u8 v17, v45
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v71, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x477c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x557c
	ds_read_u8 v17, v44
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v70, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4764
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5584
	ds_read_u8 v17, v37
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v45, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4754
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x556c
	ds_read_u8 v17, v36
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v44, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x479c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5574
	ds_read_u8 v17, v94
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v37, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4744
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x555c
	ds_read_u8 v17, v215
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x475c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5564
	ds_read_u8 v17, v214
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v94, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4734
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x554c
	ds_read_u8 v17, v217
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v215, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x474c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5554
	ds_read_u8 v17, v216
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v214, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4724
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x553c
	ds_read_u8 v17, v105
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v217, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x473c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5544
	ds_read_u8 v17, v104
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v216, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x471c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x552c
	ds_read_u8 v17, v235
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v105, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x472c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5534
	ds_read_u8 v17, v234 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5ecc
	ds_read_u8 v17, v237 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v235, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4704
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5ed4
	ds_read_u8 v17, v236 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v234, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x470c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5edc
	ds_read_u8 v17, v115 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v237, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4714
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5ee4
	ds_read_u8 v17, v114
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v236, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x551c
	ds_read_u8 v17, v103
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v115, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5524
	ds_read_u8 v17, v102
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v113, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x55dc
	ds_read_u8 v17, v223
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v103, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5514
	ds_read_u8 v17, v222
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v85, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x55cc
	ds_read_u8 v17, v245
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v223, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x55d4
	ds_read_u8 v17, v225
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v171, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4694
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x550c
	ds_read_u8 v17, v224
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v245, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x55c4
	ds_read_u8 v17, v244
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v225, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4684
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54fc
	ds_read_u8 v17, v243
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v222, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x469c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5504
	ds_read_u8 v17, v242
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v244, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4674
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54ec
	ds_read_u8 v17, v231
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v243, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x468c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54f4
	ds_read_u8 v17, v230
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v242, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4664
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54dc
	ds_read_u8 v17, v253
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v231, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x467c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54e4
	ds_read_u8 v17, v233
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v224, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x465c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54d4
	ds_read_u8 v17, v232
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v253, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x466c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x54cc
	ds_read_u8 v17, v252 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v233, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x463c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x4c2c
	scratch_store_dwordx4 off, v[32:35], s0
	s_movk_i32 s0, 0x5ebc
	ds_read_u8 v17, v251 offset:16384
	ds_read_b128 v[32:35], v20 offset:2496
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v230, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4644
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5ec4
	ds_read_u8 v17, v250 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v252, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x464c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v17, s0
	s_movk_i32 s0, 0x5eb4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v249, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4654
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x4c54
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:4288
	s_movk_i32 s0, 0x4c1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:4160
	s_movk_i32 s0, 0x4c3c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:4544
	s_movk_i32 s0, 0x4bfc
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:4416
	s_movk_i32 s0, 0x4c0c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:6336
	s_movk_i32 s0, 0x4bdc
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:6208
	s_movk_i32 s0, 0x4bec
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:6592
	s_movk_i32 s0, 0x4b7c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	ds_read_b128 v[32:35], v20 offset:6464
	s_movk_i32 s0, 0x4bac
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[32:35], s0
	s_movk_i32 s0, 0x5eac
	s_waitcnt vmcnt(10)
	v_add_u32_e32 v232, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4624
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x54bc
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4634
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v33, 0, v22
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v2
	ds_read_u8 v2, v137
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x54c4
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4614
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v114, 0, v2
	ds_read_u8 v2, v136
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x54ac
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x462c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v2
	ds_read_u8 v2, v135
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x54b4
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4604
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v2
	ds_read_u8 v2, v134
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x549c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x461c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v2
	ds_read_u8 v2, v247
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x54a4
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v34, 0, v2
	ds_read_u8 v2, v133
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x548c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x460c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v2
	ds_read_u8 v2, v132
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x5494
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v132, 0, v2
	ds_read_u8 v2, v131
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x547c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v131, 0, v2
	ds_read_u8 v2, v130
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x5484
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v2
	ds_read_u8 v2, v129
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x546c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v2
	ds_read_u8 v2, v127
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x5474
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v127, 0, v2
	ds_read_u8 v2, v111
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x545c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x45dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v111, 0, v2
	ds_read_u8 v2, v110
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x5464
	scratch_load_dwordx2 v[2:3], off, s0
	s_waitcnt vmcnt(0)
	ds_read_u8 v3, v109
	s_movk_i32 s0, 0x45bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5454
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v3, v108
	s_movk_i32 s0, 0x45cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x544c
	ds_read_u8 v3, v125 offset:16384
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v251, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4544
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e8c
	ds_read_u8 v3, v106 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v250, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x454c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e94
	ds_read_u8 v3, v121 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v247, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4554
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e9c
	ds_read_u8 v3, v119 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v137, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x45b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5ea4
	ds_read_u8 v3, v99
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x453c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x543c
	ds_read_u8 v3, v118
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v135, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4534
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5444
	ds_read_u8 v3, v93
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x451c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x542c
	ds_read_u8 v3, v117
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v125, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x452c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5434
	ds_read_u8 v3, v91
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v121, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x450c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x541c
	ds_read_u8 v3, v90
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v119, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4524
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5424
	ds_read_u8 v3, v112
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v118, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x540c
	ds_read_u8 v3, v248
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v117, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4514
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5414
	ds_read_u8 v3, v27
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v112, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53fc
	ds_read_u8 v3, v26
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v248, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4504
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5404
	ds_read_u8 v3, v24
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v110, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53ec
	ds_read_u8 v3, v107
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v109, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53f4
	ds_read_u8 v3, v18
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53dc
	ds_read_u8 v3, v122
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v107, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53e4
	ds_read_u8 v3, v100
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v106, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53d4
	ds_read_u8 v3, v126
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v122, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x53cc
	ds_read_u8 v3, v98 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v100, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e7c
	ds_read_u8 v3, v128 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v99, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e84
	ds_read_u8 v3, v92 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v98, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e6c
	ds_read_u8 v3, v246 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v93, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x44bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x5e74
	ds_read_u8 v3, v68
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v92, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x449c
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x53bc
	ds_read_u8 v0, v84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v91, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4494
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x53c4
	ds_read_u8 v0, v83
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v90, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x448c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x53ac
	ds_read_u8 v0, v82
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v84, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4484
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x53b4
	ds_read_u8 v0, v77
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v83, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x446c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x539c
	ds_read_u8 v0, v76
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v82, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x447c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x53a4
	ds_read_u8 v0, v75
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v77, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x445c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x5384
	ds_read_u8 v0, v74
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v76, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4474
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x538c
	ds_read_u8 v0, v69
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v75, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x444c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x537c
	ds_read_u8 v0, v147
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v74, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4464
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4aac
	ds_read_u8 v0, v67
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v69, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x443c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x458c
	ds_read_u8 v0, v66
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v147, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4454
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4584
	ds_read_u8 v0, v65
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v67, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x442c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x457c
	ds_read_u8 v0, v64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v66, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4444
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4574
	ds_read_u8 v0, v63
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v65, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4424
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x456c
	ds_read_u8 v0, v62
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v64, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4434
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4564
	ds_read_u8 v0, v61 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v63, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4404
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x455c
	ds_read_u8 v0, v60 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v62, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x440c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x55e4
	ds_read_u8 v0, v59 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v61, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4414
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x55ec
	ds_read_u8 v0, v58 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v60, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x441c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x5e64
	ds_read_u8 v0, v57
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v59, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x5e5c
	ds_read_u8 v0, v56
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v58, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x5e54
	ds_read_u8 v0, v55
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v57, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x457c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x5e4c
	ds_read_u8 v0, v54
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x50b4
	ds_read_u8 v0, v53
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v55, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4574
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x50bc
	ds_read_u8 v0, v52
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x46dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v1
	s_movk_i32 s0, 0x50c4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v53, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x456c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x50a4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x458c
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v52, 0, v22
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	ds_read_u8 v0, v25
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x50cc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x4564
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v0
	ds_read_u8 v0, v4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x50ac
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x4584
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v18, 0, v0
	ds_read_u8 v0, v19
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x50d4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x455c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v0
	ds_read_u8 v0, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x43fc
	scratch_load_dwordx2 v[0:1], off, s0
	s_waitcnt vmcnt(0)
	ds_read_u8 v1, v101
	s_movk_i32 s0, 0x5194
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v1, s0
	s_movk_i32 s0, 0x43f4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x518c
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x43ec
	v_accvgpr_read_b32 v3, a59
	ds_read_u8 v3, v3
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v1, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x51ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v3, s0
	s_movk_i32 s0, 0x43ac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v68, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x51bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	ds_read_u8 v4, v59 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v4, s0
	s_movk_i32 s0, 0x43b4
	scratch_load_dwordx2 v[4:5], off, s0
	s_waitcnt vmcnt(0)
	ds_read_u8 v5, v147
	s_movk_i32 s0, 0x51b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v67
	s_movk_i32 s0, 0x51cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v66
	s_movk_i32 s0, 0x51d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v65
	s_movk_i32 s0, 0x51dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v64
	s_movk_i32 s0, 0x51e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v63
	s_movk_i32 s0, 0x51ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v62
	s_movk_i32 s0, 0x51f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v61
	s_movk_i32 s0, 0x51fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v60 offset:16384
	s_movk_i32 s0, 0x51c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	scratch_load_dword v5, off, off offset:8
	s_movk_i32 s0, 0x60a4
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	ds_read_u8 v147, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6498
	s_waitcnt vmcnt(0)
	ds_read_u8 a0, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64a0
	s_waitcnt vmcnt(0)
	ds_read_u8 a1, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64a8
	s_waitcnt vmcnt(0)
	ds_read_u8 a2, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64b0
	s_waitcnt vmcnt(0)
	ds_read_u8 a3, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64b8
	s_waitcnt vmcnt(0)
	ds_read_u8 a4, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64c0
	s_waitcnt vmcnt(0)
	ds_read_u8 a5, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64c8
	s_waitcnt vmcnt(0)
	ds_read_u8 a6, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64d0
	s_waitcnt vmcnt(0)
	ds_read_u8 a7, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64d8
	s_waitcnt vmcnt(0)
	ds_read_u8 a8, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64e0
	s_waitcnt vmcnt(0)
	ds_read_u8 a9, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64e8
	s_waitcnt vmcnt(0)
	ds_read_u8 a10, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64f0
	s_waitcnt vmcnt(0)
	ds_read_u8 a11, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x64f8
	s_waitcnt vmcnt(0)
	ds_read_u8 a12, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6500
	s_waitcnt vmcnt(0)
	ds_read_u8 a13, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6510
	s_waitcnt vmcnt(0)
	ds_read_u8 a14, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6508
	s_waitcnt vmcnt(0)
	ds_read_u8 a15, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6518
	s_waitcnt vmcnt(0)
	ds_read_u8 a16, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6528
	s_waitcnt vmcnt(0)
	ds_read_u8 a196, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6520
	s_waitcnt vmcnt(0)
	ds_read_u8 a195, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6530
	s_waitcnt vmcnt(0)
	ds_read_u8 a17, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6538
	s_waitcnt vmcnt(0)
	ds_read_u8 a18, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6540
	s_waitcnt vmcnt(0)
	ds_read_u8 a19, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6550
	s_waitcnt vmcnt(0)
	ds_read_u8 a20, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6548
	s_waitcnt vmcnt(0)
	ds_read_u8 a21, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6558
	s_waitcnt vmcnt(0)
	ds_read_u8 a22, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60ac
	s_waitcnt vmcnt(0)
	ds_read_u8 a23, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60b4
	s_waitcnt vmcnt(0)
	ds_read_u8 a197, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60bc
	s_waitcnt vmcnt(0)
	ds_read_u8 a26, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60c4
	s_waitcnt vmcnt(0)
	ds_read_u8 a181, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60cc
	s_waitcnt vmcnt(0)
	ds_read_u8 a24, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60d4
	s_waitcnt vmcnt(0)
	ds_read_u8 a193, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60dc
	s_waitcnt vmcnt(0)
	ds_read_u8 a192, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60e4
	s_waitcnt vmcnt(0)
	ds_read_u8 a191, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60ec
	s_waitcnt vmcnt(0)
	ds_read_u8 a25, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60f4
	s_waitcnt vmcnt(0)
	ds_read_u8 a189, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x60fc
	s_waitcnt vmcnt(0)
	ds_read_u8 a188, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6104
	s_waitcnt vmcnt(0)
	ds_read_u8 a187, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x610c
	s_waitcnt vmcnt(0)
	ds_read_u8 a167, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6114
	s_waitcnt vmcnt(0)
	ds_read_u8 a166, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x611c
	s_waitcnt vmcnt(0)
	ds_read_u8 a180, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6570
	s_waitcnt vmcnt(0)
	ds_read_u8 a179, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6578
	s_waitcnt vmcnt(0)
	ds_read_u8 a27, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6580
	s_waitcnt vmcnt(0)
	ds_read_u8 a177, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6154
	s_waitcnt vmcnt(0)
	ds_read_u8 a176, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x615c
	s_waitcnt vmcnt(0)
	ds_read_u8 a175, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6164
	s_waitcnt vmcnt(0)
	ds_read_u8 a28, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x616c
	s_waitcnt vmcnt(0)
	ds_read_u8 a29, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6174
	s_waitcnt vmcnt(0)
	ds_read_u8 a107, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x617c
	s_waitcnt vmcnt(0)
	ds_read_u8 a35, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6184
	s_waitcnt vmcnt(0)
	ds_read_u8 a165, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x618c
	s_waitcnt vmcnt(0)
	ds_read_u8 a30, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x6194
	s_waitcnt vmcnt(0)
	ds_read_u8 a31, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x619c
	s_waitcnt vmcnt(0)
	ds_read_u8 a32, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x61a4
	s_waitcnt vmcnt(0)
	ds_read_u8 a33, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x61ac
	s_waitcnt vmcnt(0)
	ds_read_u8 a34, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x61b4
	s_waitcnt vmcnt(0)
	ds_read_u8 a109, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x61bc
	s_waitcnt vmcnt(0)
	ds_read_u8 a108, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x61c4
	s_waitcnt vmcnt(0)
	ds_read_u8 a38, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x61cc
	s_waitcnt vmcnt(0)
	ds_read_u8 a238, v5
	scratch_load_dword v5, off, s0
	s_movk_i32 s0, 0x43b4
	s_waitcnt vmcnt(0)
	ds_read_u8 a36, v5
	v_accvgpr_read_b32 v5, a207
	ds_read_u8 a91, v5
	v_accvgpr_read_b32 v5, a203
	ds_read_u8 a90, v5
	v_accvgpr_read_b32 v5, a199
	ds_read_u8 a89, v5
	v_accvgpr_read_b32 v5, a201
	ds_read_u8 a37, v5
	v_accvgpr_read_b32 v5, a151
	ds_read_u8 a81, v5
	v_accvgpr_read_b32 v5, a147
	ds_read_u8 a80, v5
	v_accvgpr_read_b32 v5, a145
	ds_read_u8 a79, v5
	v_accvgpr_read_b32 v5, a205
	ds_read_u8 a170, v5
	v_accvgpr_read_b32 v5, a138
	ds_read_u8 a169, v5
	v_accvgpr_read_b32 v5, a137
	ds_read_u8 a39, v5
	v_accvgpr_read_b32 v5, a133
	ds_read_u8 a40, v5
	v_accvgpr_read_b32 v5, a115
	ds_read_u8 a41, v5
	v_accvgpr_read_b32 v5, a105
	ds_read_u8 a159, v5
	v_accvgpr_read_b32 v5, a103
	ds_read_u8 a158, v5
	v_accvgpr_read_b32 v5, a101
	ds_read_u8 a157, v5
	v_accvgpr_read_b32 v5, a123
	ds_read_u8 a42, v5
	v_accvgpr_read_b32 v5, a121
	ds_read_u8 a171, v5
	v_accvgpr_read_b32 v5, a99
	ds_read_u8 a45, v5
	v_accvgpr_read_b32 v5, a125
	ds_read_u8 a46, v5
	v_accvgpr_read_b32 v5, a97
	ds_read_u8 a43, v5
	v_accvgpr_read_b32 v5, a129
	ds_read_u8 a119, v5
	v_accvgpr_read_b32 v5, a87
	ds_read_u8 a118, v5
	v_accvgpr_read_b32 v5, a131
	ds_read_u8 a117, v5
	v_accvgpr_read_b32 v5, a83
	ds_read_u8 a44, v5
	v_accvgpr_read_b32 v5, a71
	ds_read_u8 a143, v5
	v_accvgpr_read_b32 v5, a135
	ds_read_u8 a142, v5
	v_accvgpr_read_b32 v5, a149
	ds_read_u8 a141, v5
	v_accvgpr_read_b32 v5, a69
	ds_read_u8 a76, v5
	v_accvgpr_read_b32 v5, a67
	ds_read_u8 a75, v5
	v_accvgpr_read_b32 v5, a65
	ds_read_u8 a47, v5
	v_accvgpr_read_b32 v5, a85
	ds_read_u8 a48, v5
	v_accvgpr_read_b32 v5, a63
	ds_read_u8 a49, v5
	v_accvgpr_read_b32 v5, a61
	ds_read_u8 a113, v5
	ds_read_u8 a112, v254
	ds_read_u8 a111, v255
	ds_read_u8 a50, v170
	ds_read_u8 a77, v172
	ds_read_u8 a201, v173
	ds_read_u8 a199, v198
	ds_read_u8 a51, v199
	ds_read_u8 a95, v96
	ds_read_u8 a94, v241
	ds_read_u8 a93, v209
	ds_read_u8 a52, v208
	ds_read_u8 a207, v229
	ds_read_u8 a205, v228
	ds_read_u8 a203, v207
	ds_read_u8 a131, v206
	ds_read_u8 a129, v141
	ds_read_u8 a151, v97
	ds_read_u8 a149, v140
	ds_read_u8 a147, v226
	ds_read_u8 a145, v221
	ds_read_u8 a138, v220
	ds_read_u8 a137, v219
	ds_read_u8 a135, v218
	ds_read_u8 a133, v193
	ds_read_u8 a125, v192
	ds_read_u8 a123, v240
	ds_read_u8 a121, v95
	ds_read_u8 a115, v89
	ds_read_u8 a105, v88
	ds_read_u8 a103, v87
	ds_read_u8 a101, v239
	ds_read_u8 a99, v48
	ds_read_u8 a97, v49
	ds_read_u8 a87, v21
	ds_read_u8 a61, v46
	ds_read_u8 a59, v238
	ds_read_u8 a85, v73
	ds_read_u8 a83, v47
	ds_read_u8 a71, v72
	ds_read_u8 a69, v42
	ds_read_u8 a67, v43
	ds_read_u8 a65, v50
	ds_read_u8 a63, v51
	ds_read_u8 v5, v40
	ds_read_u8 v2, v2
	v_mov_b32_e32 v221, v20
	v_accvgpr_read_b32 v238, a244
	v_mov_b32_e32 v220, 8
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v41 offset:16384
	s_movk_i32 s0, 0x4aac
	v_accvgpr_read_b32 v239, a245
	v_accvgpr_read_b32 v240, a246
	v_accvgpr_read_b32 v241, a247
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v86 offset:16384
	s_movk_i32 s0, 0x4c64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v81 offset:16384
	s_movk_i32 s0, 0x43fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v80 offset:16384
	s_movk_i32 s0, 0x43ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v79
	s_movk_i32 s0, 0x4c6c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v78
	s_movk_i32 s0, 0x43ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v71
	s_movk_i32 s0, 0x4c74
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v70
	s_movk_i32 s0, 0x43f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v45
	s_movk_i32 s0, 0x4c84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v44
	s_movk_i32 s0, 0x4c7c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v37
	s_movk_i32 s0, 0x4c94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v36
	s_movk_i32 s0, 0x4c8c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v94
	s_movk_i32 s0, 0x4ca4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v215
	s_movk_i32 s0, 0x4c9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v214
	s_movk_i32 s0, 0x4cbc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v217
	s_movk_i32 s0, 0x4cb4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v216
	s_movk_i32 s0, 0x4ccc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v105
	s_movk_i32 s0, 0x4cc4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v104
	s_movk_i32 s0, 0x4cdc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v235
	s_movk_i32 s0, 0x4cd4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v234 offset:16384
	s_movk_i32 s0, 0x4cf4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v237 offset:16384
	s_movk_i32 s0, 0x4cfc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v236 offset:16384
	s_movk_i32 s0, 0x4cec
	v_accvgpr_read_b32 v237, a211
	v_accvgpr_read_b32 v234, a208
	v_accvgpr_read_b32 v235, a209
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v115 offset:16384
	s_movk_i32 s0, 0x4ce4
	v_accvgpr_read_b32 v236, a210
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v113
	s_movk_i32 s0, 0x4d0c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v103
	s_movk_i32 s0, 0x4d04
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v85
	s_movk_i32 s0, 0x4d1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v223
	s_movk_i32 s0, 0x4d14
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v171
	s_movk_i32 s0, 0x4d34
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v245
	s_movk_i32 s0, 0x4d24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v225
	s_movk_i32 s0, 0x4d44
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v222
	s_movk_i32 s0, 0x4d3c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v244
	s_movk_i32 s0, 0x4d54
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v243
	s_movk_i32 s0, 0x4d4c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v242
	s_movk_i32 s0, 0x4d64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v231
	s_movk_i32 s0, 0x4d5c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v224
	s_movk_i32 s0, 0x4d94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v253
	s_movk_i32 s0, 0x4d84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v233
	s_movk_i32 s0, 0x4da4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v230
	s_movk_i32 s0, 0x4dbc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v252 offset:16384
	s_movk_i32 s0, 0x4f24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v249 offset:16384
	s_movk_i32 s0, 0x4f1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v232 offset:16384
	s_movk_i32 s0, 0x4f14
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v33 offset:16384
	s_movk_i32 s0, 0x4d6c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v17
	s_movk_i32 s0, 0x4f34
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v114
	s_movk_i32 s0, 0x4f2c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v102
	s_movk_i32 s0, 0x4f44
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v35
	s_movk_i32 s0, 0x4f3c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v32
	s_movk_i32 s0, 0x4f54
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v34
	s_movk_i32 s0, 0x4f4c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v133
	s_movk_i32 s0, 0x4f64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v132
	s_movk_i32 s0, 0x4f5c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v131
	s_movk_i32 s0, 0x4f74
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v130
	s_movk_i32 s0, 0x4f6c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v129
	s_movk_i32 s0, 0x4f84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v127
	s_movk_i32 s0, 0x4f7c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	ds_read_u8 v5, v111
	s_movk_i32 s0, 0x4d74
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v5, s0
	s_movk_i32 s0, 0x4f8c
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v251
	s_movk_i32 s0, 0x4d7c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v250
	s_movk_i32 s0, 0x4f94
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v247 offset:16384
	s_movk_i32 s0, 0x4fac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v137 offset:16384
	s_movk_i32 s0, 0x4fb4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v136 offset:16384
	s_movk_i32 s0, 0x4fa4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v135 offset:16384
	s_movk_i32 s0, 0x4f9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v134
	s_movk_i32 s0, 0x4fc4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v125
	s_movk_i32 s0, 0x4fbc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v121
	s_movk_i32 s0, 0x4fd4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v119
	s_movk_i32 s0, 0x4fcc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v118
	s_movk_i32 s0, 0x4fe4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v117
	s_movk_i32 s0, 0x4fdc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v112
	s_movk_i32 s0, 0x4ff4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v248
	s_movk_i32 s0, 0x4fec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v110
	s_movk_i32 s0, 0x5004
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v109
	s_movk_i32 s0, 0x4ffc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v108
	s_movk_i32 s0, 0x501c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v107
	s_movk_i32 s0, 0x500c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v106
	s_movk_i32 s0, 0x502c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v122
	s_movk_i32 s0, 0x5024
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v100
	s_movk_i32 s0, 0x5014
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v99
	s_movk_i32 s0, 0x5034
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v98 offset:16384
	s_movk_i32 s0, 0x504c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v93 offset:16384
	s_movk_i32 s0, 0x5054
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v92 offset:16384
	s_movk_i32 s0, 0x5044
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v91 offset:16384
	s_movk_i32 s0, 0x503c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v90
	s_movk_i32 s0, 0x506c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v84
	s_movk_i32 s0, 0x505c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v83
	s_movk_i32 s0, 0x507c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v82
	s_movk_i32 s0, 0x5074
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v77
	s_movk_i32 s0, 0x508c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v76
	s_movk_i32 s0, 0x5064
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v75
	s_movk_i32 s0, 0x509c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v74
	s_movk_i32 s0, 0x5094
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v69
	s_movk_i32 s0, 0x50a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v19
	s_movk_i32 s0, 0x5084
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v18
	s_movk_i32 s0, 0x50bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v25
	s_movk_i32 s0, 0x50ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v24
	s_movk_i32 s0, 0x50cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v52
	s_movk_i32 s0, 0x50c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v53
	s_movk_i32 s0, 0x50b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v54
	s_movk_i32 s0, 0x50d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v55 offset:16384
	s_movk_i32 s0, 0x50fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v56 offset:16384
	s_movk_i32 s0, 0x5104
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v57 offset:16384
	s_movk_i32 s0, 0x50e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_u8 v2, v58 offset:16384
	s_movk_i32 s0, 0x50dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	ds_read_b128 a[182:185], v20 offset:2192
	ds_read_b128 v[22:25], v20 offset:6496
	s_movk_i32 s0, 0x510c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:6624
	s_movk_i32 s0, 0x50ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:6240
	s_movk_i32 s0, 0x512c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:6368
	s_movk_i32 s0, 0x511c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:4448
	s_movk_i32 s0, 0x514c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:4576
	s_movk_i32 s0, 0x513c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:4192
	s_movk_i32 s0, 0x516c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:4320
	s_movk_i32 s0, 0x515c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:2528
	s_movk_i32 s0, 0x517c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:2400
	s_movk_i32 s0, 0x519c
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], s0
	ds_read_b128 v[22:25], v20 offset:2208
	s_movk_i32 s0, 0x43a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[22:25], off offset:8
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v2, v1 offset:16384
	ds_read_u8 v17, v4 offset:16384
	ds_read_u8 v1, v68 offset:16384
	ds_read_u8 v22, v3 offset:16384
	scratch_load_dwordx2 v[4:5], off, off offset:1612
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	v_lshlrev_b16_e32 v23, 8, v154
	;;#ASMSTART
	v_cvt_f32_f16 v24, v23
	;;#ASMEND
	v_mov_b64_e32 v[68:69], v[210:211]
	v_lshlrev_b32_e32 v23, 8, v68
	v_mov_b64_e32 v[70:71], v[212:213]
	v_accvgpr_read_b32 v210, a250
	v_accvgpr_read_b32 v211, a251
	v_accvgpr_read_b32 v212, a252
	v_accvgpr_read_b32 v213, a253
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6488
	scratch_load_dwordx2 v[20:21], off, s0
	ds_read_u8 v3, v3 offset:16384
	s_movk_i32 s0, 0x6480
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v3, 8, v3
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v140, v4 offset:16384
	v_lshlrev_b32_e32 v4, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v3, v4
	;;#ASMEND
	v_lshlrev_b32_e32 v4, 8, v166
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[4:5], v[2:3], v[30:31] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[4:5], v[4:5], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6478
	v_pk_fma_f32 v[26:27], v[24:25], v[2:3], v[182:183] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v30, v23
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[30:31], v[2:3], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v23, 8, v158
	;;#ASMSTART
	v_cvt_f32_f16 v34, v23
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[34:35], v[2:3], v[180:181] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v23, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[40:41], v[2:3], v[178:179] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v23, 8, v162
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[24:25], v[24:25], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6470
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[30:31], v[30:31], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6468
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[34:35], v[34:35], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6590
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[42:43], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6460
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_lshlrev_b32_e32 v23, 8, v238
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[46:47], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6458
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[52:53], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6490
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[40:41], v[2:3], v[200:201] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v23, 8, v210
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[62:63], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6450
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_lshlrev_b32_e32 v23, 8, v194
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[114:115], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6448
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[118:119], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6440
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_lshlrev_b16_e32 v23, 8, v202
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[136:137], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6438
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[170:171], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6430
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[40:41], v[0:1], v[174:175] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v23, 8, v234
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[172:173], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6420
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[40:41], v[0:1], v[176:177] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v23, 8, v123
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[28:29], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	s_movk_i32 s0, 0x191c
	v_pk_fma_f32 v[178:179], v[40:41], v[0:1], v[184:185] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[122:123], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x192c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x43cc
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x43d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v40
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x43e4
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x43dc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x1a6c
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x6428
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v50
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v56
	ds_read_u8 v23, v23
	ds_read_u8 v56, v40
	ds_read_u8 v41, v41
	ds_read_u8 v48, v48
	ds_read_u8 v49, v49
	ds_read_u8 v50, v50
	ds_read_u8 v51, v51
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6418
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v23, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_lshlrev_b16_e32 v23, 8, v227
	s_waitcnt vmcnt(0) lgkmcnt(4)
	v_pk_fma_f32 v[180:181], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6408
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[182:183], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x63f8
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[40:41], v[0:1], v[190:191] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v23, 8, v56
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[184:185], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6588
	;;#ASMSTART
	v_cvt_f32_f16 v40, v23
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[192:193], v[40:41], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x63e8
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[198:199], v[40:41], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x63c8
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[200:201], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x63b8
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[206:207], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	v_lshlrev_b32_e32 v16, 8, v41
	s_movk_i32 s0, 0x63a8
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[208:209], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6398
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[214:215], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6388
	;;#ASMSTART
	v_cvt_f32_f16 v16, v15
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v15, 8, v48
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[216:217], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6380
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[222:223], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6378
	;;#ASMSTART
	v_cvt_f32_f16 v16, v15
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[224:225], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6370
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[226:227], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6368
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[230:231], v[14:15], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6360
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[14:15], v[14:15], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6358
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[64:65], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6350
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[76:77], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6348
	;;#ASMSTART
	v_cvt_f32_f16 v16, v13
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v13, 8, v50
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[74:75], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6340
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[78:79], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6338
	;;#ASMSTART
	v_cvt_f32_f16 v16, v13
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[82:83], v[16:17], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6330
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[80:81], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6328
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[84:85], v[12:13], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x43bc
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[86:87], v[12:13], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x43c4
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x194c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v12
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x260c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x2604
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x193c
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x1944
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v40
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x6320
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v48, 0, v48
	ds_read_u8 v12, v12
	ds_read_u8 v117, v16
	ds_read_u8 v121, v23
	ds_read_u8 v125, v40
	ds_read_u8 v13, v13
	ds_read_u8 v141, v41
	ds_read_u8 v218, v48
	scratch_load_dwordx2 v[20:21], off, s0
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v12, 8, v12
	s_movk_i32 s0, 0x6568
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	s_waitcnt vmcnt(0) lgkmcnt(2)
	v_pk_fma_f32 v[88:89], v[12:13], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6318
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[98:99], v[12:13], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6560
	;;#ASMSTART
	v_cvt_f32_f16 v12, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v13
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[90:91], v[12:13], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6310
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[100:101], v[12:13], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6410
	;;#ASMSTART
	v_cvt_f32_f16 v12, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v11
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[92:93], v[12:13], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6400
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[102:103], v[12:13], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v12, v9
	;;#ASMEND
	s_movk_i32 s0, 0x19e4
	v_pk_fma_f32 v[94:95], v[12:13], v[2:3], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[96:97], v[12:13], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x63f0
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x63e0
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v9, 0, v12
	ds_read_u8 v9, v9
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v12, v9
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[104:105], v[12:13], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x63d8
	v_lshlrev_b16_e32 v9, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v51
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[106:107], v[12:13], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x63d0
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[108:109], v[10:11], v[2:3], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x63c0
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[110:111], v[10:11], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x63b0
	;;#ASMSTART
	v_cvt_f32_f16 v10, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v150
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[112:113], v[10:11], v[2:3], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x63a0
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[126:127], v[10:11], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x6390
	;;#ASMSTART
	v_cvt_f32_f16 v10, v9
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[128:129], v[10:11], v[2:3], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4394
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[130:131], v[10:11], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x439c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1924
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0 offset:16384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	ds_read_u8 v1, v1 offset:16384
	v_lshlrev_b16_e32 v2, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v132, v2
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v133, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v166
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v135, v1
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[0:1], v[134:135], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[0:1], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v154 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[50:51], v[0:1], v[134:135], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[0:1], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v68
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[134:135], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[0:1], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v158 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[40:41], v[0:1], v[134:135], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[0:1], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v186
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[134:135], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[0:1], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v162 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[0:1], v[134:135], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[0:1], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v238
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[0:1], v[134:135], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[0:1], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v210 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[24:25], v[0:1], v[134:135], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[0:1], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v194
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[0:1], v[134:135], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[0:1], v[132:133], v[136:137] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v202 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[16:17], v[0:1], v[134:135], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[0:1], v[132:133], v[172:173] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[0:1], v[134:135], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[0:1], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[0:1], v[134:135], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x25f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[0:1], v[134:135], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[0:1], v[132:133], v[180:181] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[0:1], v[134:135], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[0:1], v[132:133], v[184:185] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v117
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[0:1], v[134:135], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[0:1], v[132:133], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[0:1], v[134:135], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[0:1], v[132:133], v[200:201] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v121
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[134:135], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[2:3], v[132:133], v[208:209] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[134:135], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[132:133], v[216:217] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v125
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[134:135], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[6:7], v[132:133], v[224:225] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v114, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[114:115], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[114:115], v[132:133], v[230:231] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x25fc
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x30ac
	v_mov_b32_e32 v209, v71
	v_mov_b32_e32 v207, v69
	v_mov_b32_e32 v208, v70
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v114, 0, v114
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v115, 0, v116
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x30d4
	scratch_load_dwordx2 v[118:119], off, s0
	s_movk_i32 s0, 0x1934
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v116, 0, v116
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v118
	scratch_load_dwordx2 v[118:119], off, s0
	s_movk_i32 s0, 0x190c
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x1914
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v118, 0, v118
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v119, 0, v122
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x4384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v121, 0, v122
	ds_read_u8 v136, v118
	ds_read_u8 v114, v114
	ds_read_u8 v118, v115
	ds_read_u8 v122, v116
	ds_read_u8 v137, v117
	ds_read_u8 v170, v119
	ds_read_u8 v178, v121
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v114, 8, v114
	;;#ASMSTART
	v_cvt_f32_f16 v114, v114
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[114:115], v[134:135], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[114:115], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[64:65], v[134:135], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[64:65], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v64, 8, v118
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[64:65], v[134:135], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[64:65], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v124
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[64:65], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[64:65], v[132:133], v[84:85] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v64, 8, v122
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[64:65], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[64:65], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[64:65], v[134:135], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[64:65], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v64, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[64:65], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[64:65], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[64:65], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[64:65], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v64, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[64:65], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[64:65], v[134:135], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[64:65], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[64:65], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v64, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[64:65], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[64:65], v[134:135], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v64, v220, v150 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v64, v64
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[94:95], v[64:65], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[64:65], v[134:135], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[64:65], off, s0
	s_movk_i32 s0, 0x438c
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x4374
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v64, 0, v64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v65, 0, v74
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x437c
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x1904
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v74, 0, v74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v90
	ds_read_u8 v64, v64 offset:16384
	ds_read_u8 v65, v65 offset:16384
	ds_read_u8 v184, v75 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v64, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v126, v64
	;;#ASMEND
	ds_read_u8 v64, v74 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v65, 8, v65
	;;#ASMSTART
	v_cvt_f32_f16 v127, v65
	;;#ASMEND
	v_lshlrev_b32_e32 v65, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v129, v65
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v64, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v128, v64
	;;#ASMEND
	v_lshlrev_b32_sdwa v64, v220, v166 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v74, v64
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[74:75], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 16, v154
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[48:49], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[48:49], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v48, v220, v68 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[74:75], v[128:129], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[48:49], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[48:49], v[126:127], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 16, v158
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[48:49], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v40, v220, v186 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[48:49], v[128:129], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[40:41], v[128:129], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[40:41], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v40, 16, v162
	v_lshlrev_b16_e32 v40, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[40:41], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v34, v220, v238 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[40:41], v[128:129], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[34:35], v[128:129], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[34:35], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v34, 16, v210
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[34:35], v[126:127], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v24, v220, v194 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[34:35], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[24:25], v[128:129], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[24:25], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v24, 16, v202
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[24:25], v[126:127], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v234 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[16:17], v[128:129], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[16:17], v[126:127], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v16, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[16:17], v[128:129], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[16:17], v[126:127], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	v_pk_fma_f32 v[38:39], v[24:25], v[128:129], v[38:39] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v16
	ds_read_u8 v16, v16
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[128:129], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[18:19], v[126:127], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v18, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[128:129], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[20:21], v[126:127], v[26:27] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[128:129], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[22:23], v[126:127], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v22, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v130, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[130:131], v[128:129], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[130:131], v[126:127], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x300c
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x301c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v130, 0, v130
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v131, 0, v132
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x304c
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x305c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v132, 0, v132
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x306c
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x18f4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x18fc
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x4354
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v136
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v138
	ds_read_u8 v130, v130
	ds_read_u8 v131, v131
	ds_read_u8 v132, v132
	ds_read_u8 v138, v133
	ds_read_u8 v139, v134
	ds_read_u8 v142, v135
	ds_read_u8 v146, v136
	ds_read_u8 v190, v137
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v130, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[8:9], v[130:131], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[130:131], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v130, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[130:131], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[130:131], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v130, 8, v131
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[130:131], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[130:131], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v130, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[130:131], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[130:131], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v130, 8, v132
	v_accvgpr_read_b32 v144, a53
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[130:131], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[130:131], v[126:127], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v76, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[76:77], v[128:129], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[76:77], v[126:127], v[78:79] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v76, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_accvgpr_read_b32 v144, a55
	v_pk_fma_f32 v[134:135], v[76:77], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[76:77], v[126:127], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v76, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[76:77], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[76:77], v[126:127], v[82:83] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v76, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_accvgpr_read_b32 v144, a56
	v_pk_fma_f32 v[138:139], v[76:77], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[76:77], v[126:127], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v76, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[76:77], v[128:129], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[76:77], v[126:127], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v76, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_accvgpr_read_b32 v148, a54
	v_pk_fma_f32 v[142:143], v[76:77], v[128:129], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[76:77], v[126:127], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v76, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[76:77], v[128:129], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[76:77], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v76, 8, v170
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[76:77], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[76:77], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v76, a57
	v_lshlrev_b16_e32 v76, 8, v76
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[76:77], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[76:77], v[126:127], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v76, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[76:77], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[76:77], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v76, 16, v150
	v_lshlrev_b16_e32 v76, 8, v76
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[76:77], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[76:77], v[126:127], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[76:77], off, s0
	s_movk_i32 s0, 0x4364
	scratch_load_dwordx2 v[78:79], off, s0
	s_movk_i32 s0, 0x436c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v76, 0, v76
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v78
	scratch_load_dwordx2 v[78:79], off, s0
	s_movk_i32 s0, 0x435c
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x18e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v78, 0, v78
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v80
	ds_read_u8 v76, v76 offset:16384
	ds_read_u8 v77, v77 offset:16384
	ds_read_u8 v78, v78 offset:16384
	ds_read_u8 v191, v79 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v76, 8, v76
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v77, 8, v77
	;;#ASMSTART
	v_cvt_f32_f16 v182, v76
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v76, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v183, v77
	;;#ASMEND
	v_lshlrev_b32_e32 v77, 8, v184
	;;#ASMSTART
	v_cvt_f32_f16 v184, v76
	;;#ASMEND
	v_and_b32_e32 v76, 0xff000000, v166
	v_lshrrev_b32_e32 v76, 16, v76
	;;#ASMSTART
	v_cvt_f32_f16 v78, v76
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v185, v77
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[78:79], v[184:185], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[78:79], v[182:183], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v64, 24, v154
	v_lshlrev_b16_e32 v64, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v80, v64
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[80:81], v[184:185], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[80:81], v[182:183], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v66, 0xff000000, v68
	v_lshrrev_b32_e32 v66, 16, v66
	;;#ASMSTART
	v_cvt_f32_f16 v82, v66
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[82:83], v[184:185], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[82:83], v[182:183], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v56, 24, v158
	v_lshlrev_b16_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v82, v56
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[82:83], v[184:185], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[82:83], v[182:183], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v58, 0xff000000, v186
	v_lshrrev_b32_e32 v58, 16, v58
	;;#ASMSTART
	v_cvt_f32_f16 v82, v58
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[82:83], v[184:185], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[82:83], v[182:183], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 24, v162
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v82, v48
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[82:83], v[184:185], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[82:83], v[182:183], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v50, 0xff000000, v238
	v_lshrrev_b32_e32 v50, 16, v50
	;;#ASMSTART
	v_cvt_f32_f16 v82, v50
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[82:83], v[184:185], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[82:83], v[182:183], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v40, 24, v210
	v_lshlrev_b16_e32 v40, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v82, v40
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[82:83], v[184:185], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[82:83], v[182:183], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff000000, v194
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v82, v42
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[82:83], v[184:185], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[82:83], v[182:183], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v36, 24, v202
	v_lshlrev_b16_e32 v36, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v82, v36
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[82:83], v[184:185], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[82:83], v[182:183], v[38:39] op_sel_hi:[0,1,1]
	v_and_b32_e32 v38, 0xff000000, v234
	v_lshrrev_b32_e32 v38, 16, v38
	;;#ASMSTART
	v_cvt_f32_f16 v54, v38
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[54:55], v[182:183], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v32, a58
	v_lshlrev_b16_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[32:33], v[184:185], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[32:33], v[182:183], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x18ec
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x2f74
	v_pk_fma_f32 v[38:39], v[54:55], v[184:185], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x2f7c
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x2f84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v44
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x2f8c
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x2f94
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v44, 0, v44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v54
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x2fa4
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x4344
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v55, 0, v90
	ds_read_u8 v32, v32
	ds_read_u8 v33, v33
	ds_read_u8 v34, v34
	ds_read_u8 v35, v35
	ds_read_u8 v44, v44
	ds_read_u8 v45, v45
	ds_read_u8 v54, v54
	ds_read_u8 v55, v55
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[122:123], v[32:33], v[182:183], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a60
	v_lshlrev_b16_e32 v16, 8, v16
	v_pk_fma_f32 v[98:99], v[32:33], v[184:185], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x434c
	v_pk_fma_f32 v[100:101], v[16:17], v[184:185], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[16:17], v[182:183], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v33
	scratch_load_dwordx2 v[32:33], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[16:17], v[184:185], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[16:17], v[182:183], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a62
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[16:17], v[184:185], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[16:17], v[182:183], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v16, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[16:17], v[184:185], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a64
	v_lshlrev_b16_e32 v0, 8, v0
	s_movk_i32 s0, 0x433c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[0:1], v[184:185], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[0:1], v[182:183], v[10:11] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[0:1], v[184:185], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[0:1], v[182:183], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[4:5], v[184:185], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[4:5], v[182:183], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a73
	v_accvgpr_read_b32 v0, a66
	v_lshlrev_b16_e32 v4, 8, v4
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[0:1], v[182:183], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[184:185], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[4:5], v[182:183], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[16:17], v[182:183], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[4:5], v[184:185], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[4:5], v[182:183], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a72
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[4:5], v[182:183], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[4:5], v[184:185], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v146
	v_pk_fma_f32 v[112:113], v[0:1], v[184:185], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v44
	v_lshlrev_b32_e32 v2, 8, v45
	v_lshrrev_b32_e32 v18, 24, v150
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[182:183], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[0:1], v[182:183], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[2:3], v[184:185], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[2:3], v[182:183], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a70
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[2:3], v[184:185], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[2:3], v[182:183], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[0:1], v[184:185], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a68
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[184:185], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[0:1], v[182:183], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[20:21], v[184:185], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[4:5], v[182:183], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[4:5], v[184:185], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a74
	v_lshlrev_b16_e32 v4, 8, v4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v24, 0, v24
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[4:5], v[182:183], v[174:175] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v190
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v32
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x4334
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x18d4
	v_pk_fma_f32 v[6:7], v[8:9], v[182:183], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[8:9], v[184:185], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[4:5], v[184:185], v[176:177] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	ds_read_u8 v24, v24 offset:16384
	ds_read_u8 v25, v25 offset:16384
	ds_read_u8 v146, v33 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v44, v24
	;;#ASMEND
	ds_read_u8 v24, v32 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v25, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v45, v25
	;;#ASMEND
	v_lshlrev_b32_e32 v25, 8, v191
	;;#ASMSTART
	v_cvt_f32_f16 v139, v25
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v138, v24
	;;#ASMEND
	v_lshlrev_b32_e32 v24, 8, v167
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[24:25], v[138:139], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[24:25], v[44:45], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v155
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[24:25], v[138:139], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[24:25], v[44:45], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[24:25], v[138:139], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[24:25], v[44:45], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v159
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[24:25], v[138:139], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[24:25], v[44:45], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[24:25], v[138:139], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[24:25], v[44:45], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v163
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[24:25], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[24:25], v[44:45], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[24:25], v[138:139], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[24:25], v[44:45], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v211
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[24:25], v[138:139], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[24:25], v[44:45], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v195
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[24:25], v[138:139], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[24:25], v[44:45], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[24:25], v[138:139], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[24:25], v[44:45], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[24:25], v[138:139], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[24:25], v[44:45], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a78
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[24:25], v[138:139], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[24:25], v[44:45], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x18dc
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x2f44
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v24, 0, v24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x2f54
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x2f5c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x2f64
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x18cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v40
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v42
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x2f3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v42, 0, v42
	ds_read_u8 v24, v24
	ds_read_u8 v25, v25
	ds_read_u8 v43, v38
	ds_read_u8 v46, v39
	ds_read_u8 v40, v40
	ds_read_u8 v47, v41
	ds_read_u8 v92, v42
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[122:123], v[24:25], v[138:139], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[24:25], v[44:45], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a82
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[24:25], v[138:139], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[24:25], v[44:45], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[24:25], v[138:139], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[24:25], v[44:45], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a84
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[24:25], v[138:139], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[24:25], v[44:45], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v24, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[24:25], v[138:139], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[24:25], v[44:45], v[106:107] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a86
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[24:25], v[138:139], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[24:25], v[44:45], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v24, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[24:25], v[138:139], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[24:25], v[44:45], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a88
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[242:243], v[24:25], v[138:139], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[24:25], v[44:45], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v24, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[24:25], v[138:139], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[24:25], v[44:45], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a92
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[24:25], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v47
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[24:25], v[44:45], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[0:1], v[138:139], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[0:1], v[44:45], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a96
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[0:1], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[44:45], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f4c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x25ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2f2c
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x2f34
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v24
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x18c4
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x25e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v24, 0, v24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v100
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x18bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v100
	ds_read_u8 v0, v0
	ds_read_u8 v120, v2
	ds_read_u8 v150, v3
	ds_read_u8 v154, v24
	ds_read_u8 v1, v1
	ds_read_u8 v158, v25
	ds_read_u8 v162, v93
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_pk_fma_f32 v[140:141], v[0:1], v[138:139], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[0:1], v[44:45], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a100
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[0:1], v[44:45], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_accvgpr_read_b32 v12, a102
	v_pk_fma_f32 v[118:119], v[0:1], v[138:139], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[0:1], v[44:45], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a98
	v_lshlrev_b16_e32 v12, 8, v12
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[12:13], v[138:139], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v10, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[0:1], v[138:139], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[0:1], v[44:45], v[144:145] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	v_pk_fma_f32 v[6:7], v[10:11], v[138:139], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[10:11], v[44:45], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v10, 8, v151
	s_movk_i32 s0, 0x4314
	v_pk_fma_f32 v[4:5], v[12:13], v[44:45], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v12, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[12:13], v[138:139], v[18:19] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x4324
	v_pk_fma_f32 v[12:13], v[12:13], v[44:45], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x432c
	v_and_b32_e32 v30, 0xff00, v235
	;;#ASMSTART
	v_cvt_f32_f16 v30, v30
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v18, 0, v18
	v_pk_fma_f32 v[0:1], v[2:3], v[138:139], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[2:3], v[44:45], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x431c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x25cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v20, 0, v20
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v22
	ds_read_u8 v18, v18 offset:16384
	ds_read_u8 v19, v19 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v166, v21 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v170, v18
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v18, 8, v20
	v_lshlrev_b32_e32 v19, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v172, v18
	;;#ASMEND
	v_and_b32_e32 v18, 0xff00, v167
	;;#ASMSTART
	v_cvt_f32_f16 v171, v19
	;;#ASMEND
	v_lshlrev_b32_e32 v19, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v173, v19
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[18:19], v[172:173], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[18:19], v[170:171], v[32:33] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v18, v220, v155 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[30:31], v[172:173], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[18:19], v[172:173], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[18:19], v[170:171], v[34:35] op_sel_hi:[0,1,1]
	v_and_b32_e32 v18, 0xff00, v207
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[18:19], v[172:173], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[18:19], v[170:171], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v18, v220, v159 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[100:101], v[18:19], v[170:171], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[30:31], v[170:171], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v30, a104
	v_lshlrev_b16_e32 v30, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v36, v30
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[36:37], v[172:173], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[36:37], v[170:171], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[36:37], off, s0
	v_pk_fma_f32 v[80:81], v[18:19], v[172:173], v[80:81] op_sel_hi:[0,1,1]
	v_and_b32_e32 v18, 0xff00, v187
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[18:19], v[172:173], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[18:19], v[170:171], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v18, v220, v163 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	s_movk_i32 s0, 0x2ed4
	v_pk_fma_f32 v[56:57], v[18:19], v[172:173], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[18:19], v[170:171], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v18, 0xff00, v239
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[18:19], v[172:173], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[18:19], v[170:171], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v18, v220, v211 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v28, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[28:29], v[172:173], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[28:29], v[170:171], v[62:63] op_sel_hi:[0,1,1]
	v_and_b32_e32 v28, 0xff00, v195
	;;#ASMSTART
	v_cvt_f32_f16 v28, v28
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[28:29], v[172:173], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[28:29], v[170:171], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v28, v220, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v28, v28
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v36
	ds_read_u8 v36, v36
	v_pk_fma_f32 v[32:33], v[28:29], v[172:173], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[28:29], v[170:171], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v36, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v36, v36
	;;#ASMEND
	v_pk_fma_f32 v[254:255], v[36:37], v[172:173], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a106
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[38:39], v[172:173], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[38:39], v[170:171], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[38:39], v[172:173], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[38:39], v[170:171], v[132:133] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a110
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[38:39], v[172:173], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[38:39], v[170:171], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v150
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[38:39], v[172:173], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[38:39], v[170:171], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a114
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[36:37], v[170:171], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[38:39], v[172:173], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[38:39], v[170:171], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v154
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[38:39], v[172:173], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[38:39], v[170:171], v[136:137] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a116
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[38:39], v[172:173], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[38:39], v[170:171], v[242:243] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x2eec
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x2ef4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x2efc
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x25d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x25dc
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x25bc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v50
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x25c4
	scratch_load_dwordx2 v[70:71], off, s0
	s_movk_i32 s0, 0x4304
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v52, 0, v52
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v53, 0, v70
	ds_read_u8 v38, v38
	ds_read_u8 v39, v39
	ds_read_u8 v48, v48
	ds_read_u8 v49, v49
	ds_read_u8 v50, v50
	ds_read_u8 v70, v51
	ds_read_u8 v146, v52
	ds_read_u8 v150, v53
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[72:73], v[38:39], v[172:173], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[38:39], v[170:171], v[246:247] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a155
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[38:39], v[172:173], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[38:39], v[170:171], v[244:245] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[38:39], v[172:173], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[38:39], v[170:171], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v38, a154
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[38:39], v[172:173], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[38:39], v[170:171], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v38, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[38:39], v[172:173], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a124
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[24:25], v[172:173], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[24:25], v[170:171], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v24, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[24:25], v[172:173], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[24:25], v[170:171], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v158
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[24:25], v[170:171], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a122
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[24:25], v[172:173], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[0:1], v[170:171], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[0:1], v[172:173], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[0:1], v[170:171], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[0:1], v[172:173], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v151 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[246:247], v[38:39], v[170:171], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[0:1], v[170:171], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[0:1], v[172:173], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x430c
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x42fc
	v_accvgpr_read_b32 v14, a120
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[14:15], v[170:171], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[172:173], v[144:145] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x42f4
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x2e6c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v40
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v114, v39 offset:16384
	ds_read_u8 v38, v38 offset:16384
	v_lshlrev_b32_e32 v39, 8, v166
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v116, v38
	;;#ASMEND
	v_accvgpr_read_b32 v38, a126
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[38:39], v[0:1], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v14, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[14:15], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a127
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v117, v39
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[14:15], v[116:117], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[2:3], v[116:117], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[2:3], v[0:1], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v70
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[2:3], v[116:117], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[2:3], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v151
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[2:3], v[116:117], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[2:3], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v167 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[38:39], v[116:117], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[2:3], v[116:117], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[2:3], v[0:1], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v155
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[2:3], v[116:117], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[2:3], v[0:1], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v207 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[2:3], v[116:117], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[2:3], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v159
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[2:3], v[116:117], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[2:3], v[0:1], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v187 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[2:3], v[116:117], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[2:3], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v163
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[2:3], v[116:117], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[2:3], v[0:1], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v239 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[2:3], v[116:117], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[2:3], v[0:1], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v211
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[2:3], v[116:117], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[2:3], v[0:1], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v195 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[2:3], v[116:117], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[2:3], v[0:1], v[142:143] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v203
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[2:3], v[116:117], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[2:3], v[0:1], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v235 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[2:3], v[116:117], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[2:3], v[0:1], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a136
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[2:3], v[116:117], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[2:3], v[0:1], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[252:253], v[2:3], v[116:117], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[2:3], v[0:1], v[254:255] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a148
	v_lshlrev_b16_e32 v2, 8, v2
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x2e74
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[2:3], v[0:1], v[54:55] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3f74
	v_pk_fma_f32 v[254:255], v[2:3], v[116:117], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v150
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[4:5], v[0:1], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[4:5], v[116:117], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a132
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[116:117], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a128
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[6:7], v[0:1], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v54
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3f7c
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x3f84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v55, 0, v56
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x3f8c
	scratch_load_dwordx2 v[58:59], off, s0
	s_movk_i32 s0, 0x3644
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v56
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v58
	scratch_load_dwordx2 v[58:59], off, s0
	s_movk_i32 s0, 0x34fc
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x42dc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v58, 0, v58
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v59, 0, v60
	ds_read_u8 v32, v32
	ds_read_u8 v60, v33
	ds_read_u8 v81, v54
	ds_read_u8 v82, v55
	ds_read_u8 v83, v56
	ds_read_u8 v115, v57
	ds_read_u8 v146, v58
	ds_read_u8 v150, v59
	v_accvgpr_read_b32 v56, a130
	v_lshlrev_b16_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[56:57], v[116:117], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[56:57], v[0:1], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[120:121], v[80:81], v[116:117], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[80:81], v[0:1], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v80, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[80:81], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a134
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[72:73], v[116:117], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[72:73], v[0:1], v[78:79] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v72, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[72:73], v[116:117], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[72:73], v[0:1], v[128:129] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a139
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[72:73], v[116:117], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[72:73], v[0:1], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v72, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[72:73], v[116:117], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[72:73], v[0:1], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a140
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_lshlrev_b32_e32 v32, 8, v32
	v_lshlrev_b32_e32 v60, 8, v60
	v_pk_fma_f32 v[180:181], v[72:73], v[116:117], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[72:73], v[0:1], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v72, 8, v115
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[32:33], v[116:117], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[32:33], v[0:1], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[60:61], v[116:117], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[60:61], v[0:1], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[72:73], v[116:117], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[72:73], v[0:1], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[72:73], off, s0
	s_movk_i32 s0, 0x42e4
	scratch_load_dwordx2 v[78:79], off, s0
	s_movk_i32 s0, 0x42ec
	v_pk_fma_f32 v[124:125], v[80:81], v[116:117], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v72, 0, v72
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v73, 0, v78
	scratch_load_dwordx2 v[78:79], off, s0
	s_movk_i32 s0, 0x42d4
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x330c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v78, 0, v78
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v80
	ds_read_u8 v72, v72 offset:16384
	ds_read_u8 v73, v73 offset:16384
	ds_read_u8 v78, v78 offset:16384
	ds_read_u8 v154, v79 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v192, v72
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v72, 8, v78
	v_lshlrev_b32_e32 v73, 8, v73
	;;#ASMSTART
	v_cvt_f32_f16 v200, v72
	;;#ASMEND
	v_and_b32_e32 v72, 0xff000000, v167
	;;#ASMSTART
	v_cvt_f32_f16 v193, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v114
	v_lshrrev_b32_e32 v72, 16, v72
	;;#ASMSTART
	v_cvt_f32_f16 v201, v73
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v78, v72
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[78:79], v[200:201], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v38, 24, v155
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[78:79], v[192:193], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[38:39], v[200:201], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[38:39], v[192:193], v[92:93] op_sel_hi:[0,1,1]
	v_and_b32_e32 v38, 0xff000000, v207
	v_lshrrev_b32_e32 v38, 16, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[38:39], v[200:201], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[38:39], v[192:193], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v38, 24, v159
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[38:39], v[200:201], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[38:39], v[192:193], v[76:77] op_sel_hi:[0,1,1]
	v_and_b32_e32 v38, 0xff000000, v187
	v_lshrrev_b32_e32 v38, 16, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[38:39], v[200:201], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 24, v163
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[12:13], v[200:201], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[12:13], v[192:193], v[64:65] op_sel_hi:[0,1,1]
	v_and_b32_e32 v12, 0xff000000, v239
	v_lshrrev_b32_e32 v12, 16, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[12:13], v[200:201], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v10, 24, v211
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[10:11], v[200:201], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[10:11], v[192:193], v[68:69] op_sel_hi:[0,1,1]
	v_and_b32_e32 v10, 0xff000000, v195
	v_lshrrev_b32_e32 v10, 16, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[10:11], v[200:201], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[10:11], v[192:193], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v10, 24, v203
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[10:11], v[200:201], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[10:11], v[192:193], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v10, 0xff000000, v235
	v_lshrrev_b32_e32 v10, 16, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[10:11], v[200:201], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[10:11], v[192:193], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a144
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[10:11], v[200:201], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[10:11], v[192:193], v[24:25] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x331c
	v_pk_fma_f32 v[94:95], v[12:13], v[192:193], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x3efc
	v_pk_fma_f32 v[90:91], v[38:39], v[192:193], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v10, 0, v10
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v11, 0, v12
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x3f04
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x3f0c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v12
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v16
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x3f14
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x3f1c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x3f24
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x42cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v18, 0, v18
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v10, v10
	ds_read_u8 v11, v11
	ds_read_u8 v12, v12
	ds_read_u8 v13, v13
	ds_read_u8 v16, v16
	ds_read_u8 v17, v17
	ds_read_u8 v18, v18
	ds_read_u8 v19, v19
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[104:105], v[10:11], v[200:201], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[10:11], v[192:193], v[252:253] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a146
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[10:11], v[200:201], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[8:9], v[192:193], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a204
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[2:3], v[200:201], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[2:3], v[192:193], v[4:5] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v2, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[2:3], v[200:201], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[2:3], v[192:193], v[54:55] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a206
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[2:3], v[200:201], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[2:3], v[192:193], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v2, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[2:3], v[200:201], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[2:3], v[192:193], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a202
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[2:3], v[200:201], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[2:3], v[192:193], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v2, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[2:3], v[200:201], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[2:3], v[192:193], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a150
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[2:3], v[200:201], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[2:3], v[192:193], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v2, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[2:3], v[200:201], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[2:3], v[192:193], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a152
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[2:3], v[200:201], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[2:3], v[192:193], v[172:173] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v2, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[2:3], v[200:201], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[2:3], v[192:193], v[176:177] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a198
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[2:3], v[200:201], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[2:3], v[192:193], v[180:181] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[2:3], v[200:201], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a200
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[8:9], v[200:201], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[2:3], v[192:193], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[0:1], v[200:201], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[0:1], v[192:193], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[200:201], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[2:3], v[192:193], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a153
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[2:3], v[200:201], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[2:3], v[192:193], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v150
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[2:3], v[200:201], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[2:3], v[192:193], v[148:149] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v151
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[2:3], v[200:201], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[2:3], v[192:193], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x42c4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x42bc
	v_pk_fma_f32 v[128:129], v[10:11], v[192:193], v[254:255] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x42b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v3, v3 offset:16384
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v140, v4 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v3, 8, v3
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v234, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v235, v2
	;;#ASMEND
	scratch_load_dwordx2 v[2:3], off, s0
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v3, 8, v154
	;;#ASMSTART
	v_cvt_f32_f16 v139, v3
	;;#ASMEND
	s_movk_i32 s0, 0x320c
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v2, v2 offset:16384
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v138, v2
	;;#ASMEND
	v_lshlrev_b32_e32 v2, 8, v168
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[2:3], v[138:139], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[2:3], v[234:235], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[2:3], v[138:139], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[2:3], v[234:235], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[2:3], v[138:139], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[2:3], v[234:235], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v160
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[2:3], v[138:139], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[2:3], v[234:235], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[2:3], v[138:139], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[2:3], v[234:235], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v164
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[2:3], v[138:139], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[2:3], v[234:235], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[2:3], v[138:139], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[2:3], v[234:235], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[2:3], v[138:139], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[2:3], v[234:235], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v196
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[2:3], v[138:139], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[2:3], v[234:235], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[2:3], v[138:139], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[2:3], v[234:235], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[2:3], v[138:139], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[2:3], v[234:235], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a156
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[2:3], v[138:139], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[2:3], v[234:235], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3224
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3eb4
	v_accvgpr_read_b32 v40, a163
	v_lshlrev_b16_e32 v40, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	v_accvgpr_read_b32 v42, a164
	v_accvgpr_read_b32 v96, a168
	v_lshlrev_b16_e32 v42, 8, v42
	v_lshlrev_b16_e32 v96, 8, v96
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v96, v96
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[96:97], v[234:235], v[190:191] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3ebc
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x3ec4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x3ecc
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x31f4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x3ea4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v8
	ds_read_u8 v2, v2
	ds_read_u8 v3, v3
	ds_read_u8 v9, v4
	ds_read_u8 v28, v5
	ds_read_u8 v41, v6
	ds_read_u8 v44, v7
	ds_read_u8 v141, v8
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[134:135], v[2:3], v[138:139], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[2:3], v[234:235], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a160
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[2:3], v[138:139], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[2:3], v[234:235], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[234:235], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a161
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[138:139], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[6:7], v[234:235], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v6, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[138:139], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[8:9], v[234:235], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a162
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v28, 8, v28
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v26, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v28, v28
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[26:27], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[26:27], v[234:235], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[28:29], v[138:139], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[28:29], v[234:235], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_pk_fma_f32 v[116:117], v[40:41], v[138:139], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[40:41], v[234:235], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v40, 8, v41
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[40:41], v[138:139], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[40:41], v[234:235], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[42:43], v[138:139], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[42:43], v[234:235], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[44:45], v[138:139], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[44:45], v[234:235], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[96:97], v[138:139], v[222:223] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x3eac
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x31cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v96
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x3e9c
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x3e94
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v98, 0, v98
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v100
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x31ac
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x31a4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v100, 0, v100
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v101, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x317c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v102
	ds_read_u8 v96, v96
	ds_read_u8 v142, v98
	ds_read_u8 v143, v99
	ds_read_u8 v144, v100
	ds_read_u8 v99, v97
	ds_read_u8 v145, v101
	ds_read_u8 v146, v102
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v96, 8, v96
	;;#ASMSTART
	v_cvt_f32_f16 v98, v96
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_pk_fma_f32 v[96:97], v[98:99], v[138:139], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v34, a173
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[34:35], v[138:139], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[34:35], v[234:235], v[250:251] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v34, 8, v99
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[34:35], v[234:235], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a172
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[98:99], v[234:235], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[16:17], v[234:235], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[16:17], v[138:139], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x4294
	v_pk_fma_f32 v[38:39], v[34:35], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v16
	ds_read_u8 v16, v16
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[16:17], v[234:235], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a174
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[234:235], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[0:1], v[138:139], v[242:243] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[244:245], v[0:1], v[234:235], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[0:1], v[138:139], v[246:247] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v152
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[0:1], v[234:235], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[0:1], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x42a4
	v_pk_fma_f32 v[110:111], v[16:17], v[138:139], v[226:227] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x42ac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v16
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x429c
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x316c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v16, v16 offset:16384
	ds_read_u8 v148, v17 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v16
	v_lshrrev_b32_sdwa v16, v220, v156 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v139, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v168
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v141, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[0:1], v[140:141], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[16:17], v[140:141], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[16:17], v[138:139], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v16, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[16:17], v[140:141], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[16:17], v[138:139], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v160 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[0:1], v[138:139], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[16:17], v[140:141], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[16:17], v[138:139], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v16, 0xff00, v188
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[16:17], v[140:141], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[16:17], v[138:139], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v164 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[16:17], v[140:141], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[16:17], v[138:139], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v16, 0xff00, v240
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[16:17], v[140:141], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[16:17], v[138:139], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v212 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[32:33], v[16:17], v[140:141], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[16:17], v[138:139], v[62:63] op_sel_hi:[0,1,1]
	v_and_b32_e32 v16, 0xff00, v196
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[16:17], v[140:141], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[16:17], v[138:139], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[140:141], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[18:19], v[138:139], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v18, 0xff00, v236
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[140:141], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[20:21], v[138:139], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a178
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v30, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[30:31], v[140:141], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[30:31], v[138:139], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[30:31], off, s0
	s_movk_i32 s0, 0x3e54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v30, 0, v30
	ds_read_u8 v30, v30
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v30, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v56, v30
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[56:57], v[140:141], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a186
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[10:11], v[140:141], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[10:11], v[138:139], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v10, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[10:11], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a248
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[2:3], v[140:141], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[2:3], v[138:139], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[56:57], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[2:3], v[140:141], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[2:3], v[138:139], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a242
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[10:11], v[140:141], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[4:5], v[140:141], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[138:139], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[140:141], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[6:7], v[138:139], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a240
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[140:141], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[8:9], v[138:139], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x3e5c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x3e64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x3e6c
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x3164
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v22, 0, v22
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v24
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x314c
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x3144
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v24, 0, v24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v26
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x4284
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v26, 0, v26
	ds_read_u8 v28, v24
	ds_read_u8 v8, v8
	ds_read_u8 v9, v9
	ds_read_u8 v22, v22
	ds_read_u8 v23, v23
	ds_read_u8 v170, v25
	ds_read_u8 v178, v26
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_waitcnt lgkmcnt(4)
	v_pk_fma_f32 v[80:81], v[8:9], v[140:141], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[8:9], v[138:139], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a239
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[8:9], v[140:141], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[8:9], v[138:139], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[8:9], v[140:141], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[8:9], v[138:139], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a234
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[8:9], v[140:141], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[8:9], v[138:139], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v8, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[8:9], v[140:141], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[8:9], v[138:139], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a226
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[8:9], v[140:141], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[8:9], v[138:139], v[36:37] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v8, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[8:9], v[140:141], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[8:9], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a230
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[8:9], v[140:141], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[8:9], v[138:139], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[8:9], v[140:141], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[8:9], v[138:139], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a222
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[8:9], v[140:141], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[8:9], v[138:139], v[242:243] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[8:9], v[140:141], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[8:9], v[138:139], v[246:247] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v8, v220, v152 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[94:95], v[8:9], v[140:141], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[8:9], v[138:139], v[250:251] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x428c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x4274
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x427c
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x3104
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v22, 0, v22
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v24
	ds_read_u8 v8, v8 offset:16384
	ds_read_u8 v9, v9 offset:16384
	ds_read_u8 v146, v23 offset:16384
	ds_read_u8 v22, v22 offset:16384
	v_lshlrev_b32_e32 v23, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v243, v23
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v8, 8, v8
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v9, 8, v9
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v242, v22
	;;#ASMEND
	v_lshlrev_b32_sdwa v22, v220, v168 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v22, v22
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[22:23], v[242:243], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v156
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v9, v9
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[0:1], v[242:243], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[0:1], v[8:9], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[0:1], v[242:243], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[0:1], v[8:9], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v160
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[242:243], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[0:1], v[8:9], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v188 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[0:1], v[242:243], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[0:1], v[8:9], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v164
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[0:1], v[242:243], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[0:1], v[8:9], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v240 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[242:243], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[0:1], v[8:9], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v212
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[242:243], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[0:1], v[8:9], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v196 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[0:1], v[242:243], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[0:1], v[8:9], v[34:35] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v204
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[0:1], v[242:243], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[0:1], v[8:9], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v236 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[0:1], v[242:243], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[0:1], v[8:9], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a218
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[0:1], v[242:243], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[8:9], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3e24
	v_pk_fma_f32 v[76:77], v[22:23], v[8:9], v[226:227] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[0:1], v[242:243], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[0:1], v[8:9], v[30:31] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a216
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[0:1], v[242:243], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[0:1], v[8:9], v[194:195] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[0:1], v[242:243], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[0:1], v[8:9], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a215
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[0:1], v[242:243], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[0:1], v[8:9], v[202:203] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3e2c
	scratch_load_dwordx2 v[126:127], off, s0
	s_movk_i32 s0, 0x3e34
	v_mov_b64_e32 v[206:207], v[208:209]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v126
	scratch_load_dwordx2 v[126:127], off, s0
	s_movk_i32 s0, 0x3e3c
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x3e44
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v126, 0, v126
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v127, 0, v128
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x3e4c
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x30ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v128, 0, v128
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v130
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x30e4
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x425c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v130, 0, v130
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v131, 0, v132
	ds_read_u8 v0, v0
	ds_read_u8 v132, v1
	ds_read_u8 v133, v126
	ds_read_u8 v138, v127
	ds_read_u8 v142, v128
	ds_read_u8 v154, v129
	ds_read_u8 v200, v130
	ds_read_u8 v201, v131
	v_accvgpr_read_b32 v128, a190
	v_lshlrev_b16_e32 v128, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[128:129], v[242:243], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[128:129], v[8:9], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v128, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[128:129], v[242:243], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[128:129], v[8:9], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v128, a194
	v_lshlrev_b16_e32 v128, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[128:129], v[242:243], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[128:129], v[8:9], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v128, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[128:129], v[242:243], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[128:129], v[8:9], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a212
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v0
	v_pk_fma_f32 v[130:131], v[80:81], v[242:243], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[80:81], v[8:9], v[82:83] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v80, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[0:1], v[242:243], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[0:1], v[8:9], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[80:81], v[242:243], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[80:81], v[8:9], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a214
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[80:81], v[242:243], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[80:81], v[8:9], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v80, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[80:81], v[242:243], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[80:81], v[8:9], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a219
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[80:81], v[242:243], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[80:81], v[8:9], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v80, 8, v154
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[80:81], v[242:243], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[80:81], v[8:9], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a213
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[80:81], v[8:9], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[80:81], v[242:243], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v80, 8, v170
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[80:81], v[8:9], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[80:81], v[242:243], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a217
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[80:81], v[8:9], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[80:81], v[242:243], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v80, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[80:81], v[8:9], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[80:81], v[242:243], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v80, 16, v152
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[80:81], v[8:9], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x4264
	v_pk_fma_f32 v[184:185], v[80:81], v[242:243], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x426c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v80
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x4254
	scratch_load_dwordx2 v[82:83], off, s0
	s_movk_i32 s0, 0x307c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v80, 0, v80
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v82
	ds_read_u8 v8, v8 offset:16384
	ds_read_u8 v9, v9 offset:16384
	ds_read_u8 v80, v80 offset:16384
	ds_read_u8 v202, v81 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v186, v8
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v8, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v192, v8
	;;#ASMEND
	v_and_b32_e32 v8, 0xff000000, v168
	v_lshlrev_b32_e32 v9, 8, v9
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v187, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v193, v9
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[8:9], v[192:193], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[8:9], v[186:187], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v156
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[8:9], v[192:193], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[8:9], v[186:187], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v206
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[8:9], v[192:193], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[8:9], v[186:187], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v160
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[8:9], v[192:193], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[8:9], v[186:187], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v188
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[8:9], v[192:193], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[8:9], v[186:187], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v164
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[8:9], v[192:193], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[8:9], v[186:187], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v240
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[8:9], v[192:193], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[8:9], v[186:187], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v212
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[8:9], v[192:193], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[8:9], v[186:187], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v196
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[8:9], v[192:193], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[8:9], v[186:187], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v204
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[8:9], v[192:193], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[8:9], v[186:187], v[38:39] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v236
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[8:9], v[192:193], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[8:9], v[186:187], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a220
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[8:9], v[192:193], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[8:9], v[186:187], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x3084
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x3df4
	v_lshlrev_b32_e32 v60, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v32
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x3dfc
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3e04
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3e0c
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3e14
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v36
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3e1c
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x421c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v36
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v38
	ds_read_u8 v8, v8
	ds_read_u8 v9, v9
	ds_read_u8 v32, v32
	ds_read_u8 v33, v33
	ds_read_u8 v34, v34
	ds_read_u8 v35, v35
	ds_read_u8 v36, v36
	ds_read_u8 v37, v37
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[24:25], v[8:9], v[192:193], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[8:9], v[186:187], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a221
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[8:9], v[192:193], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[8:9], v[186:187], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[8:9], v[192:193], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[8:9], v[186:187], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a223
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[8:9], v[192:193], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[8:9], v[186:187], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v8, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[8:9], v[192:193], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a224
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[0:1], v[192:193], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[0:1], v[186:187], v[10:11] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[0:1], v[192:193], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[0:1], v[186:187], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a255
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[0:1], v[192:193], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[186:187], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[0:1], v[192:193], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[0:1], v[186:187], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a254
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[0:1], v[192:193], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[0:1], v[186:187], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[192:193], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[252:253], v[0:1], v[186:187], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a249
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[192:193], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[254:255], v[0:1], v[186:187], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[0:1], v[192:193], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[0:1], v[186:187], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a241
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[0:1], v[192:193], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[0:1], v[186:187], v[148:149] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[0:1], v[192:193], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[186:187], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a243
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[0:1], v[192:193], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[186:187], v[166:167] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v200
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[0:1], v[192:193], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[0:1], v[186:187], v[172:173] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a225
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[0:1], v[192:193], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[0:1], v[186:187], v[176:177] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v201
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[8:9], v[186:187], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[0:1], v[192:193], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[0:1], v[186:187], v[180:181] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v152
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[0:1], v[192:193], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[0:1], v[186:187], v[184:185] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x4224
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x4214
	v_mov_b32_e32 v179, v207
	v_lshrrev_b32_e32 v178, 24, v153
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x420c
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x2fb4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v142, v49 offset:16384
	ds_read_u8 v48, v48 offset:16384
	v_lshlrev_b32_e32 v49, 8, v202
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v140, v48
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v141, v49
	;;#ASMEND
	v_lshlrev_b32_e32 v48, 8, v169
	;;#ASMSTART
	v_cvt_f32_f16 v50, v48
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[50:51], v[0:1], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[140:141], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[60:61], v[0:1], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v60, 8, v161
	v_pk_fma_f32 v[48:49], v[50:51], v[140:141], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v50, 8, v157
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v54, v50
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[54:55], v[140:141], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[60:61], v[140:141], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[60:61], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v60, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v62, v60
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[54:55], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[62:63], v[140:141], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[62:63], v[0:1], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v62, 8, v165
	;;#ASMSTART
	v_cvt_f32_f16 v64, v62
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[64:65], v[140:141], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[64:65], v[0:1], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v64, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v66, v64
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[66:67], v[140:141], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[66:67], v[0:1], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v66, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v68, v66
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[68:69], v[140:141], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[68:69], v[0:1], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v68, 8, v197
	;;#ASMSTART
	v_cvt_f32_f16 v70, v68
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[70:71], v[140:141], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[70:71], v[0:1], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v70, 8, v205
	;;#ASMSTART
	v_cvt_f32_f16 v72, v70
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[72:73], v[140:141], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[72:73], v[0:1], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v72, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v74, v72
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[74:75], v[140:141], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[74:75], v[0:1], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v74, a237
	v_lshlrev_b16_e32 v74, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[74:75], v[140:141], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[74:75], v[0:1], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x2fbc
	scratch_load_dwordx2 v[94:95], off, s0
	s_movk_i32 s0, 0x3db4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v74, 0, v74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v94
	scratch_load_dwordx2 v[94:95], off, s0
	s_movk_i32 s0, 0x3dbc
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x3dc4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v94, 0, v94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v95, 0, v96
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x3dcc
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x2fac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v96
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x3da4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v98, 0, v98
	ds_read_u8 v74, v74
	ds_read_u8 v75, v75
	ds_read_u8 v94, v94
	ds_read_u8 v95, v95
	ds_read_u8 v96, v96
	ds_read_u8 v97, v97
	ds_read_u8 v100, v98
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v74, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[134:135], v[74:75], v[0:1], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a236
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[24:25], v[0:1], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v75
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[16:17], v[140:141], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[16:17], v[0:1], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a235
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[16:17], v[140:141], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[16:17], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[16:17], v[140:141], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[16:17], v[0:1], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a233
	v_lshlrev_b16_e32 v16, 8, v16
	v_pk_fma_f32 v[126:127], v[74:75], v[140:141], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x3dac
	v_pk_fma_f32 v[214:215], v[16:17], v[140:141], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[16:17], v[0:1], v[26:27] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v16, 8, v95
	scratch_load_dwordx2 v[94:95], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[16:17], v[140:141], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[16:17], v[0:1], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a232
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[222:223], v[16:17], v[140:141], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[16:17], v[0:1], v[30:31] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v96
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[24:25], v[140:141], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[18:19], v[140:141], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[18:19], v[0:1], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a231
	s_movk_i32 s0, 0x2f9c
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[140:141], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[20:21], v[0:1], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v20, 8, v97
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[140:141], v[252:253] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[22:23], v[0:1], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a229
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v30, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[30:31], v[140:141], v[254:255] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[0:1], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v74, 0, v74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v94
	scratch_load_dwordx2 v[94:95], off, s0
	s_movk_i32 s0, 0x2fe4
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x2fdc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v94, 0, v94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v95, 0, v96
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x3964
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x308c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v96
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x2f6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v98, 0, v98
	ds_read_u8 v74, v74
	ds_read_u8 v143, v94
	ds_read_u8 v144, v95
	ds_read_u8 v145, v96
	ds_read_u8 v101, v75
	ds_read_u8 v146, v97
	ds_read_u8 v148, v98
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v74, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v94, v74
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[94:95], v[140:141], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[94:95], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a227
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[12:13], v[140:141], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[12:13], v[0:1], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v12, 8, v101
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[12:13], v[140:141], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[12:13], v[0:1], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a228
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[12:13], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[12:13], v[140:141], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x5c8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[12:13], v[140:141], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x41f4
	v_pk_fma_f32 v[120:121], v[12:13], v[0:1], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[2:3], v[0:1], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[2:3], v[140:141], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v100
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[2:3], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[2:3], v[140:141], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v153
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[2:3], v[0:1], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x41fc
	v_pk_fma_f32 v[234:235], v[2:3], v[140:141], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4204
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x41ec
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x6254
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v149, v3 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v2
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v169
	;;#ASMSTART
	v_cvt_f32_f16 v139, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v141, v1
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[0:1], v[140:141], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[138:139], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v157 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[54:55], v[0:1], v[140:141], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[0:1], v[138:139], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v179
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[0:1], v[140:141], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[0:1], v[138:139], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v161 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[78:79], v[0:1], v[140:141], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[0:1], v[138:139], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v189
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[0:1], v[140:141], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[0:1], v[138:139], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v165 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[56:57], v[0:1], v[140:141], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[138:139], v[62:63] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v241
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[140:141], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[0:1], v[138:139], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v213 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[48:49], v[0:1], v[140:141], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[0:1], v[138:139], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v197
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[0:1], v[140:141], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[0:1], v[138:139], v[68:69] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v205 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[32:33], v[0:1], v[140:141], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[0:1], v[138:139], v[70:71] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v237
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[0:1], v[140:141], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[0:1], v[138:139], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x3074
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[0:1], v[140:141], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[0:1], v[138:139], v[86:87] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x624c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[0:1], v[140:141], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[0:1], v[138:139], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5df4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[140:141], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[0:1], v[138:139], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[140:141], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[0:1], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5dec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[0:1], v[140:141], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[0:1], v[138:139], v[132:133] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[140:141], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[2:3], v[138:139], v[150:151] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x52ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[140:141], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[138:139], v[214:215] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[140:141], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[6:7], v[138:139], v[218:219] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x40c4
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x3d74
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x3d84
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v14, v6
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v86, 0, v86
	v_pk_fma_f32 v[6:7], v[14:15], v[140:141], v[250:251] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x3d8c
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x3d6c
	v_pk_fma_f32 v[14:15], v[14:15], v[138:139], v[222:223] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v88, 0, v88
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v89, 0, v90
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x3d4c
	scratch_load_dwordx2 v[92:93], off, s0
	s_movk_i32 s0, 0x3ef4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v90, 0, v90
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v91, 0, v92
	scratch_load_dwordx2 v[92:93], off, s0
	s_movk_i32 s0, 0x52e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v92, 0, v92
	ds_read_u8 v130, v90
	ds_read_u8 v86, v86
	ds_read_u8 v90, v87
	ds_read_u8 v126, v88
	ds_read_u8 v127, v89
	ds_read_u8 v152, v91
	ds_read_u8 v156, v92
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v86, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v88, v86
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[88:89], v[138:139], v[16:17] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	v_pk_fma_f32 v[86:87], v[88:89], v[140:141], v[24:25] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x52fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[16:17], v[140:141], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[16:17], v[138:139], v[18:19] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v90
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[16:17], v[140:141], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[16:17], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x52f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[16:17], v[140:141], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[16:17], v[138:139], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v16, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[16:17], v[140:141], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[16:17], v[138:139], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x52dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[16:17], v[140:141], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[16:17], v[138:139], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v127
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[16:17], v[140:141], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[16:17], v[138:139], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x52d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[16:17], v[140:141], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[16:17], v[138:139], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[16:17], v[140:141], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[16:17], v[138:139], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x41dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[16:17], v[140:141], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[16:17], v[138:139], v[190:191] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[16:17], v[140:141], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[16:17], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v153 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[104:105], v[16:17], v[140:141], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[16:17], v[138:139], v[234:235] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x41e4
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x41d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x41cc
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x5e24
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v18, 0, v18
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v16, v16 offset:16384
	ds_read_u8 v17, v17 offset:16384
	ds_read_u8 v146, v19 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v126, v16
	;;#ASMEND
	ds_read_u8 v16, v18 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v17, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v127, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v129, v17
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v128, v16
	;;#ASMEND
	v_lshlrev_b32_sdwa v16, v220, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[16:17], v[128:129], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[16:17], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v157
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[16:17], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[16:17], v[126:127], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v179 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[16:17], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[16:17], v[126:127], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v161
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[16:17], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[16:17], v[126:127], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v189 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[16:17], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[16:17], v[126:127], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v165
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[16:17], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[16:17], v[126:127], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v241 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[16:17], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[16:17], v[126:127], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v213
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[16:17], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[16:17], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v197 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[16:17], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[16:17], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v205
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[16:17], v[128:129], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[16:17], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v237 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[16:17], v[128:129], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[16:17], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x3d1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[16:17], v[128:129], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[16:17], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x5e1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v16
	ds_read_u8 v16, v16
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[18:19], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	scratch_load_dword v18, off, s0
	s_movk_i32 s0, 0x5604
	v_and_b32_e32 v66, 0xff000000, v189
	v_and_b32_e32 v67, 0xff000000, v241
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[128:129], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[20:21], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[22:23], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dword v22, off, s0
	s_movk_i32 s0, 0x3d0c
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3d14
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x3d24
	v_and_b32_e32 v68, 0xff000000, v179
	v_lshrrev_b32_e32 v69, 24, v213
	v_and_b32_e32 v70, 0xff000000, v197
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x3d2c
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x3d34
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v30, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[30:31], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v72, 24, v205
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v40
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v42
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x3d3c
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x3cf4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v42, 0, v42
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v44
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x3cec
	scratch_load_dwordx2 v[64:65], off, s0
	s_movk_i32 s0, 0x55fc
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v65, 24, v165
	v_add_u32_e32 v44, 0, v44
	v_add_u32_e32 v45, 0, v64
	ds_read_u8 v38, v38
	ds_read_u8 v39, v39
	ds_read_u8 v40, v40
	ds_read_u8 v41, v41
	ds_read_u8 v42, v42
	ds_read_u8 v43, v43
	ds_read_u8 v164, v44
	ds_read_u8 v168, v45
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[8:9], v[38:39], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[38:39], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x5324
	v_lshrrev_b32_e32 v64, 24, v161
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[38:39], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[38:39], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[38:39], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[38:39], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x531c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[38:39], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[38:39], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v38, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[38:39], v[128:129], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[38:39], v[126:127], v[86:87] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x5334
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[38:39], v[128:129], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[38:39], v[126:127], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v38, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[38:39], v[128:129], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[38:39], v[126:127], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x532c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[38:39], v[128:129], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[38:39], v[126:127], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v38, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[38:39], v[128:129], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[38:39], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x530c
	v_lshrrev_b32_e32 v42, 24, v157
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[38:39], v[128:129], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[38:39], v[126:127], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v38, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[38:39], v[128:129], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[38:39], v[126:127], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x5304
	v_and_b32_e32 v96, 0xff000000, v237
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[38:39], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[38:39], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v152
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[38:39], v[126:127], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[38:39], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v38, off, s0
	s_movk_i32 s0, 0x41b4
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x41bc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[38:39], v[126:127], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[38:39], v[128:129], v[190:191] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v38, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[38:39], v[126:127], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[38:39], v[128:129], v[198:199] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v38, 16, v153
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[38:39], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[38:39], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x41c4
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x41ac
	v_and_b32_e32 v38, 0xff000000, v169
	v_lshrrev_b32_e32 v38, 16, v38
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v40
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v44
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x5354
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v44
	ds_read_u8 v39, v39 offset:16384
	ds_read_u8 v40, v40 offset:16384
	ds_read_u8 v41, v41 offset:16384
	ds_read_u8 v165, v43 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v39, 8, v39
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v40, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v153, v40
	;;#ASMEND
	v_lshlrev_b32_e32 v40, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v152, v39
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v39, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v157, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v40, v38
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v156, v39
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[40:41], v[156:157], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[40:41], v[152:153], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[42:43], v[156:157], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[42:43], v[152:153], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v46, 16, v68
	;;#ASMSTART
	v_cvt_f32_f16 v52, v46
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[52:53], v[156:157], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[52:53], v[152:153], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v52, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v54, v52
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[54:55], v[156:157], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[54:55], v[152:153], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v54, 16, v66
	;;#ASMSTART
	v_cvt_f32_f16 v64, v54
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[64:65], v[156:157], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[64:65], v[152:153], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v65
	;;#ASMSTART
	v_cvt_f32_f16 v66, v64
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[66:67], v[156:157], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[66:67], v[152:153], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v66, 16, v67
	;;#ASMSTART
	v_cvt_f32_f16 v68, v66
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[68:69], v[152:153], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v56, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[68:69], v[156:157], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[56:57], v[156:157], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[56:57], v[152:153], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v56, 16, v70
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[56:57], v[152:153], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v48, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[48:49], v[156:157], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[48:49], v[152:153], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 16, v96
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[48:49], v[152:153], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v32, off, s0
	s_movk_i32 s0, 0x3c8c
	v_pk_fma_f32 v[74:75], v[48:49], v[156:157], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[56:57], v[156:157], v[84:85] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v48, v32
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[48:49], v[156:157], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3c94
	v_pk_fma_f32 v[34:35], v[48:49], v[152:153], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x3c9c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v36
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x3ca4
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x3cac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x3cb4
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x3cbc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v50
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v56
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x3ccc
	scratch_load_dwordx2 v[58:59], off, s0
	s_movk_i32 s0, 0x534c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v56
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v58
	ds_read_u8 v36, v36
	ds_read_u8 v58, v37
	ds_read_u8 v59, v48
	ds_read_u8 v49, v49
	ds_read_u8 v50, v50
	ds_read_u8 v51, v51
	ds_read_u8 v56, v56
	ds_read_u8 v57, v57
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v36, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v48, v36
	;;#ASMEND
	s_waitcnt lgkmcnt(4)
	v_pk_fma_f32 v[192:193], v[48:49], v[152:153], v[16:17] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x535c
	v_pk_fma_f32 v[36:37], v[48:49], v[156:157], v[24:25] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[16:17], v[156:157], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[16:17], v[152:153], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v58
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[16:17], v[156:157], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[16:17], v[152:153], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x52cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[16:17], v[156:157], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[16:17], v[152:153], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v59
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[16:17], v[156:157], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x55f4
	v_pk_fma_f32 v[200:201], v[16:17], v[152:153], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v168
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[0:1], v[156:157], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[0:1], v[152:153], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[0:1], v[156:157], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[0:1], v[152:153], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x536c
	v_lshlrev_b16_e32 v12, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[156:157], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[10:11], v[152:153], v[176:177] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[0:1], v[156:157], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[0:1], v[152:153], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[156:157], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[0:1], v[152:153], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x52c4
	;;#ASMSTART
	v_cvt_f32_f16 v14, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[14:15], v[156:157], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[152:153], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[156:157], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[0:1], v[152:153], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[156:157], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[0:1], v[152:153], v[138:139] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x52bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[0:1], v[156:157], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[0:1], v[152:153], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[0:1], v[156:157], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[0:1], v[152:153], v[148:149] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5344
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[0:1], v[156:157], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[0:1], v[152:153], v[154:155] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[0:1], v[156:157], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[0:1], v[152:153], v[162:163] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x533c
	scratch_load_dword v4, off, s0
	s_movk_i32 s0, 0x419c
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x41a4
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x4194
	v_accvgpr_read_b32 v166, a182
	v_accvgpr_read_b32 v167, a183
	v_accvgpr_read_b32 v168, a184
	v_accvgpr_read_b32 v169, a185
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[0:1], v[156:157], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[0:1], v[152:153], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	v_lshlrev_b32_e32 v0, 8, v164
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x418c
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x52ac
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[156:157], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[156:157], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[2:3], v[152:153], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[6:7], v[152:153], v[172:173] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v50
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v56
	ds_read_u8 v48, v48 offset:16384
	ds_read_u8 v49, v49 offset:16384
	ds_read_u8 v132, v51 offset:16384
	scratch_load_dwordx4 v[238:241], off, s0
	s_movk_i32 s0, 0x529c
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v48, 8, v48
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v49, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v127, v49
	;;#ASMEND
	v_lshlrev_b32_e32 v49, 8, v165
	scratch_load_dwordx4 v[162:165], off, s0
	s_movk_i32 s0, 0x528c
	scratch_load_dwordx4 v[156:159], off, s0
	s_movk_i32 s0, 0x527c
	scratch_load_dwordx4 v[252:255], off, s0
	s_movk_i32 s0, 0x526c
	scratch_load_dwordx4 v[152:155], off, s0
	s_movk_i32 s0, 0x525c
	scratch_load_dwordx4 v[148:151], off, s0
	s_movk_i32 s0, 0x524c
	scratch_load_dwordx4 v[142:145], off, s0
	s_movk_i32 s0, 0x523c
	scratch_load_dwordx4 v[138:141], off, s0
	s_movk_i32 s0, 0x522c
	scratch_load_dwordx4 v[186:189], off, s0
	s_movk_i32 s0, 0x521c
	scratch_load_dwordx4 v[182:185], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v126, v48
	;;#ASMEND
	ds_read_u8 v48, v50 offset:16384
	;;#ASMSTART
	v_cvt_f32_f16 v129, v49
	;;#ASMEND
	s_movk_i32 s0, 0x3bec
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v128, v48
	;;#ASMEND
	v_lshlrev_b32_e32 v48, 8, v166
	;;#ASMSTART
	v_cvt_f32_f16 v48, v48
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[48:49], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[48:49], v[128:129], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(9)
	v_lshlrev_b16_e32 v38, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[38:39], v[128:129], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[38:39], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v38, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[38:39], v[128:129], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[38:39], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(7)
	v_lshlrev_b16_e32 v38, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[38:39], v[128:129], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[38:39], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v38, 8, v252
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[38:39], v[128:129], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[38:39], v[126:127], v[54:55] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(5)
	v_lshlrev_b16_e32 v38, 8, v152
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[38:39], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[38:39], v[126:127], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v38, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[38:39], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[38:39], v[126:127], v[66:67] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v38, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[38:39], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[38:39], v[126:127], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v38, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[38:39], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[38:39], v[126:127], v[70:71] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v38, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[38:39], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[38:39], v[126:127], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v38, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[38:39], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[38:39], v[126:127], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v38, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[38:39], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x3bf4
	v_pk_fma_f32 v[70:71], v[38:39], v[128:129], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3c04
	v_accvgpr_read_b32 v147, a0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3c0c
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3c14
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3c1c
	scratch_load_dwordx2 v[72:73], off, s0
	s_movk_i32 s0, 0x3bdc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v72
	scratch_load_dwordx2 v[72:73], off, s0
	s_movk_i32 s0, 0x3bac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v72, 0, v72
	ds_read_u8 v32, v32
	ds_read_u8 v33, v33
	ds_read_u8 v34, v34
	ds_read_u8 v35, v35
	ds_read_u8 v38, v38
	ds_read_u8 v39, v39
	ds_read_u8 v74, v72
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[206:207], v[32:33], v[128:129], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[32:33], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v32, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[32:33], v[128:129], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[32:33], v[126:127], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v32, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_accvgpr_read_b32 v147, a1
	v_pk_fma_f32 v[210:211], v[32:33], v[128:129], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[32:33], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v32, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[32:33], v[128:129], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[32:33], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v32, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_accvgpr_read_b32 v147, a2
	v_pk_fma_f32 v[214:215], v[32:33], v[128:129], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[230:231], v[32:33], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v32, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[216:217], v[32:33], v[128:129], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[32:33], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v32, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_accvgpr_read_b32 v147, a3
	v_pk_fma_f32 v[218:219], v[32:33], v[128:129], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[32:33], v[126:127], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v32, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[32:33], v[128:129], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[32:33], v[126:127], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v32, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_accvgpr_read_b32 v147, a4
	v_pk_fma_f32 v[72:73], v[32:33], v[128:129], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[32:33], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v32, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[32:33], v[128:129], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[32:33], v[126:127], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v32, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_accvgpr_read_b32 v147, a5
	v_pk_fma_f32 v[80:81], v[32:33], v[128:129], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[32:33], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v32, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[32:33], v[128:129], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[32:33], v[126:127], v[190:191] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x3bc4
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3bbc
	v_mov_b64_e32 v[250:251], v[164:165]
	v_mov_b64_e32 v[248:249], v[162:163]
	v_mov_b64_e32 v[244:245], v[140:141]
	v_mov_b64_e32 v[242:243], v[138:139]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3ba4
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3b64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v36
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3b54
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3b4c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v36
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3b44
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x5214
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v90
	ds_read_u8 v32, v32
	ds_read_u8 v33, v33
	ds_read_u8 v34, v34
	ds_read_u8 v75, v35
	ds_read_u8 v133, v36
	ds_read_u8 v134, v37
	ds_read_u8 v135, v38
	ds_read_u8 v136, v39
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v32, v32
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[194:195], v[32:33], v[126:127], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a6
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[16:17], v[128:129], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[16:17], v[126:127], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[16:17], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[16:17], v[126:127], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x3abc
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x6244
	v_pk_fma_f32 v[104:105], v[32:33], v[128:129], v[26:27] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v20
	ds_read_u8 v20, v20
	v_pk_fma_f32 v[18:19], v[16:17], v[126:127], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[16:17], v[128:129], v[24:25] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[20:21], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5204
	scratch_load_dwordx4 v[90:93], off, s0
	s_movk_i32 s0, 0x4174
	v_pk_fma_f32 v[0:1], v[20:21], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[2:3], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[2:3], v[128:129], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[2:3], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[2:3], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v90
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[2:3], v[126:127], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[2:3], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x417c
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x4184
	v_mov_b64_e32 v[174:175], v[92:93]
	v_mov_b64_e32 v[172:173], v[90:91]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x416c
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x3a7c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v20, 0, v20
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v24
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v3, v3 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v128, v21 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v114, v2
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v20
	v_lshlrev_b32_e32 v3, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v116, v2
	;;#ASMEND
	v_accvgpr_read_b32 v2, a7
	;;#ASMSTART
	v_cvt_f32_f16 v115, v3
	;;#ASMEND
	v_lshlrev_b32_e32 v3, 8, v132
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v20, v2
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[20:21], v[114:115], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v117, v3
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[20:21], v[116:117], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[16:17], v[116:117], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a8
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[16:17], v[114:115], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[0:1], v[116:117], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[0:1], v[114:115], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v75
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[0:1], v[116:117], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[0:1], v[114:115], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v90 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[4:5], v[116:117], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[4:5], v[114:115], v[14:15] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v166
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[4:5], v[116:117], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[4:5], v[114:115], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[90:91], v[4:5], v[116:117], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[114:115], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v162
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[4:5], v[116:117], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[4:5], v[114:115], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v156 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[74:75], v[4:5], v[116:117], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[114:115], v[46:47] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v252
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[4:5], v[116:117], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[4:5], v[114:115], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v152 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[60:61], v[4:5], v[116:117], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[4:5], v[114:115], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v148
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[4:5], v[116:117], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[4:5], v[114:115], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v142 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[56:57], v[4:5], v[116:117], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[4:5], v[114:115], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v138
	scratch_load_dwordx2 v[118:119], off, s0
	s_movk_i32 s0, 0x3a84
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[4:5], v[116:117], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x3a8c
	v_pk_fma_f32 v[84:85], v[4:5], v[114:115], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v186 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v118, 0, v118
	v_pk_fma_f32 v[12:13], v[4:5], v[116:117], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[4:5], v[114:115], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v182
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v119, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x3a94
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x3a74
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[4:5], v[116:117], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[4:5], v[114:115], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a9
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[4:5], v[116:117], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[114:115], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[116:117], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[6:7], v[114:115], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a10
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[116:117], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[8:9], v[114:115], v[208:209] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[116:117], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[10:11], v[114:115], v[210:211] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a11
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v40, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[40:41], v[116:117], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[40:41], v[114:115], v[212:213] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v40, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v42, v40
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[42:43], v[116:117], v[230:231] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[42:43], v[114:115], v[214:215] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a12
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v44, v42
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[44:45], v[116:117], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[44:45], v[114:115], v[216:217] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v44, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v46, v44
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[46:47], v[116:117], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[46:47], v[114:115], v[218:219] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a13
	v_lshlrev_b16_e32 v46, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v70, v46
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[70:71], v[116:117], v[236:237] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[70:71], v[114:115], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v237, a185
	v_accvgpr_read_b32 v234, a182
	v_mov_b64_e32 v[232:233], v[158:159]
	v_mov_b64_e32 v[230:231], v[156:157]
	v_mov_b64_e32 v[228:229], v[154:155]
	v_mov_b64_e32 v[226:227], v[152:153]
	v_mov_b64_e32 v[212:213], v[150:151]
	v_mov_b64_e32 v[210:211], v[148:149]
	v_mov_b64_e32 v[208:209], v[174:175]
	v_mov_b64_e32 v[206:207], v[172:173]
	v_accvgpr_read_b32 v235, a183
	v_accvgpr_read_b32 v236, a184
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v120, 0, v120
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v121, 0, v122
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x3a6c
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x3a64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v122, 0, v122
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v123, 0, v124
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x4074
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v124, 0, v124
	ds_read_u8 v131, v122
	ds_read_u8 v118, v118
	ds_read_u8 v122, v119
	ds_read_u8 v125, v120
	ds_read_u8 v126, v121
	ds_read_u8 v134, v123
	ds_read_u8 v135, v124
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v118, 8, v118
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[118:119], v[116:117], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[118:119], v[114:115], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v72, a14
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v120, v72
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[120:121], v[116:117], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[120:121], v[114:115], v[78:79] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v78, 8, v122
	;;#ASMSTART
	v_cvt_f32_f16 v94, v78
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[94:95], v[114:115], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a15
	v_pk_fma_f32 v[78:79], v[94:95], v[116:117], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v94, v80
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[94:95], v[116:117], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[94:95], v[114:115], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v86, 8, v125
	;;#ASMSTART
	v_cvt_f32_f16 v94, v86
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[94:95], v[116:117], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[94:95], v[114:115], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v94, a16
	v_lshlrev_b16_e32 v94, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v96, v94
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[96:97], v[116:117], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[96:97], v[114:115], v[190:191] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v96, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v126, v96
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[126:127], v[116:117], v[198:199] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x407c
	v_pk_fma_f32 v[114:115], v[126:127], v[114:115], v[192:193] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[126:127], off, s0
	s_movk_i32 s0, 0x406c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v116, 0, v116
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v126
	scratch_load_dwordx2 v[126:127], off, s0
	s_movk_i32 s0, 0x4064
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v126
	scratch_load_dwordx2 v[126:127], off, s0
	s_movk_i32 s0, 0x3a3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v126, 0, v126
	ds_read_u8 v116, v116 offset:16384
	ds_read_u8 v117, v117 offset:16384
	ds_read_u8 v136, v126 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v116, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v126, v116
	;;#ASMEND
	ds_read_u8 v116, v129 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v117, 8, v117
	;;#ASMSTART
	v_cvt_f32_f16 v127, v117
	;;#ASMEND
	v_lshlrev_b32_e32 v117, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v129, v117
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v116, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v128, v116
	;;#ASMEND
	v_lshlrev_b32_sdwa v116, v220, v234 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v130, v116
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[130:131], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v106, 16, v238
	v_lshlrev_b16_e32 v106, 8, v106
	;;#ASMSTART
	v_cvt_f32_f16 v106, v106
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[106:107], v[126:127], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v90, v220, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v90, v90
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[106:107], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[90:91], v[128:129], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[90:91], v[126:127], v[92:93] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v90, 16, v230
	v_lshlrev_b16_e32 v90, 8, v90
	;;#ASMSTART
	v_cvt_f32_f16 v90, v90
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[90:91], v[126:127], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v74, v220, v252 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[90:91], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[74:75], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[74:75], v[126:127], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v74, 16, v226
	v_lshlrev_b16_e32 v74, 8, v74
	v_pk_fma_f32 v[116:117], v[130:131], v[128:129], v[202:203] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v74, v74
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[74:75], v[126:127], v[60:61] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v60, v220, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_mov_b64_e32 v[202:203], v[144:145]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_mov_b64_e32 v[200:201], v[142:143]
	v_pk_fma_f32 v[92:93], v[74:75], v[128:129], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[60:61], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[60:61], v[126:127], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v60, 16, v200
	v_lshlrev_b16_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[60:61], v[126:127], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v56, v220, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[60:61], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[56:57], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[56:57], v[126:127], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v56, 16, v186
	v_lshlrev_b16_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[56:57], v[126:127], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v12, v220, v182 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[56:57], v[128:129], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[12:13], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[12:13], v[126:127], v[14:15] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a17
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[12:13], v[128:129], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[12:13], v[126:127], v[16:17] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x3a2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v14, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[14:15], v[128:129], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a18
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v16, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[16:17], v[128:129], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[16:17], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v131
	;;#ASMSTART
	v_cvt_f32_f16 v18, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[18:19], v[128:129], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[18:19], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a19
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v24, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[24:25], v[128:129], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[24:25], v[126:127], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x3a34
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x3a44
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v24, 0, v24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v26
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x3a4c
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3a54
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v26, 0, v26
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v27, 0, v54
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3a5c
	scratch_load_dwordx2 v[68:69], off, s0
	s_movk_i32 s0, 0x3a24
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v55, 0, v68
	scratch_load_dwordx2 v[68:69], off, s0
	s_movk_i32 s0, 0x3a1c
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x4034
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v68, 0, v68
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v130
	ds_read_u8 v24, v24
	ds_read_u8 v25, v25
	ds_read_u8 v26, v26
	ds_read_u8 v27, v27
	ds_read_u8 v54, v54
	ds_read_u8 v55, v55
	ds_read_u8 v146, v68
	ds_read_u8 v147, v69
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[48:49], v[24:25], v[128:129], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[24:25], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a20
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[24:25], v[128:129], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[24:25], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[24:25], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[24:25], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a21
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[24:25], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[24:25], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v24, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[24:25], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[24:25], v[126:127], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a22
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[24:25], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[24:25], v[126:127], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v24, 8, v27
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[24:25], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[24:25], v[126:127], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a23
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[24:25], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[24:25], v[126:127], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v24, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[24:25], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[24:25], v[126:127], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a197
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[24:25], v[128:129], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[24:25], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v24, 8, v55
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[24:25], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[24:25], v[126:127], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a196
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[24:25], v[128:129], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[24:25], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[24:25], v[126:127], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a195
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[20:21], v[128:129], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[20:21], v[126:127], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[20:21], v[128:129], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[20:21], v[126:127], v[28:29] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v20, 16, v206
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[20:21], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x403c
	v_pk_fma_f32 v[172:173], v[20:21], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x4044
	v_pk_fma_f32 v[34:35], v[24:25], v[128:129], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x402c
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x39dc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v20, 0, v20
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v22
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v180, v21 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v176, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v178, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v234
	v_lshlrev_b32_e32 v1, 8, v1
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v177, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v179, v1
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[0:1], v[178:179], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[0:1], v[176:177], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v238
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[0:1], v[178:179], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[0:1], v[176:177], v[112:113] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v248
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[0:1], v[178:179], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[0:1], v[176:177], v[106:107] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v230
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[0:1], v[178:179], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[0:1], v[176:177], v[108:109] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v252
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[0:1], v[178:179], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[0:1], v[176:177], v[90:91] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v226
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[0:1], v[178:179], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[0:1], v[176:177], v[92:93] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v210
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[0:1], v[178:179], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[0:1], v[176:177], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v200
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[0:1], v[178:179], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[176:177], v[76:77] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v242
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[0:1], v[178:179], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[0:1], v[176:177], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v186
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[0:1], v[178:179], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[0:1], v[176:177], v[62:63] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v182
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[0:1], v[178:179], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[176:177], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a24
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[0:1], v[178:179], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[0:1], v[176:177], v[58:59] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x39e4
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x39ec
	v_mov_b32_e32 v191, v201
	v_mov_b32_e32 v192, v202
	v_mov_b32_e32 v193, v203
	v_mov_b32_e32 v195, v211
	v_mov_b32_e32 v196, v212
	v_mov_b32_e32 v197, v213
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v32
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x39f4
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x39fc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3a04
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x3a0c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v56
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x3a14
	scratch_load_dwordx2 v[58:59], off, s0
	v_add_u32_e32 v0, 0, v0
	s_movk_i32 s0, 0x401c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v56
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v58
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	ds_read_u8 v32, v32
	ds_read_u8 v33, v33
	ds_read_u8 v38, v38
	ds_read_u8 v39, v39
	ds_read_u8 v56, v56
	ds_read_u8 v57, v57
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[112:113], v[0:1], v[178:179], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[0:1], v[176:177], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a193
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[0:1], v[178:179], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[0:1], v[176:177], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[0:1], v[178:179], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[176:177], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a192
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[178:179], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[0:1], v[176:177], v[8:9] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[178:179], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[0:1], v[176:177], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a191
	v_lshlrev_b16_e32 v0, 8, v0
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x4024
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[0:1], v[176:177], v[50:51] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[50:51], off, s0
	v_pk_fma_f32 v[118:119], v[0:1], v[178:179], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[178:179], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[0:1], v[176:177], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a25
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[0:1], v[178:179], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[0:1], v[176:177], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[0:1], v[178:179], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[0:1], v[176:177], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a189
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[0:1], v[178:179], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[0:1], v[176:177], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[0:1], v[178:179], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[0:1], v[176:177], v[144:145] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a188
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[0:1], v[178:179], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[0:1], v[176:177], v[148:149] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[0:1], v[178:179], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[0:1], v[176:177], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a187
	v_lshlrev_b16_e32 v0, 8, v0
	s_movk_i32 s0, 0x4014
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[0:1], v[178:179], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[0:1], v[176:177], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[178:179], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[176:177], v[158:159] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a26
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[0:1], v[176:177], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[178:179], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v146
	v_accvgpr_read_b32 v4, a181
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[176:177], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v4
	v_lshrrev_b32_e32 v34, 24, v206
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[176:177], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v36, v34
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[2:3], v[178:179], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[6:7], v[178:179], v[166:167] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[10:11], v[178:179], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[36:37], v[176:177], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[36:37], v[178:179], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[10:11], v[176:177], v[168:169] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v175, v231
	v_mov_b32_e32 v171, v227
	v_mov_b32_e32 v167, v195
	v_mov_b32_e32 v163, v191
	v_mov_b32_e32 v159, v243
	v_mov_b32_e32 v155, v187
	v_mov_b32_e32 v151, v183
	v_mov_b32_e32 v164, v192
	v_mov_b32_e32 v165, v193
	v_mov_b32_e32 v168, v196
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	v_mov_b32_e32 v169, v197
	v_mov_b32_e32 v152, v184
	v_mov_b32_e32 v153, v185
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x400c
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x39ac
	v_mov_b32_e32 v172, v228
	v_mov_b32_e32 v173, v229
	v_mov_b32_e32 v160, v244
	v_mov_b32_e32 v161, v245
	v_mov_b32_e32 v176, v232
	v_mov_b32_e32 v177, v233
	v_mov_b32_e32 v157, v189
	v_mov_b32_e32 v156, v188
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v50
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v56
	ds_read_u8 v48, v48 offset:16384
	ds_read_u8 v49, v49 offset:16384
	ds_read_u8 v144, v51 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v224, v48
	;;#ASMEND
	ds_read_u8 v48, v50 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v49, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v225, v49
	;;#ASMEND
	v_lshlrev_b32_e32 v49, 8, v180
	v_mov_b32_e32 v179, v235
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v138, v48
	;;#ASMEND
	v_lshlrev_b32_e32 v48, 8, v179
	;;#ASMSTART
	v_cvt_f32_f16 v50, v48
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[50:51], v[224:225], v[20:21] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v20, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v139, v49
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[50:51], v[138:139], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[20:21], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[20:21], v[224:225], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[20:21], v[138:139], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[20:21], v[224:225], v[26:27] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v20, 8, v175
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[20:21], v[138:139], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[20:21], v[224:225], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v253
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[20:21], v[138:139], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[20:21], v[224:225], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v20, 8, v171
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[20:21], v[138:139], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[20:21], v[224:225], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v167
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[20:21], v[138:139], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[20:21], v[224:225], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v20, 8, v163
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[20:21], v[138:139], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[20:21], v[224:225], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v159
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[20:21], v[138:139], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[20:21], v[224:225], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v20, 8, v155
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[20:21], v[138:139], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[20:21], v[224:225], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v151
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[20:21], v[138:139], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[20:21], v[224:225], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a180
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[20:21], v[138:139], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[20:21], v[224:225], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x39b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x39bc
	v_mov_b32_e32 v180, v236
	v_mov_b32_e32 v181, v237
	v_mov_b32_e32 v189, v181
	v_mov_b32_e32 v188, v180
	v_mov_b32_e32 v187, v179
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v20, 0, v20
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x39c4
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x39cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v22, 0, v22
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v24
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x39d4
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x39a4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v24, 0, v24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v26
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x3994
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v26, 0, v26
	ds_read_u8 v20, v20
	ds_read_u8 v21, v21
	ds_read_u8 v22, v22
	ds_read_u8 v23, v23
	ds_read_u8 v24, v24
	ds_read_u8 v28, v25
	ds_read_u8 v89, v26
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x399c
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[194:195], v[20:21], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[20:21], v[224:225], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a179
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[20:21], v[224:225], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v21
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[16:17], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[16:17], v[224:225], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a27
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[210:211], v[16:17], v[138:139], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[234:235], v[16:17], v[224:225], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[16:17], v[138:139], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[16:17], v[224:225], v[116:117] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a177
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[228:229], v[16:17], v[138:139], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[242:243], v[16:17], v[224:225], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v16, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[16:17], v[138:139], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[244:245], v[16:17], v[224:225], v[120:121] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a176
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[232:233], v[16:17], v[138:139], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[246:247], v[16:17], v[224:225], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[138:139], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[18:19], v[224:225], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a175
	v_pk_fma_f32 v[196:197], v[20:21], v[138:139], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[138:139], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[20:21], v[224:225], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v20, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[22:23], v[224:225], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[22:23], v[138:139], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a28
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v30, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[30:31], v[138:139], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[224:225], v[132:133] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v203, v157
	v_mov_b32_e32 v202, v156
	v_mov_b32_e32 v201, v155
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v88, 0, v90
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x398c
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x3984
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v90, 0, v90
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v91, 0, v96
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x397c
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x3974
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v96
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x396c
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x395c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v98, 0, v98
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v100
	ds_read_u8 v88, v88
	ds_read_u8 v145, v91
	ds_read_u8 v146, v96
	ds_read_u8 v147, v97
	ds_read_u8 v90, v90
	ds_read_u8 v148, v98
	ds_read_u8 v149, v99
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v88, 8, v88
	;;#ASMSTART
	v_cvt_f32_f16 v88, v88
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[88:89], v[224:225], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a29
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[12:13], v[138:139], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[12:13], v[224:225], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v12, 8, v90
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[12:13], v[138:139], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[12:13], v[224:225], v[58:59] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a167
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[12:13], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[12:13], v[224:225], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x3fec
	v_pk_fma_f32 v[42:43], v[88:89], v[138:139], v[42:43] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v97, v163
	v_mov_b32_e32 v98, v164
	v_mov_b32_e32 v99, v165
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[12:13], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a166
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[214:215], v[0:1], v[138:139], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[0:1], v[224:225], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v89
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[0:1], v[138:139], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[0:1], v[224:225], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[12:13], v[224:225], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[222:223], v[0:1], v[138:139], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[0:1], v[224:225], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3ffc
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4004
	v_mov_b32_e32 v59, v175
	v_mov_b32_e32 v60, v176
	v_mov_b32_e32 v61, v177
	v_mov_b32_e32 v63, v171
	v_mov_b32_e32 v64, v172
	v_mov_b32_e32 v65, v173
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3ff4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3944
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v150, v3 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v2
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v179
	;;#ASMSTART
	v_cvt_f32_f16 v139, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v141, v1
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[140:141], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[0:1], v[138:139], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v239 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[104:105], v[0:1], v[140:141], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[0:1], v[138:139], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v249
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[0:1], v[140:141], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[138:139], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v175 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[174:175], v[0:1], v[140:141], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[0:1], v[138:139], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v253
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[0:1], v[140:141], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[0:1], v[138:139], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v171 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_mov_b32_e32 v53, v151
	v_pk_fma_f32 v[170:171], v[0:1], v[140:141], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[138:139], v[68:69] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v167
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[0:1], v[140:141], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[0:1], v[138:139], v[32:33] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v163 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_mov_b32_e32 v54, v152
	v_pk_fma_f32 v[84:85], v[0:1], v[140:141], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[0:1], v[138:139], v[10:11] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v159
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[0:1], v[140:141], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[0:1], v[138:139], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v155 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_mov_b32_e32 v87, v159
	v_pk_fma_f32 v[80:81], v[0:1], v[140:141], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[0:1], v[138:139], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v151
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_mov_b32_e32 v88, v160
	v_mov_b32_e32 v89, v161
	v_pk_fma_f32 v[82:83], v[0:1], v[140:141], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[0:1], v[138:139], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a165
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[0:1], v[140:141], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[0:1], v[138:139], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3934
	scratch_load_dwordx2 v[32:33], off, s0
	s_movk_i32 s0, 0x393c
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x394c
	v_mov_b32_e32 v55, v153
	v_mov_b32_e32 v69, v167
	v_mov_b32_e32 v70, v168
	v_mov_b32_e32 v71, v169
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3954
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3914
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[0:1], v[140:141], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[0:1], v[138:139], v[194:195] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a30
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[0:1], v[140:141], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[0:1], v[138:139], v[196:197] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[0:1], v[140:141], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[0:1], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a31
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[0:1], v[140:141], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[0:1], v[138:139], v[210:211] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[140:141], v[236:237] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[2:3], v[138:139], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a32
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[140:141], v[242:243] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[138:139], v[228:229] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[140:141], v[244:245] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[6:7], v[138:139], v[230:231] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a33
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v14, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[14:15], v[140:141], v[246:247] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[138:139], v[232:233] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[236:237], v[64:65]
	v_mov_b64_e32 v[234:235], v[70:71]
	v_mov_b64_e32 v[232:233], v[98:99]
	v_mov_b64_e32 v[230:231], v[88:89]
	v_mov_b64_e32 v[228:229], v[202:203]
	v_mov_b64_e32 v[226:227], v[54:55]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v36
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3904
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x38fc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v36
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x3fdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v38, 0, v38
	ds_read_u8 v144, v36
	ds_read_u8 v32, v32
	ds_read_u8 v36, v33
	ds_read_u8 v40, v34
	ds_read_u8 v48, v35
	ds_read_u8 v146, v37
	ds_read_u8 v147, v38
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v34, v32
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[34:35], v[138:139], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a34
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[34:35], v[140:141], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[16:17], v[140:141], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[16:17], v[138:139], v[18:19] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[16:17], v[140:141], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[16:17], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a109
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[16:17], v[140:141], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[16:17], v[138:139], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v16, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[16:17], v[140:141], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[16:17], v[138:139], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a108
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[16:17], v[140:141], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[16:17], v[138:139], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[16:17], v[140:141], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[16:17], v[138:139], v[46:47] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a107
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[16:17], v[138:139], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[16:17], v[140:141], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[16:17], v[138:139], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[16:17], v[140:141], v[212:213] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a35
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[16:17], v[138:139], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[16:17], v[140:141], v[216:217] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[16:17], v[138:139], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[16:17], v[140:141], v[142:143] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v207 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[46:47], v[16:17], v[138:139], v[222:223] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[16:17], v[140:141], v[224:225] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x3fe4
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x3fd4
	v_mov_b64_e32 v[222:223], v[208:209]
	v_mov_b64_e32 v[224:225], v[188:189]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x3fcc
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x38d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v18, 0, v18
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v16, v16 offset:16384
	ds_read_u8 v17, v17 offset:16384
	ds_read_u8 v131, v19 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v126, v16
	;;#ASMEND
	ds_read_u8 v16, v18 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v17, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v127, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v150
	;;#ASMSTART
	v_cvt_f32_f16 v129, v17
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v128, v16
	;;#ASMEND
	v_lshlrev_b32_sdwa v16, v220, v187 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[16:17], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[16:17], v[126:127], v[114:115] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v239
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[16:17], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[16:17], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[16:17], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[16:17], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v59
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[16:17], v[128:129], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[16:17], v[126:127], v[174:175] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v253 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[16:17], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[16:17], v[126:127], v[176:177] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v63
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[214:215], v[16:17], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[16:17], v[126:127], v[170:171] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v69 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[16:17], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[16:17], v[126:127], v[90:91] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v97
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[16:17], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[16:17], v[126:127], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v87 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[16:17], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[16:17], v[126:127], v[164:165] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v201
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[16:17], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[16:17], v[126:127], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[16:17], v[128:129], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[16:17], v[126:127], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a36
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[16:17], v[128:129], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[16:17], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x38c4
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x38cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	ds_read_u8 v16, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v132
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x38dc
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x38e4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[128:129], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[18:19], v[126:127], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a91
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[128:129], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[20:21], v[126:127], v[194:195] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[128:129], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[22:23], v[126:127], v[196:197] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a90
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v30, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[30:31], v[128:129], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[126:127], v[198:199] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v132, 0, v132
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x38ec
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x38f4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x3624
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x35ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v136
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x3fac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v138, 0, v138
	ds_read_u8 v130, v130
	ds_read_u8 v132, v132
	ds_read_u8 v133, v133
	ds_read_u8 v139, v134
	ds_read_u8 v142, v135
	ds_read_u8 v144, v136
	ds_read_u8 v178, v137
	ds_read_u8 v179, v138
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v130, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[130:131], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[130:131], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v130, a89
	v_lshlrev_b16_e32 v130, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[130:131], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[130:131], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v130, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[130:131], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[130:131], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v130, a37
	v_lshlrev_b16_e32 v130, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[130:131], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[130:131], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v130, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v130, v130
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[130:131], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a81
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[66:67], v[128:129], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[66:67], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v66, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[66:67], v[128:129], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[66:67], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a80
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[66:67], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[66:67], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v66, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[66:67], v[128:129], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[66:67], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v66, a79
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[66:67], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v42, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[42:43], v[128:129], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[42:43], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a38
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[42:43], v[128:129], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[42:43], v[126:127], v[156:157] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v42, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[42:43], v[128:129], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[42:43], v[126:127], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a238
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[42:43], v[128:129], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[42:43], v[126:127], v[216:217] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v42, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[42:43], v[128:129], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[42:43], v[126:127], v[180:181] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 16, v207
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[42:43], v[128:129], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[42:43], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x3fbc
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x3fc4
	v_pk_fma_f32 v[76:77], v[66:67], v[128:129], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[130:131], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v42, 0, v42
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v44
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x3fb4
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x334c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v44, 0, v44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v46
	ds_read_u8 v42, v42 offset:16384
	ds_read_u8 v43, v43 offset:16384
	ds_read_u8 v44, v44 offset:16384
	ds_read_u8 v146, v45 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v174, v42
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v42, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v176, v42
	;;#ASMEND
	v_and_b32_e32 v42, 0xff000000, v187
	v_lshlrev_b32_e32 v43, 8, v43
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v175, v43
	;;#ASMEND
	v_lshlrev_b32_e32 v43, 8, v131
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v177, v43
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[42:43], v[176:177], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[42:43], v[174:175], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 24, v239
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[42:43], v[176:177], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[42:43], v[174:175], v[114:115] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff000000, v249
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[42:43], v[176:177], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[42:43], v[174:175], v[104:105] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 24, v59
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[42:43], v[176:177], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[42:43], v[174:175], v[106:107] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff000000, v253
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[42:43], v[176:177], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[42:43], v[174:175], v[212:213] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 24, v63
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[42:43], v[176:177], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[42:43], v[174:175], v[214:215] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff000000, v69
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[42:43], v[176:177], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[42:43], v[174:175], v[184:185] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 24, v97
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[42:43], v[176:177], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[42:43], v[174:175], v[90:91] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff000000, v87
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[42:43], v[176:177], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[42:43], v[174:175], v[84:85] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v42, 24, v201
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[42:43], v[176:177], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[42:43], v[174:175], v[150:151] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff000000, v53
	v_lshrrev_b32_e32 v42, 16, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[42:43], v[176:177], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[42:43], v[174:175], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v42, a39
	v_lshlrev_b16_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[42:43], v[176:177], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[42:43], v[174:175], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x3354
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x3364
	v_mov_b64_e32 v[238:239], v[60:61]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v44
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x336c
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x3384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v44, 0, v44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v46
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x3394
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x33bc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v46, 0, v46
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v80
	scratch_load_dwordx2 v[80:81], off, s0
	s_movk_i32 s0, 0x33d4
	scratch_load_dwordx2 v[82:83], off, s0
	v_add_u32_e32 v42, 0, v42
	s_movk_i32 s0, 0x3f9c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v80, 0, v80
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v82
	ds_read_u8 v42, v42
	ds_read_u8 v43, v43
	ds_read_u8 v44, v44
	ds_read_u8 v45, v45
	ds_read_u8 v46, v46
	ds_read_u8 v47, v47
	ds_read_u8 v80, v80
	ds_read_u8 v81, v81
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[118:119], v[42:43], v[174:175], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a40
	v_lshlrev_b16_e32 v16, 8, v16
	v_pk_fma_f32 v[24:25], v[42:43], v[176:177], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v42, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[42:43], v[176:177], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[42:43], v[174:175], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v18, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v26, v18
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[26:27], v[174:175], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a41
	v_pk_fma_f32 v[18:19], v[26:27], v[176:177], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v26, v20
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[26:27], v[174:175], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v22, 8, v44
	v_pk_fma_f32 v[20:21], v[26:27], v[176:177], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v26, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[26:27], v[176:177], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a159
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[26:27], v[174:175], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[0:1], v[176:177], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[0:1], v[174:175], v[10:11] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[0:1], v[176:177], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[0:1], v[174:175], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a158
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[0:1], v[176:177], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[0:1], v[174:175], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[0:1], v[176:177], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[0:1], v[174:175], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a157
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[176:177], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[0:1], v[174:175], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v47
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[176:177], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[0:1], v[174:175], v[140:141] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a42
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[176:177], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[0:1], v[174:175], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v80
	scratch_load_dwordx2 v[72:73], off, s0
	s_movk_i32 s0, 0x3fa4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[174:175], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	v_pk_fma_f32 v[12:13], v[0:1], v[176:177], v[40:41] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a171
	s_movk_i32 s0, 0x3f94
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[0:1], v[174:175], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[0:1], v[176:177], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[0:1], v[176:177], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[174:175], v[78:79] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a170
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[176:177], v[152:153] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v34, 24, v207
	v_pk_fma_f32 v[38:39], v[0:1], v[174:175], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v178
	v_lshlrev_b32_e32 v8, 8, v179
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[174:175], v[156:157] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a169
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[174:175], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[6:7], v[176:177], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[174:175], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[10:11], v[176:177], v[168:169] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v36, v34
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[36:37], v[174:175], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[36:37], v[176:177], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[2:3], v[176:177], v[158:159] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v72, 0, v72
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v73, 0, v74
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x3f6c
	scratch_load_dwordx2 v[76:77], off, s0
	s_movk_i32 s0, 0x3274
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v74, 0, v74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v76
	ds_read_u8 v72, v72 offset:16384
	ds_read_u8 v73, v73 offset:16384
	ds_read_u8 v142, v75 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v134, v72
	;;#ASMEND
	ds_read_u8 v72, v74 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v73, 8, v73
	;;#ASMSTART
	v_cvt_f32_f16 v135, v73
	;;#ASMEND
	v_lshlrev_b32_e32 v73, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v137, v73
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v72, 8, v72
	;;#ASMSTART
	v_cvt_f32_f16 v136, v72
	;;#ASMEND
	v_lshlrev_b32_e32 v72, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v72, v72
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[72:73], v[136:137], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[72:73], v[134:135], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v48, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v74, v48
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[74:75], v[136:137], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[74:75], v[134:135], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v50, 8, v250
	;;#ASMSTART
	v_cvt_f32_f16 v56, v50
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[56:57], v[136:137], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[56:57], v[134:135], v[182:183] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v56, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v60, v56
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[60:61], v[136:137], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[60:61], v[134:135], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v58, 8, v254
	;;#ASMSTART
	v_cvt_f32_f16 v60, v58
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[60:61], v[136:137], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[60:61], v[134:135], v[194:195] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v60, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v62, v60
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[62:63], v[136:137], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[62:63], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v62, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v64, v62
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[64:65], v[136:137], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[64:65], v[134:135], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v64, 8, v232
	;;#ASMSTART
	v_cvt_f32_f16 v66, v64
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[66:67], v[136:137], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[66:67], v[134:135], v[184:185] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v66, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v68, v66
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[68:69], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[68:69], v[134:135], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v68, 8, v228
	;;#ASMSTART
	v_cvt_f32_f16 v70, v68
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[70:71], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[70:71], v[134:135], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v70, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v84, v70
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[134:135], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a43
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v96, v84
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[96:97], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[96:97], v[134:135], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x327c
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x3284
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v96
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x328c
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x3294
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v98, 0, v98
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v100
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x329c
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x3264
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v100, 0, v100
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v101, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x3244
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v102
	ds_read_u8 v96, v96
	ds_read_u8 v97, v97
	ds_read_u8 v98, v98
	ds_read_u8 v99, v99
	ds_read_u8 v108, v100
	ds_read_u8 v109, v101
	ds_read_u8 v143, v102
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v96, 8, v96
	;;#ASMSTART
	v_cvt_f32_f16 v96, v96
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[206:207], v[96:97], v[134:135], v[24:25] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a119
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[24:25], v[134:135], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v97
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[16:17], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[16:17], v[134:135], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a118
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[16:17], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[16:17], v[134:135], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v98
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[16:17], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[16:17], v[134:135], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a117
	v_lshlrev_b16_e32 v16, 8, v16
	v_pk_fma_f32 v[100:101], v[96:97], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	scratch_load_dwordx2 v[96:97], off, s0
	s_movk_i32 s0, 0x3254
	v_pk_fma_f32 v[128:129], v[16:17], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[16:17], v[134:135], v[26:27] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v16, 8, v99
	scratch_load_dwordx2 v[98:99], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[16:17], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[16:17], v[134:135], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a44
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[16:17], v[136:137], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[16:17], v[134:135], v[30:31] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[24:25], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[18:19], v[136:137], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[18:19], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a143
	s_movk_i32 s0, 0x322c
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[136:137], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[20:21], v[134:135], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v20, 8, v109
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[136:137], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[22:23], v[134:135], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a142
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v30, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[30:31], v[136:137], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[134:135], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v96
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x321c
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x3204
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v98, 0, v98
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x31bc
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x31b4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v110
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x319c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v110, 0, v110
	ds_read_u8 v96, v96
	ds_read_u8 v144, v98
	ds_read_u8 v145, v99
	ds_read_u8 v146, v108
	ds_read_u8 v112, v97
	ds_read_u8 v147, v109
	ds_read_u8 v148, v110
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v96, 8, v96
	;;#ASMSTART
	v_cvt_f32_f16 v98, v96
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[98:99], v[134:135], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a141
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[98:99], v[136:137], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[12:13], v[136:137], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[12:13], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v12, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[12:13], v[136:137], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[12:13], v[134:135], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a45
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[12:13], v[136:137], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[12:13], v[134:135], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x3f54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[12:13], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a46
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[0:1], v[136:137], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[0:1], v[134:135], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[0:1], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[0:1], v[134:135], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[0:1], v[136:137], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[0:1], v[134:135], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3f5c
	v_pk_fma_f32 v[192:193], v[12:13], v[134:135], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3f64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3f4c
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3194
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v143, v3 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v2
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v136, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v188
	;;#ASMSTART
	v_cvt_f32_f16 v135, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v137, v1
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[0:1], v[134:135], v[52:53] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[74:75], v[0:1], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[0:1], v[134:135], v[48:49] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v250
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[136:137], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[0:1], v[134:135], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[54:55], v[0:1], v[136:137], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[0:1], v[134:135], v[56:57] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v254
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[0:1], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[0:1], v[134:135], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[38:39], v[0:1], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[0:1], v[134:135], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v234
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[0:1], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[0:1], v[134:135], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[0:1], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[0:1], v[134:135], v[64:65] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[0:1], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[32:33], v[0:1], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[0:1], v[134:135], v[68:69] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v226
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[0:1], v[136:137], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[0:1], v[134:135], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a47
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[0:1], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[134:135], v[84:85] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3184
	scratch_load_dwordx2 v[42:43], off, s0
	s_movk_i32 s0, 0x318c
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x332c
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v44
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x3334
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x3174
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[0:1], v[136:137], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[0:1], v[134:135], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a48
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[0:1], v[136:137], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[0:1], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[0:1], v[136:137], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[0:1], v[134:135], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a49
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[0:1], v[136:137], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[0:1], v[134:135], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[136:137], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[2:3], v[134:135], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a113
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_add_u32_e32 v42, 0, v42
	v_pk_fma_f32 v[2:3], v[4:5], v[136:137], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[134:135], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[6:7], v[134:135], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[6:7], v[136:137], v[218:219] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a112
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v14, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[14:15], v[136:137], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[134:135], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v44, 0, v44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v46
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x315c
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x3154
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v46, 0, v46
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x3f3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v48, 0, v48
	ds_read_u8 v130, v46
	ds_read_u8 v42, v42
	ds_read_u8 v46, v43
	ds_read_u8 v49, v44
	ds_read_u8 v52, v45
	ds_read_u8 v146, v47
	ds_read_u8 v180, v48
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v42, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v44, v42
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[44:45], v[134:135], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a111
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[16:17], v[136:137], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[16:17], v[134:135], v[18:19] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[44:45], v[136:137], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[16:17], v[136:137], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[16:17], v[134:135], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a50
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[16:17], v[136:137], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[16:17], v[134:135], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v16, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[16:17], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[16:17], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a77
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[16:17], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[16:17], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v52
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[16:17], v[136:137], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[16:17], v[134:135], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a76
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[16:17], v[134:135], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[16:17], v[136:137], v[182:183] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[16:17], v[134:135], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[16:17], v[136:137], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a75
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[16:17], v[134:135], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[16:17], v[136:137], v[196:197] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[16:17], v[134:135], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[16:17], v[136:137], v[200:201] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v16, v220, v222 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[58:59], v[16:17], v[134:135], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[16:17], v[136:137], v[204:205] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x3f44
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x3f2c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x3f34
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x311c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v18, 0, v18
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v20
	ds_read_u8 v16, v16 offset:16384
	ds_read_u8 v17, v17 offset:16384
	ds_read_u8 v147, v19 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v126, v16
	;;#ASMEND
	ds_read_u8 v16, v18 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v17, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v127, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v129, v17
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v128, v16
	;;#ASMEND
	v_lshlrev_b32_sdwa v16, v220, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[16:17], v[128:129], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[16:17], v[126:127], v[114:115] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v240
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[16:17], v[128:129], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[16:17], v[126:127], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v250 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[16:17], v[128:129], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[16:17], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v238
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[16:17], v[128:129], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[16:17], v[126:127], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v254 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[16:17], v[128:129], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[16:17], v[126:127], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v236
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[16:17], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[16:17], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v234 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[16:17], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[16:17], v[126:127], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v232
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[16:17], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[16:17], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[16:17], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[16:17], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v228
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[16:17], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[16:17], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v16, v220, v226 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[16:17], v[128:129], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[16:17], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a51
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[16:17], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[16:17], v[126:127], v[62:63] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x310c
	scratch_load_dwordx2 v[62:63], off, s0
	s_movk_i32 s0, 0x3114
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	ds_read_u8 v16, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v62, 0, v62
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[18:19], v[126:127], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[64:65], off, s0
	s_movk_i32 s0, 0x3124
	v_pk_fma_f32 v[16:17], v[18:19], v[128:129], v[124:125] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a95
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[20:21], v[126:127], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[20:21], v[128:129], v[138:139] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[22:23], v[126:127], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[22:23], v[128:129], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a94
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v32, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[32:33], v[128:129], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[32:33], v[126:127], v[70:71] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v63, 0, v64
	scratch_load_dwordx2 v[64:65], off, s0
	s_movk_i32 s0, 0x312c
	scratch_load_dwordx2 v[66:67], off, s0
	s_movk_i32 s0, 0x3134
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v64, 0, v64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v65, 0, v66
	scratch_load_dwordx2 v[66:67], off, s0
	s_movk_i32 s0, 0x313c
	scratch_load_dwordx2 v[68:69], off, s0
	s_movk_i32 s0, 0x30fc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v66, 0, v66
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v67, 0, v68
	scratch_load_dwordx2 v[68:69], off, s0
	s_movk_i32 s0, 0x30f4
	scratch_load_dwordx2 v[70:71], off, s0
	s_movk_i32 s0, 0x3edc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v68, 0, v68
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v70
	ds_read_u8 v62, v62
	ds_read_u8 v63, v63
	ds_read_u8 v64, v64
	ds_read_u8 v65, v65
	ds_read_u8 v66, v66
	ds_read_u8 v67, v67
	ds_read_u8 v208, v68
	ds_read_u8 v209, v69
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v62, 8, v62
	;;#ASMSTART
	v_cvt_f32_f16 v62, v62
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[122:123], v[62:63], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a93
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[8:9], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[8:9], v[126:127], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v63
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[8:9], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a52
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[4:5], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[4:5], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v4, 8, v64
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[4:5], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[4:5], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a207
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[4:5], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[4:5], v[126:127], v[26:27] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v4, 8, v65
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[4:5], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[4:5], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a205
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[4:5], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[4:5], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v4, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[4:5], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[4:5], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a203
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[4:5], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[4:5], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v4, 8, v67
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[4:5], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[4:5], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a201
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[4:5], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[4:5], v[126:127], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[4:5], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[4:5], v[126:127], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a199
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[4:5], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[4:5], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v180
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[4:5], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[4:5], v[126:127], v[98:99] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v222
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[62:63], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[8:9], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[4:5], v[128:129], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[4:5], v[126:127], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3ee4
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x3eec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x3ed4
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x3094
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v5, v5 offset:16384
	ds_read_u8 v6, v6 offset:16384
	ds_read_u8 v146, v7 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v188, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v6
	v_lshlrev_b32_e32 v5, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v206, v4
	;;#ASMEND
	v_and_b32_e32 v4, 0xff000000, v224
	;;#ASMSTART
	v_cvt_f32_f16 v189, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v147
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v207, v5
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[206:207], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[6:7], v[188:189], v[158:159] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 24, v240
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v10, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[10:11], v[206:207], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[10:11], v[188:189], v[162:163] op_sel_hi:[0,1,1]
	v_and_b32_e32 v10, 0xff000000, v250
	v_lshrrev_b32_e32 v10, 16, v10
	;;#ASMSTART
	v_cvt_f32_f16 v14, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[14:15], v[206:207], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[14:15], v[188:189], v[114:115] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v14, 24, v238
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v44, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[44:45], v[206:207], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[44:45], v[188:189], v[116:117] op_sel_hi:[0,1,1]
	v_and_b32_e32 v44, 0xff000000, v254
	v_lshrrev_b32_e32 v44, 16, v44
	;;#ASMSTART
	v_cvt_f32_f16 v48, v44
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[48:49], v[206:207], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[48:49], v[188:189], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v48, 24, v236
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v52, v48
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[52:53], v[206:207], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[52:53], v[188:189], v[78:79] op_sel_hi:[0,1,1]
	v_and_b32_e32 v52, 0xff000000, v234
	v_lshrrev_b32_e32 v52, 16, v52
	;;#ASMSTART
	v_cvt_f32_f16 v60, v52
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[60:61], v[206:207], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[60:61], v[188:189], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v54, 24, v232
	v_lshlrev_b16_e32 v54, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[54:55], v[206:207], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[54:55], v[188:189], v[56:57] op_sel_hi:[0,1,1]
	v_and_b32_e32 v54, 0xff000000, v230
	v_lshrrev_b32_e32 v54, 16, v54
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[54:55], v[188:189], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v38, 24, v228
	v_lshlrev_b16_e32 v38, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[38:39], v[206:207], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[38:39], v[188:189], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v38, 0xff000000, v226
	v_lshrrev_b32_e32 v38, 16, v38
	;;#ASMSTART
	v_cvt_f32_f16 v38, v38
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[38:39], v[188:189], v[34:35] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v34, a151
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[34:35], v[206:207], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[34:35], v[188:189], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x309c
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x30a4
	v_pk_fma_f32 v[72:73], v[38:39], v[206:207], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[54:55], v[206:207], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v36
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x30b4
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x30bc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v36
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v38
	scratch_load_dwordx2 v[38:39], off, s0
	s_movk_i32 s0, 0x30c4
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x30cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v38
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v40
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x30dc
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3e84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v40
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v54
	ds_read_u8 v34, v34
	ds_read_u8 v35, v35
	ds_read_u8 v36, v36
	ds_read_u8 v37, v37
	ds_read_u8 v38, v38
	ds_read_u8 v39, v39
	ds_read_u8 v40, v40
	ds_read_u8 v41, v41
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v34, v34
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_pk_fma_f32 v[174:175], v[34:35], v[188:189], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a149
	v_pk_fma_f32 v[84:85], v[34:35], v[206:207], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v24, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[24:25], v[206:207], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[24:25], v[188:189], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v18, 8, v35
	;;#ASMSTART
	v_cvt_f32_f16 v24, v18
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[24:25], v[188:189], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v20, a147
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[20:21], v[206:207], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[20:21], v[188:189], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v20, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[20:21], v[206:207], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a145
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[0:1], v[188:189], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[0:1], v[206:207], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[0:1], v[188:189], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a138
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[0:1], v[206:207], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[0:1], v[188:189], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v38
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[0:1], v[206:207], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[188:189], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a137
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[206:207], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[0:1], v[188:189], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v39
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[20:21], v[188:189], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[206:207], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[0:1], v[188:189], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a135
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[0:1], v[206:207], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[0:1], v[188:189], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[0:1], v[206:207], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[0:1], v[188:189], v[108:109] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a133
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[0:1], v[206:207], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[188:189], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[0:1], v[206:207], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[0:1], v[188:189], v[112:113] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a131
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[188:189], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[0:1], v[206:207], v[160:161] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[24:25], v[206:207], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[0:1], v[188:189], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[0:1], v[206:207], v[168:169] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a129
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[0:1], v[188:189], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[0:1], v[206:207], v[176:177] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[0:1], v[188:189], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[0:1], v[206:207], v[184:185] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v222
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[188:189], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[0:1], v[206:207], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3e8c
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3e7c
	v_mov_b32_e32 v165, v239
	v_mov_b32_e32 v169, v233
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3e74
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3014
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v36
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v128, v35 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v114, v0
	;;#ASMEND
	ds_read_u8 v0, v34 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v115, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v117, v1
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a125
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v34, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[34:35], v[116:117], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[34:35], v[114:115], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x3024
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x302c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v20, 0, v20
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v34
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x3034
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x303c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v36
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x3044
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3054
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v36
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v54
	scratch_load_dwordx2 v[54:55], off, s0
	s_movk_i32 s0, 0x3064
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x2fec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v55, 0, v56
	ds_read_u8 v20, v20
	ds_read_u8 v56, v21
	ds_read_u8 v129, v34
	ds_read_u8 v130, v35
	ds_read_u8 v131, v36
	ds_read_u8 v132, v37
	ds_read_u8 v133, v54
	ds_read_u8 v134, v55
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v34, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[34:35], v[116:117], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v22, a123
	v_pk_fma_f32 v[34:35], v[34:35], v[114:115], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v24, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[24:25], v[116:117], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[24:25], v[114:115], v[30:31] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v24, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[24:25], v[116:117], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[24:25], v[114:115], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[24:25], v[116:117], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[24:25], v[114:115], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[24:25], v[114:115], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[24:25], v[116:117], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[4:5], v[116:117], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[4:5], v[114:115], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v251
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[4:5], v[116:117], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[114:115], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[116:117], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[4:5], v[114:115], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v255
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[4:5], v[116:117], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[114:115], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[4:5], v[116:117], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[4:5], v[114:115], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v235
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[4:5], v[116:117], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[4:5], v[114:115], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[4:5], v[116:117], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[4:5], v[114:115], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[4:5], v[116:117], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[4:5], v[114:115], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[4:5], v[116:117], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[4:5], v[114:115], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[4:5], v[116:117], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[4:5], v[114:115], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a121
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[4:5], v[116:117], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[4:5], v[114:115], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v4, 8, v129
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[116:117], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[6:7], v[114:115], v[84:85] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a115
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[116:117], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[8:9], v[114:115], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v8, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[116:117], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[10:11], v[114:115], v[18:19] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v10, a105
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v12, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[12:13], v[116:117], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[12:13], v[114:115], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v12, 8, v131
	;;#ASMSTART
	v_cvt_f32_f16 v14, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[14:15], v[116:117], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[14:15], v[114:115], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a103
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v16, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[16:17], v[116:117], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[16:17], v[114:115], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[116:117], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[18:19], v[114:115], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v18, a101
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v44, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[44:45], v[116:117], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[44:45], v[114:115], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v44, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v46, v44
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[46:47], v[116:117], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[46:47], v[114:115], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v46, a99
	scratch_load_dwordx2 v[118:119], off, s0
	s_movk_i32 s0, 0x2ff4
	v_lshlrev_b16_e32 v46, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v48, v46
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[48:49], v[114:115], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x2fd4
	v_pk_fma_f32 v[46:47], v[48:49], v[116:117], v[200:201] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v48, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v50, v48
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[50:51], v[114:115], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[50:51], v[116:117], v[202:203] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v50, a97
	v_lshlrev_b16_e32 v50, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v78, v50
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[78:79], v[116:117], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[78:79], v[114:115], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v119, 0, v118
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v118, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x2fcc
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x2fc4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v120, 0, v120
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v121, 0, v122
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x2f04
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x2edc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v122, 0, v122
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v123, 0, v124
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x3ddc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v124, 0, v124
	ds_read_u8 v119, v119
	ds_read_u8 v120, v120
	ds_read_u8 v121, v121
	ds_read_u8 v122, v122
	ds_read_u8 v129, v118
	ds_read_u8 v125, v123
	ds_read_u8 v124, v124
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v118, 8, v119
	;;#ASMSTART
	v_cvt_f32_f16 v118, v118
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[118:119], v[114:115], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v80, a87
	v_lshlrev_b16_e32 v80, 8, v80
	v_pk_fma_f32 v[94:95], v[118:119], v[116:117], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v118, v80
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[118:119], v[116:117], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[118:119], v[114:115], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v86, 8, v129
	;;#ASMSTART
	v_cvt_f32_f16 v118, v86
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[118:119], v[116:117], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x3de4
	v_pk_fma_f32 v[88:89], v[118:119], v[114:115], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x3dec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v114
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x3dd4
	scratch_load_dwordx2 v[116:117], off, s0
	v_add_u32_e32 v102, 0, v102
	s_movk_i32 s0, 0x2e9c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v114, 0, v114
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v115, 0, v116
	ds_read_u8 v102, v102 offset:16384
	ds_read_u8 v103, v103 offset:16384
	ds_read_u8 v114, v114 offset:16384
	ds_read_u8 v140, v115 offset:16384
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v102, 8, v102
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v103, 8, v103
	;;#ASMSTART
	v_cvt_f32_f16 v204, v102
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v102, 8, v114
	;;#ASMSTART
	v_cvt_f32_f16 v205, v103
	;;#ASMEND
	v_lshlrev_b32_e32 v103, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v206, v102
	;;#ASMEND
	v_lshrrev_b32_sdwa v102, v220, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v207, v103
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[200:201], v[102:103], v[204:205], v[24:25] op_sel_hi:[0,1,1]
	v_and_b32_e32 v24, 0xff00, v251
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[24:25], v[206:207], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[24:25], v[204:205], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v24, v220, v239 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[186:187], v[102:103], v[206:207], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[24:25], v[206:207], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[24:25], v[204:205], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v24, 0xff00, v255
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[24:25], v[206:207], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[24:25], v[204:205], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v24, v220, v237 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[114:115], v[24:25], v[206:207], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[24:25], v[204:205], v[58:59] op_sel_hi:[0,1,1]
	v_and_b32_e32 v24, 0xff00, v235
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[24:25], v[206:207], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[24:25], v[204:205], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v24, v220, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[110:111], v[24:25], v[206:207], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[24:25], v[204:205], v[62:63] op_sel_hi:[0,1,1]
	v_and_b32_e32 v24, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[24:25], v[206:207], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[24:25], v[204:205], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v24, v220, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[106:107], v[24:25], v[206:207], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[24:25], v[204:205], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v24, 0xff00, v227
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[24:25], v[206:207], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[24:25], v[204:205], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v24, a85
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[24:25], v[206:207], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[24:25], v[204:205], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x2e8c
	v_mov_b32_e32 v167, v237
	v_mov_b32_e32 v163, v235
	v_mov_b32_e32 v171, v229
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v24
	ds_read_u8 v24, v24
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[24:25], v[204:205], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a83
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[4:5], v[206:207], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[204:205], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[4:5], v[206:207], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[4:5], v[204:205], v[8:9] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a71
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[206:207], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[4:5], v[204:205], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v121
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[24:25], v[206:207], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[4:5], v[206:207], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[4:5], v[204:205], v[12:13] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a69
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[206:207], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[6:7], v[204:205], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v122
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[206:207], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[8:9], v[204:205], v[16:17] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v8, a67
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v14, v8
	;;#ASMEND
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x2e94
	v_pk_fma_f32 v[8:9], v[14:15], v[206:207], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[204:205], v[18:19] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x2ea4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x2eac
	scratch_load_dwordx2 v[76:77], off, s0
	s_movk_i32 s0, 0x2eb4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v18, 0, v18
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v76
	scratch_load_dwordx2 v[76:77], off, s0
	s_movk_i32 s0, 0x2e64
	scratch_load_dwordx2 v[82:83], off, s0
	s_movk_i32 s0, 0x28ac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v76, 0, v76
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v82
	scratch_load_dwordx2 v[82:83], off, s0
	s_movk_i32 s0, 0x3d94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v82
	ds_read_u8 v16, v16
	ds_read_u8 v17, v17
	ds_read_u8 v18, v18
	ds_read_u8 v19, v19
	ds_read_u8 v76, v76
	ds_read_u8 v141, v77
	ds_read_u8 v147, v82
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[128:129], v[16:17], v[206:207], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[16:17], v[204:205], v[44:45] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a65
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[16:17], v[206:207], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[16:17], v[204:205], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[16:17], v[206:207], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[16:17], v[204:205], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a63
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[16:17], v[206:207], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[16:17], v[204:205], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v16, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[16:17], v[206:207], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[16:17], v[204:205], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v16, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[16:17], v[206:207], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[16:17], v[204:205], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v16, 8, v76
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[16:17], v[206:207], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[16:17], v[204:205], v[86:87] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v16, a61
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[16:17], v[204:205], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v125
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[0:1], v[206:207], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[0:1], v[204:205], v[20:21] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a59
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[0:1], v[206:207], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[0:1], v[204:205], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v124
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[0:1], v[206:207], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[0:1], v[204:205], v[28:29] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v223 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[16:17], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[0:1], v[206:207], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[0:1], v[204:205], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v225
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[0:1], v[206:207], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[0:1], v[204:205], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x3d9c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3d7c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x286c
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x2834
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v16
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v1, v1 offset:16384
	ds_read_u8 v146, v3
	scratch_load_dwordx2 v[94:95], off, s0
	s_movk_i32 s0, 0x281c
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x287c
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v124, v0
	;;#ASMEND
	ds_read_u8 v0, v2 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v125, v1
	;;#ASMEND
	v_lshlrev_b32_e32 v1, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v127, v1
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v126, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v241
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[126:127], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[2:3], v[124:125], v[186:187] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v251 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v16, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[16:17], v[126:127], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[16:17], v[124:125], v[190:191] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 16, v165
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[126:127], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[18:19], v[124:125], v[178:179] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v18, v220, v255 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v28, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[28:29], v[126:127], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[28:29], v[124:125], v[182:183] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v28, 16, v167
	v_lshlrev_b16_e32 v28, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v30, v28
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[30:31], v[126:127], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[30:31], v[124:125], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v30, v220, v163 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v36, v30
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[36:37], v[126:127], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[36:37], v[124:125], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v36, 16, v169
	v_lshlrev_b16_e32 v36, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v38, v36
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[38:39], v[126:127], v[154:155] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v155, v231
	v_pk_fma_f32 v[48:49], v[38:39], v[124:125], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v38, v220, v155 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v44, v38
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[44:45], v[126:127], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[44:45], v[124:125], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v44, 16, v171
	v_lshlrev_b16_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v46, v44
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[46:47], v[126:127], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[46:47], v[124:125], v[106:107] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v159, v227
	v_lshlrev_b32_sdwa v46, v220, v159 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v70, v46
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[70:71], v[126:127], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[70:71], v[124:125], v[108:109] op_sel_hi:[0,1,1]
	v_and_b32_e32 v151, 0xff000000, v163
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v94, 0, v94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v95, 0, v100
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x2824
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v100, 0, v100
	ds_read_u8 v94, v94
	ds_read_u8 v148, v100
	ds_read_u8 v139, v95
	scratch_load_dwordx2 v[100:101], off, s0
	s_movk_i32 s0, 0x282c
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v94, 8, v94
	;;#ASMSTART
	v_cvt_f32_f16 v94, v94
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[94:95], v[126:127], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[94:95], v[124:125], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x2864
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v100, 0, v100
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v101, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x280c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v102
	ds_read_u8 v100, v100
	ds_read_u8 v103, v101
	ds_read_u8 v138, v102
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v100, 8, v100
	;;#ASMSTART
	v_cvt_f32_f16 v100, v100
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[100:101], v[126:127], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[100:101], v[124:125], v[62:63] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v62, 8, v103
	;;#ASMSTART
	v_cvt_f32_f16 v102, v62
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[102:103], v[126:127], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[68:69], off, s0
	s_movk_i32 s0, 0x2814
	v_pk_fma_f32 v[64:65], v[102:103], v[124:125], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x285c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v68, 0, v68
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x27ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v102
	ds_read_u8 v103, v68
	ds_read_u8 v68, v102
	ds_read_u8 v69, v69
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v102, 8, v103
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[102:103], v[126:127], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[102:103], v[124:125], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[102:103], off, s0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v69, 8, v69
	s_movk_i32 s0, 0x27ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v102
	ds_read_u8 v140, v102
	;;#ASMSTART
	v_cvt_f32_f16 v102, v69
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[102:103], v[126:127], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[102:103], v[124:125], v[54:55] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x27f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x2794
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v102
	ds_read_u8 v69, v69
	ds_read_u8 v149, v102
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v69, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v102, v69
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[102:103], v[126:127], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[102:103], v[124:125], v[24:25] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x279c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x27a4
	scratch_load_dwordx2 v[106:107], off, s0
	s_movk_i32 s0, 0x27b4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v102, 0, v102
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v106
	scratch_load_dwordx2 v[106:107], off, s0
	s_movk_i32 s0, 0x27bc
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x27c4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v106, 0, v106
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v107, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x27cc
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x27d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v110
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x2784
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v110, 0, v110
	ds_read_u8 v69, v69
	ds_read_u8 v111, v102
	ds_read_u8 v103, v103
	ds_read_u8 v106, v106
	ds_read_u8 v112, v107
	ds_read_u8 v113, v108
	ds_read_u8 v116, v109
	ds_read_u8 v150, v110
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b16_e32 v69, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v102, v69
	;;#ASMEND
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v69, 8, v111
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[10:11], v[102:103], v[126:127], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[102:103], v[124:125], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v69
	;;#ASMEND
	v_lshlrev_b16_e32 v69, 8, v103
	v_pk_fma_f32 v[12:13], v[102:103], v[126:127], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[102:103], v[124:125], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v69
	;;#ASMEND
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v69, 8, v106
	v_pk_fma_f32 v[14:15], v[102:103], v[126:127], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[102:103], v[124:125], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v69
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v69, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v108, v69
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v69, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v69
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v69, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v116, v69
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[102:103], v[126:127], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[102:103], v[124:125], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[116:117], v[126:127], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[116:117], v[124:125], v[134:135] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[134:135], off, s0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v69, 8, v150
	s_movk_i32 s0, 0x3d54
	v_pk_fma_f32 v[110:111], v[108:109], v[126:127], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[108:109], v[124:125], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v130, v69
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[112:113], v[126:127], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[112:113], v[124:125], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[130:131], v[126:127], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[130:131], v[124:125], v[136:137] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v145, v225
	v_and_b32_e32 v153, 0xff000000, v251
	v_and_b32_e32 v152, 0xff000000, v255
	v_and_b32_e32 v150, 0xff000000, v155
	v_lshrrev_b32_e32 v144, 24, v171
	v_and_b32_e32 v166, 0xff000000, v145
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x3d5c
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x3d64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x275c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v136, 0, v136
	ds_read_u8 v69, v69
	ds_read_u8 v135, v135 offset:16384
	ds_read_u8 v136, v136 offset:16384
	ds_read_u8 v137, v134 offset:16384
	scratch_load_dwordx2 v[142:143], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v69, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v134, v69
	;;#ASMEND
	v_lshlrev_b32_e32 v69, 8, v146
	s_waitcnt lgkmcnt(2)
	v_pk_fma_f32 v[120:121], v[134:135], v[126:127], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[134:135], v[124:125], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v69
	;;#ASMEND
	v_lshlrev_b16_e32 v69, 8, v141
	s_movk_i32 s0, 0x2764
	v_pk_fma_f32 v[122:123], v[134:135], v[126:127], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[134:135], v[124:125], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v134, v69
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[134:135], v[124:125], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[134:135], v[126:127], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x27e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x2774
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v142
	ds_read_u8 v69, v69
	ds_read_u8 v146, v141
	ds_read_u8 v141, v134
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x3d44
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v69, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v134, v69
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[134:135], v[124:125], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[134:135], v[126:127], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v134, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[134:135], v[124:125], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[134:135], v[126:127], v[84:85] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v134, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_mov_b32_e32 v139, v223
	v_pk_fma_f32 v[86:87], v[134:135], v[124:125], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[134:135], v[126:127], v[88:89] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v139
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[134:135], v[124:125], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[134:135], v[126:127], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v134, v220, v145 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[134:135], v[124:125], v[78:79] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[124:125], off, s0
	v_pk_fma_f32 v[80:81], v[134:135], v[126:127], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 24, v241
	v_lshlrev_b16_e32 v134, 8, v134
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v125, 8, v137
	v_lshlrev_b16_e32 v126, 8, v135
	v_lshlrev_b32_e32 v127, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v125, v125
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[134:135], v[126:127], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v141, 24, v165
	v_lshrrev_b32_e32 v143, 24, v169
	v_and_b32_e32 v145, 0xff000000, v159
	s_movk_i32 s0, 0x2744
	v_lshrrev_b32_e32 v139, 24, v139
	v_add_u32_e32 v69, 0, v142
	v_lshrrev_b32_e32 v142, 24, v167
	ds_read_u8 v69, v69
	v_add_u32_e32 v124, 0, v124
	ds_read_u8 v124, v124 offset:16384
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v124, 8, v124
	;;#ASMSTART
	v_cvt_f32_f16 v124, v124
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[134:135], v[124:125], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v153
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[134:135], v[126:127], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[134:135], v[124:125], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v134, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[134:135], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[134:135], v[124:125], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v152
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[134:135], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[134:135], v[124:125], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v134, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[134:135], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[134:135], v[124:125], v[28:29] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v151
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[134:135], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[134:135], v[124:125], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v134, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[134:135], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[134:135], v[124:125], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v150
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[134:135], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[134:135], v[124:125], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v134, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[134:135], v[126:127], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[134:135], v[124:125], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v134, 16, v145
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[134:135], v[126:127], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[134:135], v[124:125], v[46:47] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x274c
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x272c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	ds_read_u8 v135, v134
	v_lshlrev_b16_e32 v134, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[94:95], v[134:135], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[134:135], v[124:125], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v136, v134
	v_lshlrev_b32_e32 v134, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[134:135], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[134:135], v[124:125], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x273c
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x2714
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v142
	ds_read_u8 v134, v134
	ds_read_u8 v135, v135
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[64:65], v[134:135], v[126:127], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[134:135], v[124:125], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v134, 8, v136
	scratch_load_dwordx2 v[136:137], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	s_movk_i32 s0, 0x2734
	v_pk_fma_f32 v[56:57], v[134:135], v[126:127], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[134:135], v[124:125], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x2704
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v136, 0, v136
	ds_read_u8 v134, v134
	ds_read_u8 v136, v136
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[134:135], v[126:127], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[134:135], v[124:125], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v134, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[134:135], v[126:127], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[134:135], v[124:125], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x2724
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x26f4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v142
	ds_read_u8 v134, v134
	ds_read_u8 v141, v135
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[134:135], v[126:127], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[134:135], v[124:125], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v134, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[134:135], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x270c
	v_pk_fma_f32 v[134:135], v[134:135], v[124:125], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x26e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v12
	ds_read_u8 v6, v6
	ds_read_u8 v7, v7
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x26fc
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[8:9], v[6:7], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[6:7], v[124:125], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[6:7], v[126:127], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[6:7], v[124:125], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v12
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x26dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v6, v6
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[6:7], v[126:127], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[6:7], v[124:125], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[6:7], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[6:7], v[124:125], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x26ec
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x26d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v14
	ds_read_u8 v6, v6
	ds_read_u8 v7, v7
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[116:117], v[6:7], v[126:127], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[6:7], v[124:125], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v12
	scratch_load_dwordx2 v[12:13], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	s_movk_i32 s0, 0x3cfc
	v_pk_fma_f32 v[156:157], v[6:7], v[126:127], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[6:7], v[124:125], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v12
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x26b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v6, v6
	ds_read_u8 v12, v12 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[6:7], v[126:127], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[6:7], v[124:125], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[6:7], v[126:127], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[6:7], v[124:125], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[6:7], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[6:7], v[124:125], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x26a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v6
	ds_read_u8 v6, v6
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[6:7], v[126:127], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[6:7], v[124:125], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v69
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[6:7], v[126:127], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[6:7], v[124:125], v[84:85] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x3cdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v6
	ds_read_u8 v6, v6
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[6:7], v[126:127], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[6:7], v[124:125], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[6:7], v[126:127], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[6:7], v[124:125], v[76:77] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 16, v166
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[6:7], v[126:127], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[6:7], v[124:125], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x3ce4
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x3cd4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v14
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x26c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v14
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x6214
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v14, 0, v14
	ds_read_u8 v6, v6 offset:16384
	ds_read_u8 v7, v7 offset:16384
	ds_read_u8 v13, v13 offset:16384
	ds_read_u8 v14, v14
	scratch_load_dwordx4 v[140:143], off, s0
	s_movk_i32 s0, 0x6234
	scratch_load_dwordx4 v[184:187], off, s0
	s_movk_i32 s0, 0x6224
	scratch_load_dwordx4 v[180:183], off, s0
	s_movk_i32 s0, 0x6204
	scratch_load_dwordx4 v[128:131], off, s0
	s_movk_i32 s0, 0x61f4
	scratch_load_dwordx4 v[124:127], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v6, 8, v6
	s_movk_i32 s0, 0x61e4
	scratch_load_dwordx4 v[118:121], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v166, v6
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v13
	v_lshlrev_b32_e32 v7, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v168, v6
	;;#ASMEND
	s_movk_i32 s0, 0x61d4
	;;#ASMSTART
	v_cvt_f32_f16 v167, v7
	;;#ASMEND
	v_lshlrev_b32_e32 v7, 8, v12
	scratch_load_dwordx4 v[108:111], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v169, v7
	;;#ASMEND
	s_movk_i32 s0, 0x6144
	s_waitcnt vmcnt(6)
	v_lshlrev_b16_e32 v6, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[6:7], v[168:169], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[6:7], v[166:167], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v6, 8, v184
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[6:7], v[166:167], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dwordx4 v[20:23], off, s0
	s_movk_i32 s0, 0x6134
	scratch_load_dwordx4 v[192:195], off, s0
	s_movk_i32 s0, 0x6124
	scratch_load_dwordx4 v[188:191], off, s0
	v_pk_fma_f32 v[172:173], v[6:7], v[168:169], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(7)
	v_lshlrev_b16_e32 v2, 8, v180
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[2:3], v[168:169], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[2:3], v[166:167], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v2, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[2:3], v[168:169], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[2:3], v[166:167], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(5)
	v_lshlrev_b16_e32 v2, 8, v124
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[2:3], v[168:169], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[2:3], v[166:167], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v2, 8, v118
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[2:3], v[168:169], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[2:3], v[166:167], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v2, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[2:3], v[168:169], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[2:3], v[166:167], v[48:49] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x2694
	v_accvgpr_write_b32 a255, v183
	v_accvgpr_write_b32 a254, v182
	v_accvgpr_write_b32 a253, v181
	v_accvgpr_write_b32 a252, v180
	v_accvgpr_write_b32 a4, v184
	v_accvgpr_write_b32 a5, v185
	v_accvgpr_write_b32 a6, v186
	v_accvgpr_write_b32 a7, v187
	v_accvgpr_write_b32 a16, v108
	v_accvgpr_write_b32 a17, v109
	v_accvgpr_write_b32 a18, v110
	v_accvgpr_write_b32 a19, v111
	v_accvgpr_write_b32 a12, v118
	v_accvgpr_write_b32 a13, v119
	v_accvgpr_write_b32 a14, v120
	v_accvgpr_write_b32 a15, v121
	v_accvgpr_write_b32 a8, v124
	v_accvgpr_write_b32 a9, v125
	v_accvgpr_write_b32 a10, v126
	v_accvgpr_write_b32 a11, v127
	v_accvgpr_write_b32 a241, v131
	v_accvgpr_write_b32 a240, v130
	v_accvgpr_write_b32 a239, v129
	v_accvgpr_write_b32 a238, v128
	v_accvgpr_write_b32 a225, v143
	v_accvgpr_write_b32 a224, v142
	v_accvgpr_write_b32 a223, v141
	v_accvgpr_write_b32 a222, v140
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v2, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[2:3], v[168:169], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[2:3], v[166:167], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v192
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[2:3], v[168:169], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[2:3], v[166:167], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[2:3], v[168:169], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[2:3], v[166:167], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x269c
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x267c
	v_accvgpr_write_b32 a229, v191
	v_accvgpr_write_b32 a228, v190
	v_accvgpr_write_b32 a227, v189
	v_accvgpr_write_b32 a226, v188
	v_accvgpr_write_b32 a24, v192
	v_accvgpr_write_b32 a25, v193
	v_accvgpr_write_b32 a26, v194
	v_accvgpr_write_b32 a27, v195
	v_accvgpr_write_b32 a20, v20
	v_accvgpr_write_b32 a21, v21
	v_accvgpr_write_b32 a22, v22
	v_accvgpr_write_b32 a23, v23
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v3, v2
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[74:75], v[2:3], v[168:169], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[2:3], v[166:167], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v6
	ds_read_u8 v13, v2
	v_lshlrev_b32_e32 v2, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[2:3], v[168:169], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[2:3], v[166:167], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a221, v3
	v_accvgpr_write_b32 a220, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x268c
	v_accvgpr_write_b32 a2, v6
	v_accvgpr_write_b32 a3, v7
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3224
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v14, 0, v2
	ds_read_u8 v12, v12
	ds_read_u8 v16, v14
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[12:13], v[168:169], v[62:63] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[12:13], v[166:167], v[64:65] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x322c
	v_lshlrev_b32_e32 v12, 8, v13
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[12:13], v[168:169], v[60:61] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x311c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[12:13], v[166:167], v[56:57] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3184
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x266c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2684
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v14, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3124
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v15, 0, v2
	ds_read_u8 v14, v14
	ds_read_u8 v56, v15
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[14:15], v[168:169], v[58:59] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[14:15], v[166:167], v[54:55] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x318c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[16:17], v[168:169], v[26:27] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x312c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[16:17], v[166:167], v[24:25] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3194
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x2654
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2674
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v18, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v2
	ds_read_u8 v18, v18
	ds_read_u8 v24, v19
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v18, v18
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[18:19], v[168:169], v[10:11] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[18:19], v[166:167], v[4:5] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x319c
	v_lshlrev_b32_e32 v4, 8, v56
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[134:135] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x313c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[136:137] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x31a4
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x2644
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x265c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3144
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v2
	ds_read_u8 v4, v4
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[144:145] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[8:9] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x31ac
	v_lshlrev_b32_e32 v4, 8, v24
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[106:107] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x314c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[102:103] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x31b4
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x2634
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x264c
	v_mov_b32_e32 v145, v221
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3154
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	ds_read_u8 v4, v4
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[152:153] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[150:151] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x31bc
	v_lshlrev_b32_e32 v4, 8, v5
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[114:115] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x315c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[112:113] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x31cc
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x262c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x263c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3164
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v2
	ds_read_u8 v4, v4
	ds_read_u8 v5, v5
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[154:155] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[116:117] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x31f4
	v_lshlrev_b32_e32 v4, 8, v8
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[158:159] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x316c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[156:157] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3204
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x2624
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3cc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3174
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	ds_read_u8 v4, v4
	ds_read_u8 v24, v8 offset:16384
	ds_read_b128 v[6:9], v221 offset:2080
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[160:161] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[96:97] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x320c
	v_lshlrev_b32_e32 v4, 8, v5
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[122:123] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x317c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[98:99] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x321c
	v_lshlrev_b16_e32 v4, 8, v138
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[162:163] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x310c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[164:165] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3114
	v_lshlrev_b32_e32 v4, 8, v148
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[90:91] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30fc
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[92:93] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3104
	v_lshlrev_b16_e32 v4, 8, v146
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[82:83] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30ec
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[84:85] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30f4
	v_lshlrev_b32_e32 v4, 8, v147
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[86:87] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30bc
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[88:89] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30c4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v6
	scratch_store_dwordx2 off, v[2:3], s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[72:73] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30cc
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[76:77] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30d4
	scratch_store_dwordx2 off, v[2:3], s0
	scratch_load_dwordx4 v[2:5], off, off offset:8
	s_movk_i32 s0, 0x30dc
	v_accvgpr_write_b32 a233, v9
	v_accvgpr_write_b32 a232, v8
	v_accvgpr_write_b32 a231, v7
	v_accvgpr_write_b32 a230, v6
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[166:167], v[78:79] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[2:3], v[4:5], v[168:169], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30e4
	scratch_store_dwordx2 off, v[2:3], s0
	s_movk_i32 s0, 0x3c74
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x307c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v2
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v5, v5 offset:16384
	ds_read_u8 v25, v25 offset:16384
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v4, 8, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v5, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v200, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v201, v5
	;;#ASMEND
	v_lshlrev_b32_e32 v5, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v206, v4
	;;#ASMEND
	v_lshrrev_b32_sdwa v4, v220, v140 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v207, v5
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[2:3], v[4:5], v[206:207], v[170:171] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[4:5], v[200:201], v[0:1] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30ac
	scratch_store_dwordx2 off, v[0:1], s0
	v_and_b32_e32 v0, 0xff00, v184
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[174:175] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3084
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[172:173] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30b4
	scratch_store_dwordx2 off, v[0:1], s0
	v_lshrrev_b32_sdwa v0, v220, v180 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_movk_i32 s0, 0x305c
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[32:33] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[176:177] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x309c
	scratch_store_dwordx2 off, v[0:1], s0
	v_and_b32_e32 v0, 0xff00, v128
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[34:35] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3064
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[178:179] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x30a4
	scratch_store_dwordx2 off, v[0:1], s0
	v_lshrrev_b32_sdwa v0, v220, v124 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_movk_i32 s0, 0x303c
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[40:41] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[28:29] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x308c
	scratch_store_dwordx2 off, v[0:1], s0
	v_and_b32_e32 v0, 0xff00, v118
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[42:43] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3044
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[30:31] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3094
	scratch_store_dwordx2 off, v[0:1], s0
	v_lshrrev_b32_sdwa v0, v220, v108 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_movk_i32 s0, 0x302c
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[48:49] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[36:37] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x306c
	scratch_store_dwordx2 off, v[0:1], s0
	v_and_b32_e32 v0, 0xff00, v20
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[50:51] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3034
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[38:39] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3074
	scratch_store_dwordx2 off, v[0:1], s0
	v_lshrrev_b32_sdwa v0, v220, v192 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_movk_i32 s0, 0x3014
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[52:53] op_sel_hi:[0,1,1]
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[44:45] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x304c
	scratch_store_dwordx2 off, v[0:1], s0
	v_and_b32_e32 v0, 0xff00, v188
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[70:71] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x301c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[46:47] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3054
	scratch_store_dwordx2 off, v[0:1], s0
	v_lshlrev_b16_e32 v0, 8, v68
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[206:207], v[94:95] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x300c
	scratch_store_dwordx2 off, v[2:3], s0
	v_pk_fma_f32 v[0:1], v[0:1], v[200:201], v[74:75] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x3024
	scratch_store_dwordx2 off, v[0:1], s0
	s_movk_i32 s0, 0x3374
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x339c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x338c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v26, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x391c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v27, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x392c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v29, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3924
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v30, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x414c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v31, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x413c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4164
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4154
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v34, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3414
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v38, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3404
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3424
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v40, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x341c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3434
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v42, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x342c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x344c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x343c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x345c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v46, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3454
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x415c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v48, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4144
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v50, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4124
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v52, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3464
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x346c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v58, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3484
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v59, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3474
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3d04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x348c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v2
	v_accvgpr_write_b32 a1, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x347c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v62, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v63, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3494
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v64, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v65, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x349c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v66, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v67, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v68, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v70, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v71, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v72, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4114
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v73, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v74, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x412c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x411c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v76, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3504
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x350c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v78, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3524
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3514
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v80, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3534
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x352c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v83, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3544
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x353c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v85, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x355c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v90, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x354c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v91, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3574
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3564
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x35a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v122, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x357c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v123, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x35cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x35ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v147, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x410c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v148, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v149, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v150, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v151, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x364c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v152, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x365c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v153, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x367c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v154, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x369c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v155, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v156, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v157, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3724
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v158, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v159, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x375c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v160, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x372c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v161, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3794
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v162, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3764
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v163, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v164, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x379c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v165, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v166, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v167, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v168, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3234
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v169, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x326c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v170, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v171, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v172, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v173, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x390c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v174, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x337c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v175, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3444
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v176, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x351c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v177, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v178, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3784
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v179, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v180, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v181, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v182, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3214
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v184, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x325c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v185, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v186, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v187, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v188, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3324
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v189, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x335c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v194, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x340c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v195, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v196, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v197, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v198, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v199, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x324c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v202, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v203, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v205, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v208, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3314
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v209, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3344
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v210, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v211, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v212, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3664
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v213, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v214, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v215, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x323c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v216, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v217, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v218, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x32e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v219, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3304
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v221, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x333c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v222, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x33dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v223, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x34ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v224, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x35f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v225, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x360c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v227, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x362c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v228, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x366c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v229, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3634
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v230, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v231, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3674
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v232, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v233, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v234, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3734
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v235, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x36fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v236, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x376c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v237, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x373c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v238, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v239, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3774
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v240, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v241, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v242, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v243, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v247, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v255, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x409c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v254, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v253, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v251, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v94, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v95, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v96, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x37f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x380c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v98, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3804
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v99, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x381c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v100, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3814
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v101, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x382c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v102, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3824
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v104, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x383c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v106, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3834
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x384c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v110, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x408c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v114, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4084
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v118, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x40a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v120, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x4094
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v124, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3854
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v126, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x385c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v128, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x386c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3864
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v132, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x387c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v226, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3874
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x388c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v136, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3884
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v138, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x38a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v140, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3894
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v142, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x38ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v144, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x389c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v190, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x38bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v204, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x38b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v244, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v246, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x3c5c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e4c
	ds_read_u8 a154, v93 offset:16384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a153, v93 offset:16384
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e3c
	ds_read_u8 a134, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a135, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a132, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a133, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a130, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2f24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a131, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x2e24
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x2f14
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2f1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a123, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2e14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a124, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2f0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2dd4
	ds_read_u8 a121, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a122, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2de4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a118, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2d9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a120, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2d74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a115, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a112, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3c4c
	ds_read_u8 a98, v93 offset:16384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a97, v93 offset:16384
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2ff4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x3c54
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2cac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a250, v93 offset:16384
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2cbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2c54
	ds_read_u8 a95, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a96, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2c5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2c0c
	ds_read_u8 a90, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a246, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2c1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a88, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2b7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a89, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2b8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a86, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2b24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a87, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2b2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a82, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2acc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a84, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2adc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2a6c
	ds_read_u8 a136, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a77, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2a7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a111, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2a14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a71, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2a24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a63, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x29d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a65, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x28a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a54, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x288c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a47, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x2874
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	ds_read_u8 a73, v93
	s_movk_i32 s0, 0x2fec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x2804
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x27dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a247, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x277c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a61, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2754
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a245, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x26cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a236, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x26ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a49, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2934
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a205, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x289c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a51, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2884
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2854
	ds_read_u8 a109, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a79, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fe4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 v2, v93
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x283c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x27fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a70, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x278c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a248, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x276c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a244, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x271c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a55, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x26bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a207, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2664
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	ds_read_u8 a206, v93
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2ffc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fbc
	ds_read_u8 a237, v93
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v252, 0, v2
	ds_read_u8 v2, v252
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x284c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v252, 0, v2
	ds_read_u8 v2, v252
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v2, s0
	s_movk_i32 s0, 0x356c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2fb4
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v1
	s_movk_i32 s0, 0x3554
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2f9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x424c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2fac
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v51, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v53, 0, v0
	ds_read_u8 v0, v5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x405c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v0
	ds_read_u8 v0, v24
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4054
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2fa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v0
	ds_read_u8 v0, v25
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x404c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v0
	ds_read_u8 v0, v26
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3584
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v88, 0, v0
	ds_read_u8 v0, v27
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x358c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v89, 0, v0
	ds_read_u8 v0, v28
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3594
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v92, 0, v0
	ds_read_u8 v0, v29
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35b4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v93, 0, v0
	ds_read_u8 v0, v30
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35d4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v30, 0, v0
	ds_read_u8 v0, v31
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x359c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v31, 0, v0
	ds_read_u8 v0, v32 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35e4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v0
	ds_read_u8 v0, v33 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35bc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v0
	ds_read_u8 v0, v34 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3604
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v34, 0, v0
	ds_read_u8 v0, v35 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35c4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v0
	ds_read_u8 v0, v36
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x361c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	ds_read_u8 v0, v37
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35dc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v37, 0, v0
	ds_read_u8 v0, v38
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x363c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v38, 0, v0
	ds_read_u8 v0, v39
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x35fc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v39, 0, v0
	ds_read_u8 v0, v40
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3654
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v40, 0, v0
	ds_read_u8 v0, v41
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3614
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v41, 0, v0
	ds_read_u8 v0, v42
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x423c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2ef4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v42, 0, v0
	ds_read_u8 v0, v43
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x422c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2f0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v43, 0, v0
	ds_read_u8 v0, v44
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4244
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2edc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	ds_read_u8 v0, v45
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x4234
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2efc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v0
	ds_read_u8 v0, v46
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3684
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2ed4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v46, 0, v0
	ds_read_u8 v0, v47
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3694
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2eec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v0
	ds_read_u8 v0, v48
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x36cc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v48, 0, v0
	ds_read_u8 v0, v49 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x368c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2ea4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v0
	ds_read_u8 v0, v50 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3704
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2eac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v50, 0, v0
	ds_read_u8 v0, v52 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x36a4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2eb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v52, 0, v0
	ds_read_u8 v0, v57 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3714
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e94
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v55, 0, v0
	ds_read_u8 v0, v58
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x36c4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v58, 0, v0
	ds_read_u8 v0, v59
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3744
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v59, 0, v0
	ds_read_u8 v0, v60
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x36dc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v56, 0, v0
	ds_read_u8 v0, v61
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3754
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v0
	ds_read_u8 v0, v62
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x370c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v0
	ds_read_u8 v0, v63
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x377c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v63, 0, v0
	ds_read_u8 v0, v64
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x371c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v0
	ds_read_u8 v0, v65
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x378c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v65, 0, v0
	ds_read_u8 v0, v66
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x374c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v66, 0, v0
	ds_read_u8 v0, v67
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3c24
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	v_accvgpr_write_b32 a0, v0
	ds_read_u8 v0, v68
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3c34
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v252, 0, v0
	ds_read_u8 v0, v69
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ee4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2dd4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v68, 0, v0
	ds_read_u8 v0, v70
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3c2c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v0
	ds_read_u8 v0, v71
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ec4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2d9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v71, 0, v0
	ds_read_u8 v0, v72
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ebc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2de4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v67, 0, v0
	ds_read_u8 v0, v73
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2e84
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2c5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v62, 0, v0
	ds_read_u8 v0, v74 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2e7c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2cac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v64, 0, v0
	ds_read_u8 v0, v75 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2e5c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2cbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v74, 0, v0
	ds_read_u8 v0, v76 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2e1c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2d74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v75, 0, v0
	ds_read_u8 v0, v77 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ccc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2c54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v72, 0, v0
	ds_read_u8 v0, v78
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a74
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2c1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v0
	ds_read_u8 v0, v79
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28b4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2b7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v70, 0, v0
	ds_read_u8 v0, v80
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2894
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2c0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v76, 0, v0
	ds_read_u8 v0, v81
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ecc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2b24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v73, 0, v0
	ds_read_u8 v0, v83
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3bfc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2b8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v78, 0, v0
	ds_read_u8 v0, v84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28bc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2acc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v0
	ds_read_u8 v0, v85
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28cc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2b2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v80, 0, v0
	ds_read_u8 v0, v90
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28e4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v0
	ds_read_u8 v0, v91
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28c4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2adc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v83, 0, v0
	ds_read_u8 v0, v116
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28f4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v0
	ds_read_u8 v0, v117
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28d4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v85, 0, v0
	ds_read_u8 v0, v122
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2904
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v90, 0, v0
	ds_read_u8 v0, v123
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28dc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v91, 0, v0
	ds_read_u8 v0, v146
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2914
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2934
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v0
	ds_read_u8 v0, v147
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28ec
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v0
	ds_read_u8 v0, v148
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2924
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2904
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v122, 0, v0
	ds_read_u8 v0, v149 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x28fc
	scratch_load_dwordx2 v[0:1], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v123, 0, v0
	ds_read_u8 v0, v150 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x292c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2914
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	ds_read_u8 v0, v151 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x290c
	scratch_load_dwordx2 v[0:1], off, s0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v147, 0, v0
	ds_read_u8 v0, v152 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x293c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v148, 0, v0
	ds_read_u8 v0, v153
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x291c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v149, 0, v0
	ds_read_u8 v0, v154
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3be4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v150, 0, v0
	ds_read_u8 v0, v155
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3bd4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v151, 0, v0
	ds_read_u8 v0, v156
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3bcc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v152, 0, v0
	ds_read_u8 v0, v157
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3bb4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v153, 0, v0
	ds_read_u8 v0, v158
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2944
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x288c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v154, 0, v0
	ds_read_u8 v0, v159
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x294c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v155, 0, v0
	ds_read_u8 v0, v160
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2954
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2874
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v156, 0, v0
	ds_read_u8 v0, v161
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2964
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2894
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v157, 0, v0
	ds_read_u8 v0, v162
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x297c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2864
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v158, 0, v0
	ds_read_u8 v0, v163
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x295c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2884
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v159, 0, v0
	ds_read_u8 v0, v164
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x298c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2854
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v160, 0, v0
	ds_read_u8 v0, v165
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x296c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x286c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v161, 0, v0
	ds_read_u8 v0, v166
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x299c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x283c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v162, 0, v0
	ds_read_u8 v0, v167
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2974
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x285c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v163, 0, v0
	ds_read_u8 v0, v168
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29ac
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v164, 0, v0
	ds_read_u8 v0, v169
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2984
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v165, 0, v0
	ds_read_u8 v0, v170
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29b4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v166, 0, v0
	ds_read_u8 v0, v171
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2994
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2ccc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v167, 0, v0
	ds_read_u8 v0, v172
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29bc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v250, 0, v0
	ds_read_u8 v0, v173
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29a4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2984
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v249, 0, v0
	ds_read_u8 v0, v174
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b94
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x296c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v248, 0, v0
	ds_read_u8 v0, v175
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b84
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x294c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v29, 0, v0
	ds_read_u8 v0, v176
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b9c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2924
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v0
	ds_read_u8 v0, v177
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b8c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x289c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v27, 0, v0
	ds_read_u8 v0, v178
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29c4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2814
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v0
	ds_read_u8 v0, v179 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29dc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x280c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v26, 0, v0
	ds_read_u8 v0, v180
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29fc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2834
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v0
	ds_read_u8 v0, v181 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29cc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v0
	ds_read_u8 v0, v182 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a0c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x284c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v107, 0, v0
	ds_read_u8 v0, v183 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29e4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2e84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	ds_read_u8 v0, v184
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a2c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v0
	ds_read_u8 v0, v185
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x29ec
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v23, 0, v0
	ds_read_u8 v0, v186
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a44
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v111, 0, v0
	ds_read_u8 v0, v187
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a04
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v22, 0, v0
	ds_read_u8 v0, v188
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a54
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2994
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v113, 0, v0
	ds_read_u8 v0, v189
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a1c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2974
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v0
	ds_read_u8 v0, v194
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a5c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2954
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v115, 0, v0
	ds_read_u8 v0, v195
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a3c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x292c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v0
	ds_read_u8 v0, v196
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a64
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v119, 0, v0
	ds_read_u8 v0, v197
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a4c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x287c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v0
	ds_read_u8 v0, v198
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b7c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v121, 0, v0
	ds_read_u8 v0, v199
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b74
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v198, 0, v0
	ds_read_u8 v0, v202
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b6c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v18, 0, v0
	ds_read_u8 v0, v203
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b5c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v125, 0, v0
	ds_read_u8 v0, v205
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a84
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v203, 0, v0
	ds_read_u8 v0, v208
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a9c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x299c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v0
	ds_read_u8 v0, v209
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ab4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x297c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v127, 0, v0
	ds_read_u8 v0, v210
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a8c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x295c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v0
	ds_read_u8 v0, v211
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ac4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x293c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v0
	ds_read_u8 v0, v212
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2aa4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v211, 0, v0
	ds_read_u8 v0, v213
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ae4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v15, 0, v0
	ds_read_u8 v0, v214
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2aac
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v131, 0, v0
	ds_read_u8 v0, v215
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2af4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v14, 0, v0
	ds_read_u8 v0, v216
	v_mov_b32_e32 v216, v145
	ds_read_b128 v[168:171], v216 offset:2384
	s_waitcnt lgkmcnt(1)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2abc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v0
	ds_read_u8 v0, v217
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b0c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2a04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v217, 0, v0
	ds_read_u8 v0, v218
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ad4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v0
	ds_read_u8 v0, v219
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b14
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x29a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v0
	ds_read_u8 v0, v221
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2aec
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x298c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v0
	ds_read_u8 v0, v222
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b1c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2964
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v0
	ds_read_u8 v0, v223
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2afc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2944
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v11, 0, v0
	ds_read_u8 v0, v224
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b34
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x291c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v0
	ds_read_u8 v0, v225
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b24
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x28ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v10, 0, v0
	ds_read_u8 v0, v227
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_b128 v[0:3], v145 offset:2256
	s_movk_i32 s0, 0x29ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[0:3], s0
	s_movk_i32 s0, 0x3b3c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x282c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v0
	ds_read_u8 v0, v228
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b2c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2824
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v227, 0, v0
	ds_read_u8 v0, v229
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b34
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v229, 0, v0
	ds_read_u8 v0, v230
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b44
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x281c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v0
	ds_read_u8 v0, v231
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b5c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v143, 0, v0
	ds_read_u8 v0, v232
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b3c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2804
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v0
	ds_read_u8 v0, v233
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b6c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v145, 0, v0
	ds_read_u8 v0, v234
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b4c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v0
	ds_read_u8 v0, v235
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b84
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v235, 0, v0
	ds_read_u8 v0, v236
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b54
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v0
	ds_read_u8 v0, v237
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ba4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v0
	ds_read_u8 v0, v238
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b64
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v191, 0, v0
	ds_read_u8 v0, v239
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bcc
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v192, 0, v0
	ds_read_u8 v0, v240
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b74
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v193, 0, v0
	ds_read_u8 v0, v241
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2be4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v0
	ds_read_u8 v0, v242
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b94
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x27b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v245, 0, v0
	ds_read_u8 v0, v243
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bf4
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2784
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v0
	ds_read_u8 v0, v247 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a2c
	scratch_store_dwordx4 off, v[168:171], s0
	s_movk_i32 s0, 0x2bac
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x278c
	ds_read_b128 v[168:171], v216 offset:2512
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v247, 0, v0
	ds_read_u8 v0, v255 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b1c
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2794
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v222, 0, v0
	ds_read_u8 v0, v254 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b14
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x279c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v0
	ds_read_u8 v0, v253 offset:16384
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2a8c
	scratch_store_dwordx4 off, v[168:171], s0
	ds_read_b128 v[168:171], v216 offset:4304
	s_movk_i32 s0, 0x2afc
	s_waitcnt lgkmcnt(0)
	scratch_store_dwordx4 off, v[168:171], s0
	s_movk_i32 s0, 0x3b0c
	ds_read_b128 v[240:243], v216 offset:4176
	ds_read_b128 v[230:233], v216 offset:4560
	ds_read_b128 v[236:239], v216 offset:4432
	ds_read_b128 v[212:215], v216 offset:6352
	ds_read_b128 v[194:197], v216 offset:6224
	ds_read_b128 v[182:185], v216 offset:6608
	ds_read_b128 v[186:189], v216 offset:6480
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x276c
	ds_read_u8 v54, v54
	ds_read_u8 v55, v55
	ds_read_u8 v56, v56
	ds_read_u8 v58, v58
	ds_read_u8 v59, v59
	ds_read_u8 v60, v60
	ds_read_u8 v61, v61
	ds_read_u8 v57, v57
	ds_read_u8 v51, v51
	ds_read_u8 v52, v52
	ds_read_u8 v53, v53 offset:16384
	ds_read_u8 v46, v46
	ds_read_u8 v47, v47
	ds_read_u8 v48, v48
	ds_read_u8 v49, v49
	ds_read_u8 v50, v50
	ds_read_u8 v82, v82 offset:16384
	ds_read_u8 v86, v86 offset:16384
	ds_read_u8 v87, v87 offset:16384
	ds_read_u8 v88, v88
	ds_read_u8 v63, v63
	ds_read_u8 v65, v65
	ds_read_u8 v66, v66
	ds_read_u8 v199, v78 offset:16384
	ds_read_u8 v89, v89
	ds_read_u8 v92, v92
	ds_read_u8 v93, v93
	ds_read_u8 v30, v30
	ds_read_u8 v31, v31
	ds_read_u8 v32, v32
	ds_read_u8 v33, v33
	ds_read_u8 v34, v34
	ds_read_u8 v35, v35
	ds_read_u8 v36, v36
	ds_read_u8 v37, v37
	ds_read_u8 v38, v38
	ds_read_u8 v39, v39
	ds_read_u8 v40, v40
	ds_read_u8 v41, v41
	ds_read_u8 v42, v42 offset:16384
	ds_read_u8 v43, v43 offset:16384
	ds_read_u8 v44, v44 offset:16384
	ds_read_u8 v45, v45 offset:16384
	v_accvgpr_read_b32 v173, a15
	v_accvgpr_read_b32 v170, a12
	v_accvgpr_read_b32 v171, a13
	v_accvgpr_read_b32 v172, a14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v0
	ds_read_u8 v0, v251
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3b04
	scratch_load_dwordx2 v[168:169], off, s0
	ds_read_u8 v0, v94
	s_movk_i32 s0, 0x277c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2b9c
	ds_read_u8 v0, v95
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v251, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x275c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bb4
	ds_read_u8 v0, v96
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v94, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2774
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bbc
	ds_read_u8 v0, v97
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v95, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x274c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bd4
	ds_read_u8 v0, v98
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v96, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2764
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bfc
	ds_read_u8 v0, v99
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v97, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x273c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bc4
	ds_read_u8 v0, v100
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v98, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2754
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c14
	ds_read_u8 v0, v101
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v99, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x272c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bdc
	ds_read_u8 v0, v102
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v100, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2744
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c2c
	ds_read_u8 v0, v104
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v101, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x271c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2bec
	ds_read_u8 v0, v106
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v102, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2734
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c3c
	ds_read_u8 v0, v108
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x270c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c04
	ds_read_u8 v0, v110
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v106, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2724
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c44
	ds_read_u8 v0, v112
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2704
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c24
	ds_read_u8 v0, v114
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v110, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2714
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c4c
	ds_read_u8 v0, v118 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v112, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26e4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c34
	ds_read_u8 v0, v120 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v114, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26ec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3af4
	ds_read_u8 v0, v124 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v118, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26f4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3ae4
	ds_read_u8 v0, v126 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v120, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26fc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3afc
	ds_read_u8 v0, v128
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v124, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26dc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x3aec
	ds_read_u8 v0, v130
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v126, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26d4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c64
	ds_read_u8 v0, v132
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v128, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26bc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c74
	ds_read_u8 v0, v226
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v130, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26cc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c8c
	ds_read_u8 v0, v134
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v132, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26ac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c6c
	ds_read_u8 v0, v136
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v226, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26c4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c9c
	ds_read_u8 v0, v138
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x269c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c7c
	ds_read_u8 v0, v140
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26b4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2cb4
	ds_read_u8 v0, v142
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v138, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x268c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c84
	ds_read_u8 v0, v144
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v140, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x26a4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2cd4
	ds_read_u8 v0, v190
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v142, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x267c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2c94
	ds_read_u8 v0, v204
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v144, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2694
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	s_movk_i32 s0, 0x2ce4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v190, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x266c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v168
	ds_read_u8 v168, v244
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v168, s0
	s_movk_i32 s0, 0x2ca4
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2684
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v244, 0, v168
	ds_read_u8 v168, v246
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v168, s0
	s_movk_i32 s0, 0x2cec
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2664
	scratch_store_dword off, v54, s0
	s_movk_i32 s0, 0x2cc4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v246, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2674
	scratch_store_dword off, v51, s0
	s_movk_i32 s0, 0x2cf4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v54, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2644
	scratch_store_dword off, v53, s0
	s_movk_i32 s0, 0x2cdc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v51, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x264c
	scratch_store_dword off, v82, s0
	s_movk_i32 s0, 0x3adc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v53, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2654
	scratch_store_dword off, v86, s0
	s_movk_i32 s0, 0x3ad4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v82, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x265c
	scratch_store_dword off, v87, s0
	s_movk_i32 s0, 0x3acc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v86, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x263c
	scratch_store_dword off, v88, s0
	s_movk_i32 s0, 0x3ac4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v87, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2634
	scratch_store_dword off, v89, s0
	s_movk_i32 s0, 0x2cfc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v88, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x262c
	scratch_store_dword off, v92, s0
	s_movk_i32 s0, 0x2d0c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v89, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2624
	scratch_store_dword off, v93, s0
	s_movk_i32 s0, 0x2d24
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v92, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25fc
	scratch_store_dword off, v30, s0
	s_movk_i32 s0, 0x2d04
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v93, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x260c
	scratch_store_dword off, v31, s0
	s_movk_i32 s0, 0x2d34
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v30, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25ec
	scratch_store_dword off, v32, s0
	s_movk_i32 s0, 0x2d14
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v31, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x2604
	scratch_store_dword off, v33, s0
	s_movk_i32 s0, 0x2d44
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v32, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25dc
	scratch_store_dword off, v34, s0
	s_movk_i32 s0, 0x2d1c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v33, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25f4
	scratch_store_dword off, v35, s0
	s_movk_i32 s0, 0x2d54
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v34, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25cc
	scratch_store_dword off, v36, s0
	s_movk_i32 s0, 0x2d2c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v35, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25e4
	scratch_store_dword off, v37, s0
	s_movk_i32 s0, 0x2d64
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v36, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25bc
	scratch_store_dword off, v38, s0
	s_movk_i32 s0, 0x2d3c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v37, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25d4
	scratch_store_dword off, v39, s0
	s_movk_i32 s0, 0x2d6c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v38, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x1a6c
	scratch_store_dword off, v40, s0
	s_movk_i32 s0, 0x2d4c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v39, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x25c4
	scratch_store_dword off, v41, s0
	s_movk_i32 s0, 0x2d7c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v40, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x193c
	scratch_store_dword off, v42, s0
	s_movk_i32 s0, 0x2d5c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v41, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x1944
	scratch_store_dword off, v43, s0
	s_movk_i32 s0, 0x3aac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v42, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x194c
	scratch_store_dword off, v44, s0
	s_movk_i32 s0, 0x3a9c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v43, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x19e4
	scratch_store_dword off, v45, s0
	s_movk_i32 s0, 0x3ab4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v44, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x1934
	scratch_store_dword off, v46, s0
	s_movk_i32 s0, 0x3aa4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v45, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x192c
	scratch_store_dword off, v47, s0
	s_movk_i32 s0, 0x2d84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v46, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x1914
	scratch_store_dword off, v48, s0
	s_movk_i32 s0, 0x2d94
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v47, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x1924
	scratch_store_dword off, v49, s0
	s_movk_i32 s0, 0x2db4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x1904
	scratch_store_dword off, v50, s0
	s_movk_i32 s0, 0x2d8c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v49, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x191c
	scratch_store_dword off, v52, s0
	s_movk_i32 s0, 0x2dc4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18f4
	scratch_store_dword off, v55, s0
	s_movk_i32 s0, 0x2da4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v52, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x190c
	scratch_store_dword off, v58, s0
	s_movk_i32 s0, 0x2ddc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v55, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18e4
	scratch_store_dword off, v59, s0
	s_movk_i32 s0, 0x2dac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v58, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18fc
	scratch_store_dword off, v56, s0
	s_movk_i32 s0, 0x2df4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v59, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18d4
	scratch_store_dword off, v61, s0
	s_movk_i32 s0, 0x2dbc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18ec
	scratch_store_dword off, v57, s0
	s_movk_i32 s0, 0x2dfc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v61, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18c4
	scratch_store_dword off, v63, s0
	s_movk_i32 s0, 0x2dcc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v57, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18dc
	scratch_store_dword off, v60, s0
	s_movk_i32 s0, 0x2e04
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v63, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18bc
	scratch_store_dword off, v65, s0
	s_movk_i32 s0, 0x2dec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v60, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x18cc
	scratch_store_dword off, v66, s0
	s_movk_i32 s0, 0x2e0c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v65, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	s_movk_i32 s0, 0x261c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v66, 0, v168
	scratch_load_dwordx2 v[168:169], off, s0
	ds_read_u8 v180, v79
	ds_read_u8 v218, v80
	ds_read_u8 v221, v81
	ds_read_u8 v219, v83
	ds_read_u8 v228, v84
	ds_read_u8 v224, v85
	ds_read_u8 v254, v90
	ds_read_u8 v234, v91
	ds_read_u8 a28, v116
	ds_read_u8 v255, v117
	ds_read_u8 a30, v122
	ds_read_u8 a29, v123
	ds_read_u8 a81, v146
	ds_read_u8 v79, v147
	s_movk_i32 s0, 0x2af4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v79, s0
	ds_read_u8 a32, v148
	ds_read_u8 a31, v149
	ds_read_u8 a33, v150 offset:16384
	ds_read_u8 v79, v151 offset:16384
	s_movk_i32 s0, 0x261c
	v_accvgpr_read_b32 v151, a7
	v_accvgpr_read_b32 v148, a4
	v_accvgpr_read_b32 v149, a5
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v79, s0
	ds_read_u8 v79, v152 offset:16384
	s_movk_i32 s0, 0x2a64
	v_accvgpr_read_b32 v150, a6
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v79, s0
	ds_read_u8 v79, v153 offset:16384
	s_movk_i32 s0, 0x2a54
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v79, s0
	ds_read_u8 a34, v154
	ds_read_u8 a35, v155
	ds_read_u8 a36, v156
	ds_read_u8 a37, v157
	ds_read_u8 a39, v158
	ds_read_u8 a38, v159
	ds_read_u8 a41, v160
	ds_read_u8 a40, v161
	ds_read_u8 a43, v162
	ds_read_u8 a42, v163
	ds_read_u8 a45, v164
	ds_read_u8 a44, v165
	ds_read_u8 a48, v166
	ds_read_u8 a46, v167
	ds_read_u8 a52, v250
	ds_read_u8 a50, v249
	ds_read_u8 a59, v248 offset:16384
	ds_read_u8 a58, v29 offset:16384
	ds_read_u8 a57, v28 offset:16384
	ds_read_u8 a56, v27 offset:16384
	ds_read_u8 a60, v103
	ds_read_u8 a62, v26
	ds_read_u8 a66, v105
	ds_read_u8 a64, v25
	ds_read_u8 a68, v107
	ds_read_u8 a67, v24
	ds_read_u8 a72, v109
	ds_read_u8 a69, v23
	ds_read_u8 a75, v111
	ds_read_u8 a74, v22
	ds_read_u8 a78, v113
	ds_read_u8 a76, v21
	ds_read_u8 a235, v115
	ds_read_u8 a80, v20
	ds_read_u8 a85, v119
	ds_read_u8 a83, v19
	ds_read_u8 a94, v121 offset:16384
	ds_read_u8 a93, v198 offset:16384
	ds_read_u8 a92, v18 offset:16384
	ds_read_u8 a243, v125 offset:16384
	ds_read_u8 a99, v203
	ds_read_u8 a100, v17
	ds_read_u8 a102, v127
	ds_read_u8 a101, v16
	ds_read_u8 a104, v129
	ds_read_u8 a103, v211
	ds_read_u8 a106, v15
	ds_read_u8 a105, v131
	ds_read_u8 a108, v14
	ds_read_u8 a107, v133
	ds_read_u8 a113, v217
	ds_read_u8 a110, v13
	ds_read_u8 a116, v135
	ds_read_u8 a114, v12
	ds_read_u8 a119, v137
	ds_read_u8 a117, v11
	ds_read_u8 a128, v139 offset:16384
	ds_read_u8 a127, v10 offset:16384
	ds_read_u8 a126, v141 offset:16384
	ds_read_u8 a125, v227 offset:16384
	ds_read_u8 a137, v229
	ds_read_u8 a138, v9
	ds_read_u8 a140, v143
	ds_read_u8 a139, v8
	ds_read_u8 a142, v145
	ds_read_u8 a141, v7
	ds_read_u8 a144, v235
	ds_read_u8 a143, v6
	ds_read_u8 a146, v5
	ds_read_u8 a145, v191
	ds_read_u8 a148, v192
	ds_read_u8 a147, v193
	ds_read_u8 a150, v4
	ds_read_u8 a149, v245
	ds_read_u8 a152, v3
	ds_read_u8 a151, v247
	ds_read_u8 a158, v222 offset:16384
	ds_read_u8 a157, v2 offset:16384
	ds_read_u8 a156, v1 offset:16384
	ds_read_u8 a155, v251 offset:16384
	ds_read_u8 a160, v94
	ds_read_u8 a161, v95
	ds_read_u8 a162, v96
	ds_read_u8 a163, v97
	ds_read_u8 a165, v98
	ds_read_u8 a164, v99
	ds_read_u8 a167, v100
	ds_read_u8 a166, v101
	ds_read_u8 a169, v102
	ds_read_u8 a168, v104
	ds_read_u8 a171, v106
	ds_read_u8 a170, v108
	ds_read_u8 a173, v110
	ds_read_u8 a172, v112
	ds_read_u8 a175, v114
	ds_read_u8 a174, v118
	ds_read_u8 a179, v120 offset:16384
	ds_read_u8 a178, v124 offset:16384
	ds_read_u8 a177, v126 offset:16384
	ds_read_u8 a176, v128 offset:16384
	ds_read_u8 a180, v130
	ds_read_u8 a182, v132
	ds_read_u8 a184, v226
	ds_read_u8 a183, v134
	ds_read_u8 a186, v136
	ds_read_u8 a185, v138
	ds_read_u8 a188, v140
	ds_read_u8 a187, v142
	ds_read_u8 a190, v144
	ds_read_u8 a189, v190
	ds_read_u8 a192, v0
	ds_read_u8 a191, v244
	ds_read_u8 a194, v246
	ds_read_u8 a193, v54
	ds_read_u8 a196, v51
	ds_read_u8 a195, v53
	ds_read_u8 a200, v82 offset:16384
	ds_read_u8 a199, v86 offset:16384
	ds_read_u8 a198, v87 offset:16384
	ds_read_u8 a197, v88 offset:16384
	ds_read_u8 a201, v89
	ds_read_u8 a202, v92
	ds_read_u8 a204, v93
	ds_read_u8 a203, v30
	ds_read_u8 a209, v31
	ds_read_u8 a208, v32
	ds_read_u8 a212, v33
	ds_read_u8 a210, v34
	ds_read_u8 a214, v35
	ds_read_u8 a213, v36
	ds_read_u8 a216, v37
	ds_read_u8 a215, v38
	ds_read_u8 a218, v39
	ds_read_u8 a217, v40
	ds_read_u8 a234, v41
	ds_read_u8 a219, v42
	ds_read_u8 v0, v43 offset:16384
	s_movk_i32 s0, 0x2b6c
	v_accvgpr_read_b32 v2, a220
	v_accvgpr_read_b32 v3, a221
	v_accvgpr_read_b32 v202, a230
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 a249, v44 offset:16384
	ds_read_u8 v0, v45 offset:16384
	s_movk_i32 s0, 0x2b5c
	v_accvgpr_read_b32 v247, a225
	v_accvgpr_read_b32 v244, a222
	v_accvgpr_read_b32 v92, a252
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 a242, v46 offset:16384
	ds_read_u8 a251, v47
	ds_read_u8 v0, v48
	s_movk_i32 s0, 0x2b84
	v_accvgpr_read_b32 v190, a238
	v_accvgpr_read_b32 v161, a11
	v_accvgpr_read_b32 v158, a8
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v49
	s_movk_i32 s0, 0x2b64
	v_accvgpr_read_b32 v101, a23
	v_accvgpr_read_b32 v98, a20
	v_accvgpr_read_b32 v208, a226
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v50
	s_movk_i32 s0, 0x2b74
	v_accvgpr_read_b32 v95, a255
	v_accvgpr_read_b32 v93, a253
	v_accvgpr_read_b32 v94, a254
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v52
	s_movk_i32 s0, 0x2b3c
	v_mov_b32_e32 v227, v95
	v_mov_b32_e32 v226, v94
	v_mov_b32_e32 v225, v93
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v55
	s_movk_i32 s0, 0x2b14
	v_accvgpr_read_b32 v245, a223
	v_accvgpr_read_b32 v191, a239
	v_accvgpr_read_b32 v159, a9
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v58
	s_movk_i32 s0, 0x2b54
	v_accvgpr_read_b32 v99, a21
	v_accvgpr_read_b32 v209, a227
	v_accvgpr_read_b32 v203, a231
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v59
	s_movk_i32 s0, 0x2b34
	v_accvgpr_read_b32 v210, a228
	v_accvgpr_read_b32 v211, a229
	v_accvgpr_read_b32 v204, a232
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v56
	s_movk_i32 s0, 0x2b44
	s_waitcnt vmcnt(13)
	v_add_u32_e32 v78, 0, v168
	v_accvgpr_read_b32 v205, a233
	v_accvgpr_read_b32 v246, a224
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v61
	s_movk_i32 s0, 0x2b4c
	v_accvgpr_read_b32 v192, a240
	v_accvgpr_read_b32 v193, a241
	v_accvgpr_read_b32 v160, a10
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v57
	s_movk_i32 s0, 0x2b0c
	v_accvgpr_read_b32 v100, a22
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v63
	s_movk_i32 s0, 0x2b1c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v60
	s_movk_i32 s0, 0x2aa4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v65
	s_movk_i32 s0, 0x2aec
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v66
	s_movk_i32 s0, 0x2ae4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v73
	s_movk_i32 s0, 0x2abc
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v229, v76
	ds_read_u8 v179, v70
	ds_read_u8 v235, v77
	ds_read_u8 a53, v72
	ds_read_u8 a91, v75
	ds_read_u8 a129, v74
	ds_read_u8 a159, v64
	ds_read_u8 a181, v62
	ds_read_u8 a211, v67
	ds_read_u8 v0, v71
	s_movk_i32 s0, 0x2aac
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v69 offset:16384
	s_movk_i32 s0, 0x2a9c
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v68
	s_movk_i32 s0, 0x2a84
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v252 offset:16384
	s_movk_i32 s0, 0x2ab4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	v_accvgpr_read_b32 v0, a0
	ds_read_u8 v0, v0 offset:16384
	s_movk_i32 s0, 0x2ac4
	v_accvgpr_write_b32 a0, v216
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	v_accvgpr_read_b32 v0, a1
	ds_read_u8 v0, v0 offset:16384
	s_movk_i32 s0, 0x2ad4
	s_waitcnt lgkmcnt(0)
	scratch_store_dword off, v0, s0
	ds_read_u8 v0, v78
	s_movk_i32 s0, 0x2614
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v2, a2
	v_accvgpr_read_b32 v3, a3
	v_pk_fma_f32 v[96:97], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x241c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2404
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x23fc
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x23f4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x23ec
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x23e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x23dc
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x322c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	ds_read_u8 v0, v0
	ds_read_u8 v198, v1
	ds_read_u8 v217, v2
	ds_read_u8 v181, v3
	ds_read_u8 v222, v4
	ds_read_u8 v252, v5
	ds_read_u8 v253, v6
	ds_read_u8 v223, v7
	scratch_load_dwordx2 v[2:3], off, s0
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b16_e32 v0, 8, v0
	s_movk_i32 s0, 0x3224
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[76:77], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x22cc
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[72:73], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x22dc
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3184
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x311c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0) lgkmcnt(0)
	v_pk_fma_f32 v[68:69], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x22bc
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[126:127], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x22d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x318c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v2, v2
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3124
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[70:71], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3194
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[120:121], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	v_lshlrev_b32_e32 v0, 8, v1
	s_movk_i32 s0, 0x312c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[48:49], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x22ac
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[118:119], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x22c4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x319c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3134
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0) lgkmcnt(0)
	v_pk_fma_f32 v[56:57], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x31a4
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[140:141], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x313c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[108:109], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x229c
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[142:143], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x22b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v2, v2
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3144
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[110:111], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x31b4
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[144:145], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	v_lshlrev_b32_e32 v0, 8, v1
	s_movk_i32 s0, 0x314c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[102:103], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x228c
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[124:125], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x22a4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x31bc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3154
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0) lgkmcnt(0)
	v_pk_fma_f32 v[104:105], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x31cc
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[128:129], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x315c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[106:107], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2284
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[130:131], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2294
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x31f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v2, v2
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3164
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[112:113], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3204
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[132:133], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	v_lshlrev_b32_e32 v0, 8, v1
	s_movk_i32 s0, 0x316c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[114:115], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x227c
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[134:135], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x2504
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x320c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1 offset:16384
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x3174
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0) lgkmcnt(0)
	v_pk_fma_f32 v[64:65], v[0:1], v[206:207], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x321c
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[136:137], v[0:1], v[200:201], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x317c
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[60:61], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x224c
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[44:45], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2274
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2304
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x310c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v5, v3
	ds_read_u8 v78, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3114
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[138:139], v[6:7], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2244
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[40:41], v[6:7], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x226c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x250c
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x2514
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x251c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x22fc
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x30fc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	ds_read_u8 v0, v0
	ds_read_u8 v178, v3 offset:16384
	ds_read_u8 v80, v4 offset:16384
	ds_read_u8 v174, v6 offset:16384
	ds_read_u8 v175, v7
	ds_read_u8 v79, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x3104
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[38:39], v[10:11], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x223c
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[34:35], v[10:11], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2264
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x22f4
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x30ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v6
	ds_read_u8 v0, v0
	ds_read_u8 v146, v3
	ds_read_u8 v81, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x30f4
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v10, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[30:31], v[10:11], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x2234
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[14:15], v[10:11], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x225c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x22ec
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x30bc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v6
	ds_read_u8 v0, v0
	ds_read_u8 v147, v3
	ds_read_u8 v82, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x30c4
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	scratch_load_dwordx4 v[164:167], off, off offset:8
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[54:55], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x30cc
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[50:51], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	v_lshrrev_b32_sdwa v0, v220, v202 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	s_movk_i32 s0, 0x30d4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[6:7], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x30dc
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[36:37], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	v_and_b32_e32 v0, 0xff00, v164
	s_movk_i32 s0, 0x30e4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[206:207], v[0:1], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x24f4
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[200:201], v[0:1], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x24fc
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x24e4
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x2254
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v8
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x30ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v8
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v8, v3 offset:16384
	ds_read_u8 v32, v4
	v_lshrrev_b32_e32 v4, 16, v244
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v0
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v3, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v8
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x307c
	scratch_load_dwordx2 v[10:11], off, s0
	v_lshlrev_b16_e32 v4, 8, v4
	s_movk_i32 s0, 0x30b4
	;;#ASMSTART
	v_cvt_f32_f16 v3, v3
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[8:9], v[4:5], v[0:1], v[8:9] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[42:43], v[4:5], v[2:3], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x3084
	scratch_load_dwordx2 v[12:13], off, s0
	v_lshlrev_b32_sdwa v4, v220, v148 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	s_movk_i32 s0, 0x309c
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[10:11], v[4:5], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[46:47], v[4:5], v[2:3], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x305c
	scratch_load_dwordx2 v[16:17], off, s0
	v_lshrrev_b32_e32 v4, 16, v92
	v_lshlrev_b16_e32 v4, 8, v4
	s_movk_i32 s0, 0x30a4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[12:13], v[4:5], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[52:53], v[4:5], v[2:3], v[16:17] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x3064
	scratch_load_dwordx2 v[18:19], off, s0
	v_lshlrev_b32_sdwa v4, v220, v190 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	s_movk_i32 s0, 0x308c
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[16:17], v[4:5], v[0:1], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[58:59], v[4:5], v[2:3], v[18:19] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x303c
	scratch_load_dwordx2 v[20:21], off, s0
	v_lshrrev_b32_e32 v4, 16, v158
	v_lshlrev_b16_e32 v4, 8, v4
	s_movk_i32 s0, 0x3094
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[18:19], v[4:5], v[0:1], v[18:19] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[62:63], v[4:5], v[2:3], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x3044
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x306c
	scratch_load_dwordx2 v[26:27], off, s0
	v_lshlrev_b32_sdwa v4, v220, v170 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x302c
	s_waitcnt vmcnt(2)
	v_pk_fma_f32 v[20:21], v[4:5], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[66:67], v[4:5], v[2:3], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v25, a19
	v_accvgpr_read_b32 v22, a16
	v_lshrrev_b32_e32 v4, 16, v22
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[154:155], v[4:5], v[0:1], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x3074
	v_accvgpr_read_b32 v23, a17
	v_accvgpr_read_b32 v24, a18
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[90:91], v[4:5], v[2:3], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[26:27], off, s0
	v_lshlrev_b32_sdwa v4, v220, v98 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	s_movk_i32 s0, 0x3034
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[168:169], v[4:5], v[0:1], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[26:27], off, s0
	s_movk_i32 s0, 0x304c
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x3014
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[122:123], v[4:5], v[2:3], v[26:27] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v29, a27
	v_accvgpr_read_b32 v26, a24
	v_lshrrev_b32_e32 v4, 16, v26
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[84:85], v[4:5], v[0:1], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x3054
	v_accvgpr_read_b32 v27, a25
	v_accvgpr_read_b32 v28, a26
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[116:117], v[4:5], v[2:3], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	v_lshlrev_b32_sdwa v4, v220, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	s_movk_i32 s0, 0x301c
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[162:163], v[4:5], v[0:1], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x2224
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[152:153], v[4:5], v[2:3], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x3024
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v74
	scratch_load_dwordx2 v[74:75], off, s0
	ds_read_u8 v33, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v32
	s_movk_i32 s0, 0x300c
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_pk_fma_f32 v[250:251], v[4:5], v[0:1], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	s_movk_i32 s0, 0x222c
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x220c
	s_waitcnt vmcnt(1)
	v_pk_fma_f32 v[74:75], v[4:5], v[2:3], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	ds_read_u8 v83, v4
	scratch_load_dwordx2 v[86:87], off, s0
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x221c
	v_pk_fma_f32 v[32:33], v[4:5], v[0:1], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[4:5], v[2:3], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x21f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2214
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[4:5], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[4:5], v[2:3], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[4:5], v[0:1], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[2:3], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x21dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v83, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v83, v83
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[4:5], v[0:1], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[4:5], v[2:3], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x21fc
	v_pk_fma_f32 v[118:119], v[4:5], v[0:1], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[4:5], v[2:3], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x21cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x21e4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[4:5], v[0:1], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[4:5], v[2:3], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[4:5], v[0:1], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[2:3], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x21b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v83, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v83, v83
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[4:5], v[0:1], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[4:5], v[2:3], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x21d4
	v_pk_fma_f32 v[124:125], v[4:5], v[0:1], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[4:5], v[2:3], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x21a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x21c4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[4:5], v[0:1], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[4:5], v[2:3], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[4:5], v[0:1], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[4:5], v[2:3], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x219c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v83, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v83, v83
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[4:5], v[0:1], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[2:3], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x24c4
	v_pk_fma_f32 v[134:135], v[4:5], v[0:1], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[4:5], v[2:3], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x2194
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86 offset:16384
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x218c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[4:5], v[0:1], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[4:5], v[2:3], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[4:5], v[0:1], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[4:5], v[2:3], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v83, v4
	v_lshlrev_b16_e32 v4, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2184
	v_pk_fma_f32 v[138:139], v[4:5], v[2:3], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[4:5], v[0:1], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v78, v4
	v_lshlrev_b32_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x217c
	v_pk_fma_f32 v[38:39], v[4:5], v[2:3], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[4:5], v[0:1], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v79, v4
	v_lshlrev_b16_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x24a4
	v_pk_fma_f32 v[30:31], v[4:5], v[2:3], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[0:1], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v81, v4
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[2:3], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[4:5], v[0:1], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v202
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[4:5], v[2:3], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[0:1], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v164 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x24ac
	v_pk_fma_f32 v[2:3], v[4:5], v[2:3], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[0:1], v[200:201] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x24b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2174
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2164
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v88, 0, v88
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v82, v82 offset:16384
	ds_read_u8 v87, v87 offset:16384
	ds_read_u8 v88, v88
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v4
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v200, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v201, v82
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v87
	v_lshlrev_b32_e32 v82, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v206, v4
	;;#ASMEND
	v_lshrrev_b32_e32 v4, 24, v244
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v207, v82
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[4:5], v[206:207], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[4:5], v[200:201], v[8:9] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff000000, v148
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[4:5], v[206:207], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[200:201], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 24, v92
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[4:5], v[206:207], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[4:5], v[200:201], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff000000, v190
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[4:5], v[206:207], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[4:5], v[200:201], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 24, v158
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[4:5], v[206:207], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[4:5], v[200:201], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff000000, v170
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[4:5], v[206:207], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[4:5], v[200:201], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 24, v22
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[4:5], v[206:207], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[4:5], v[200:201], v[154:155] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff000000, v98
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[4:5], v[206:207], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[4:5], v[200:201], v[168:169] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 24, v26
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[4:5], v[206:207], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[4:5], v[200:201], v[84:85] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff000000, v208
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x216c
	v_pk_fma_f32 v[152:153], v[4:5], v[206:207], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[4:5], v[200:201], v[162:163] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x214c
	ds_read_u8 v82, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v88
	scratch_load_dwordx2 v[88:89], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[4:5], v[206:207], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[4:5], v[200:201], v[250:251] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x215c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v86
	ds_read_u8 v86, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[4:5], v[206:207], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[4:5], v[200:201], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x213c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[4:5], v[206:207], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[4:5], v[200:201], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2154
	v_pk_fma_f32 v[68:69], v[4:5], v[206:207], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[4:5], v[200:201], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x212c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2144
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[4:5], v[206:207], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[4:5], v[200:201], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[4:5], v[206:207], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[4:5], v[200:201], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x211c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[4:5], v[206:207], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[4:5], v[200:201], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2134
	v_pk_fma_f32 v[108:109], v[4:5], v[206:207], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[4:5], v[200:201], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x210c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2124
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[4:5], v[206:207], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[4:5], v[200:201], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[4:5], v[206:207], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[4:5], v[200:201], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[4:5], v[206:207], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[4:5], v[200:201], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2114
	v_pk_fma_f32 v[106:107], v[4:5], v[206:207], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[4:5], v[200:201], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x20fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v86, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v86, v86
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2484
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[4:5], v[206:207], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[4:5], v[200:201], v[132:133] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[4:5], v[206:207], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[4:5], v[200:201], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x20f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[4:5], v[206:207], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[4:5], v[200:201], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x20ec
	scratch_load_dwordx2 v[88:89], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[4:5], v[206:207], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[4:5], v[200:201], v[44:45] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x20e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v86
	ds_read_u8 v86, v4
	v_lshlrev_b16_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[4:5], v[206:207], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[4:5], v[200:201], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v83, v4
	v_lshlrev_b32_e32 v4, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x20dc
	v_pk_fma_f32 v[38:39], v[4:5], v[206:207], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[4:5], v[200:201], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v78, v4
	v_lshlrev_b16_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2474
	v_pk_fma_f32 v[30:31], v[4:5], v[206:207], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[4:5], v[200:201], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v79, v4
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[206:207], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[4:5], v[200:201], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 24, v202
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[4:5], v[206:207], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[200:201], v[36:37] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff000000, v164
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x247c
	v_pk_fma_f32 v[2:3], v[4:5], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[200:201], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v202, a34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x246c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x20d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x20c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v88, 0, v88
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v81, v81 offset:16384
	ds_read_u8 v87, v87 offset:16384
	ds_read_u8 v88, v88
	scratch_load_dwordx2 v[92:93], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v200, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v87
	;;#ASMSTART
	v_cvt_f32_f16 v206, v4
	;;#ASMEND
	v_lshlrev_b16_e32 v4, 8, v245
	v_lshlrev_b32_e32 v81, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v201, v81
	;;#ASMEND
	v_lshlrev_b32_e32 v81, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v207, v81
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[4:5], v[206:207], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[4:5], v[200:201], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[4:5], v[206:207], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[4:5], v[200:201], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[4:5], v[206:207], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[4:5], v[200:201], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v191
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[4:5], v[206:207], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[4:5], v[200:201], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v159
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[4:5], v[206:207], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[4:5], v[200:201], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v171
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[4:5], v[206:207], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[4:5], v[200:201], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v23
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[4:5], v[206:207], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[4:5], v[200:201], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v99
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[4:5], v[206:207], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[4:5], v[200:201], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v27
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[4:5], v[206:207], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[4:5], v[200:201], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[4:5], v[206:207], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[4:5], v[200:201], v[152:153] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x20cc
	s_waitcnt vmcnt(0)
	v_mov_b32_e32 v95, v25
	v_mov_b32_e32 v93, v23
	v_mov_b32_e32 v94, v24
	v_mov_b32_e32 v11, v209
	v_mov_b32_e32 v12, v210
	v_mov_b32_e32 v13, v211
	v_add_u32_e32 v4, 0, v92
	ds_read_u8 v81, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v88
	scratch_load_dwordx2 v[88:89], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x20ac
	v_pk_fma_f32 v[250:251], v[4:5], v[206:207], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[4:5], v[200:201], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	ds_read_u8 v82, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x20bc
	v_pk_fma_f32 v[32:33], v[4:5], v[206:207], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[4:5], v[200:201], v[156:157] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x209c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x20b4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[4:5], v[206:207], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[4:5], v[200:201], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[4:5], v[206:207], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[200:201], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2084
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x20a4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[4:5], v[206:207], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[4:5], v[200:201], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[4:5], v[206:207], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[4:5], v[200:201], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2074
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2094
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[4:5], v[206:207], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[4:5], v[200:201], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[4:5], v[206:207], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[200:201], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2064
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x207c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[4:5], v[206:207], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[4:5], v[200:201], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[4:5], v[206:207], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[4:5], v[200:201], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x205c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x206c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[4:5], v[206:207], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[4:5], v[200:201], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[4:5], v[206:207], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[4:5], v[200:201], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2054
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2464
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[4:5], v[206:207], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[200:201], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[4:5], v[206:207], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[4:5], v[200:201], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x204c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v88
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81 offset:16384
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x2044
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[4:5], v[206:207], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[4:5], v[200:201], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[4:5], v[206:207], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[4:5], v[200:201], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	ds_read_u8 v82, v4
	v_lshlrev_b16_e32 v4, 8, v86
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[4:5], v[200:201], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[4:5], v[206:207], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x203c
	v_pk_fma_f32 v[38:39], v[4:5], v[200:201], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[4:5], v[206:207], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	ds_read_u8 v83, v4
	v_lshlrev_b16_e32 v4, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x244c
	v_pk_fma_f32 v[30:31], v[4:5], v[200:201], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[4:5], v[206:207], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	ds_read_u8 v78, v4
	v_lshlrev_b32_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[200:201], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[4:5], v[206:207], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[4:5], v[200:201], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[206:207], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v165
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2454
	v_pk_fma_f32 v[2:3], v[4:5], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[206:207], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x245c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x2034
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x202c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v86, 0, v86
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v88
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v79, v79 offset:16384
	ds_read_u8 v86, v86 offset:16384
	ds_read_u8 v87, v87
	scratch_load_dwordx2 v[88:89], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v200, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v206, v4
	;;#ASMEND
	v_lshrrev_b32_sdwa v4, v220, v245 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b32_e32 v79, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v201, v79
	;;#ASMEND
	v_lshlrev_b32_e32 v79, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v207, v79
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[4:5], v[206:207], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[4:5], v[200:201], v[8:9] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v149
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[4:5], v[206:207], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[4:5], v[200:201], v[84:85] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v225 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x2024
	v_pk_fma_f32 v[52:53], v[4:5], v[206:207], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[4:5], v[200:201], v[168:169] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v191
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[4:5], v[206:207], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[4:5], v[200:201], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v159 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[4:5], v[206:207], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[4:5], v[200:201], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v171
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[4:5], v[206:207], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[4:5], v[200:201], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v93 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[90:91], v[4:5], v[206:207], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[4:5], v[200:201], v[176:177] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v99
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[4:5], v[206:207], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[4:5], v[200:201], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v27 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[116:117], v[4:5], v[206:207], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[4:5], v[200:201], v[154:155] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v11
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[4:5], v[206:207], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[4:5], v[200:201], v[248:249] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v88
	ds_read_u8 v79, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v87
	scratch_load_dwordx2 v[86:87], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x200c
	v_pk_fma_f32 v[74:75], v[4:5], v[206:207], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[4:5], v[200:201], v[250:251] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	ds_read_u8 v81, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[4:5], v[206:207], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[4:5], v[200:201], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x201c
	v_pk_fma_f32 v[76:77], v[4:5], v[206:207], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[4:5], v[200:201], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1ffc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v79, v79
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x2014
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[4:5], v[206:207], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[4:5], v[200:201], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x2004
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[4:5], v[206:207], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[4:5], v[200:201], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[4:5], v[206:207], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[4:5], v[200:201], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v79, v79
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1ff4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[4:5], v[206:207], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[4:5], v[200:201], v[140:141] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[4:5], v[206:207], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[4:5], v[200:201], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fcc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fe4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[4:5], v[206:207], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[4:5], v[200:201], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[4:5], v[206:207], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[4:5], v[200:201], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v79, v79
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fd4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[4:5], v[206:207], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[4:5], v[200:201], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[4:5], v[206:207], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[4:5], v[200:201], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v81, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v81, v81
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x2444
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[4:5], v[206:207], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[4:5], v[200:201], v[132:133] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[4:5], v[206:207], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[4:5], v[200:201], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fb4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v79, v79 offset:16384
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1f94
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[4:5], v[206:207], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[4:5], v[200:201], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[4:5], v[206:207], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[4:5], v[200:201], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	ds_read_u8 v81, v4
	v_lshlrev_b16_e32 v4, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x1fac
	v_pk_fma_f32 v[138:139], v[4:5], v[206:207], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[4:5], v[200:201], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1fa4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v86
	ds_read_u8 v4, v4
	ds_read_u8 v82, v82
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x2434
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[4:5], v[206:207], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[4:5], v[200:201], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[4:5], v[206:207], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[200:201], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	ds_read_u8 v83, v4
	v_lshlrev_b32_e32 v4, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[206:207], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[4:5], v[200:201], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v203 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x243c
	v_pk_fma_f32 v[6:7], v[4:5], v[206:207], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[200:201], v[36:37] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v165
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[206:207], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[200:201], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x242c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v78, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1f9c
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x1f84
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v86, 0, v86
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v88
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v78, v78 offset:16384
	ds_read_u8 v86, v86 offset:16384
	ds_read_u8 v87, v87
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v200, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v206, v4
	;;#ASMEND
	v_lshrrev_b32_e32 v4, 16, v245
	v_lshlrev_b16_e32 v4, 8, v4
	v_lshlrev_b32_e32 v78, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v201, v78
	;;#ASMEND
	v_lshlrev_b32_e32 v78, 8, v79
	;;#ASMSTART
	v_cvt_f32_f16 v207, v78
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[4:5], v[206:207], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[4:5], v[200:201], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v149 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[4:5], v[206:207], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[4:5], v[200:201], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v225
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[4:5], v[206:207], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[4:5], v[200:201], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v191 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[4:5], v[206:207], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[4:5], v[200:201], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v159
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[4:5], v[206:207], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[4:5], v[200:201], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v171 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	scratch_load_dwordx2 v[8:9], off, s0
	v_pk_fma_f32 v[18:19], v[4:5], v[206:207], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[4:5], v[200:201], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v93
	v_lshlrev_b16_e32 v4, 8, v4
	s_movk_i32 s0, 0x1f8c
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[4:5], v[206:207], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[22:23], off, s0
	v_pk_fma_f32 v[90:91], v[4:5], v[200:201], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v99 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[4:5], v[206:207], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[4:5], v[200:201], v[122:123] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v27
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[4:5], v[206:207], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[4:5], v[200:201], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[4:5], v[206:207], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[4:5], v[200:201], v[152:153] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1f6c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v8
	ds_read_u8 v8, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v87
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[250:251], v[4:5], v[206:207], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[4:5], v[200:201], v[74:75] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v87, v203
	v_mov_b32_e32 v88, v204
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	ds_read_u8 v9, v4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v4, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x1f7c
	v_pk_fma_f32 v[32:33], v[4:5], v[206:207], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[4:5], v[200:201], v[156:157] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v89, v205
	v_mov_b64_e32 v[168:169], v[88:89]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v22
	ds_read_u8 v4, v4
	ds_read_u8 v8, v8
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f74
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[4:5], v[206:207], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[4:5], v[200:201], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[4:5], v[206:207], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[200:201], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v22
	ds_read_u8 v4, v4
	ds_read_u8 v9, v9
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x2204
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[4:5], v[206:207], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[4:5], v[200:201], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[4:5], v[206:207], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[4:5], v[200:201], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f4c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v22
	ds_read_u8 v4, v4
	ds_read_u8 v8, v8
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x21ec
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[4:5], v[206:207], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[4:5], v[200:201], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[4:5], v[206:207], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[200:201], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x21bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v22
	ds_read_u8 v4, v4
	ds_read_u8 v9, v9
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f54
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[4:5], v[206:207], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[4:5], v[200:201], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[4:5], v[206:207], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[4:5], v[200:201], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x21ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v22
	ds_read_u8 v4, v4
	ds_read_u8 v8, v8
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f44
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[4:5], v[206:207], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[4:5], v[200:201], v[104:105] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[4:5], v[206:207], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[4:5], v[200:201], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v22
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x2424
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v22
	ds_read_u8 v4, v4
	ds_read_u8 v9, v9
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[4:5], v[206:207], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[200:201], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[4:5], v[206:207], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[4:5], v[200:201], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[4:5], v[206:207], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[4:5], v[200:201], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[4:5], v[206:207], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[4:5], v[200:201], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	v_lshlrev_b32_e32 v8, 8, v82
	s_movk_i32 s0, 0x1f2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v86, v4 offset:16384
	v_lshlrev_b16_e32 v4, 8, v81
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[4:5], v[200:201], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[4:5], v[206:207], v[40:41] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v40, v8
	;;#ASMEND
	scratch_load_dwordx2 v[8:9], off, s0
	v_pk_fma_f32 v[38:39], v[40:41], v[200:201], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[40:41], v[206:207], v[34:35] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1f34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v8
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v40, v8
	;;#ASMEND
	v_lshlrev_b32_e32 v8, 8, v83
	v_pk_fma_f32 v[30:31], v[40:41], v[200:201], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[40:41], v[206:207], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v40, v8
	;;#ASMEND
	v_lshrrev_b32_e32 v8, 16, v87
	v_lshlrev_b16_e32 v8, 8, v8
	v_pk_fma_f32 v[54:55], v[40:41], v[200:201], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[40:41], v[206:207], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v40, v8
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[40:41], v[200:201], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[40:41], v[206:207], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v8, v220, v165 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v36, v8
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[36:37], v[200:201], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[36:37], v[206:207], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v36, 8, v175
	v_lshlrev_b16_e32 v0, 8, v178
	v_lshlrev_b32_e32 v1, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v40, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v41, v1
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v36, v36
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[36:37], v[40:41], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v146
	v_lshlrev_b16_e32 v0, 8, v174
	v_lshlrev_b32_e32 v1, 8, v86
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[36:37], v[0:1], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[4:5], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[40:41], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v22, v4
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[22:23], v[40:41], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x1f3c
	v_pk_fma_f32 v[4:5], v[22:23], v[0:1], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x1f14
	v_mov_b64_e32 v[146:147], v[246:247]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v14, 0, v14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v15, 0, v22
	ds_read_u8 v14, v14
	ds_read_u8 v82, v15
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[14:15], v[0:1], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[14:15], v[40:41], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v14, 24, v87
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v22, v14
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[22:23], v[40:41], v[6:7] op_sel_hi:[0,1,1]
	v_and_b32_e32 v6, 0xff000000, v165
	v_lshrrev_b32_e32 v6, 16, v6
	v_pk_fma_f32 v[14:15], v[22:23], v[0:1], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[6:7], v[40:41], v[8:9] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v149
	v_pk_fma_f32 v[50:51], v[6:7], v[0:1], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v245
	v_lshrrev_b32_e32 v8, 16, v8
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[2:3], v[0:1], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[8:9], v[0:1], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[8:9], v[40:41], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v225
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[8:9], v[0:1], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[8:9], v[40:41], v[162:163] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v191
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[8:9], v[0:1], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[8:9], v[40:41], v[154:155] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v159
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[8:9], v[0:1], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[8:9], v[40:41], v[16:17] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v171
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[8:9], v[0:1], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[8:9], v[40:41], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v93
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[8:9], v[0:1], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[8:9], v[40:41], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v99
	v_lshrrev_b32_e32 v8, 16, v8
	v_mov_b32_e32 v165, v29
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_mov_b32_e32 v163, v27
	v_pk_fma_f32 v[90:91], v[8:9], v[0:1], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[8:9], v[40:41], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v163
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_mov_b32_e32 v87, v209
	v_mov_b32_e32 v164, v28
	v_pk_fma_f32 v[116:117], v[8:9], v[0:1], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[8:9], v[40:41], v[84:85] op_sel_hi:[0,1,1]
	v_and_b32_e32 v8, 0xff000000, v87
	v_lshrrev_b32_e32 v8, 16, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[8:9], v[0:1], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[8:9], v[40:41], v[176:177] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x1f24
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x1f0c
	v_pk_fma_f32 v[2:3], v[2:3], v[40:41], v[248:249] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[148:149], v[150:151]
	v_mov_b64_e32 v[154:155], v[226:227]
	v_mov_b64_e32 v[150:151], v[192:193]
	v_mov_b64_e32 v[158:159], v[172:173]
	v_mov_b64_e32 v[162:163], v[94:95]
	v_mov_b32_e32 v88, v210
	v_mov_b32_e32 v89, v211
	v_accvgpr_read_b32 v225, a60
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v86
	ds_read_u8 v8, v8
	ds_read_u8 v9, v9
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[74:75], v[8:9], v[0:1], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[8:9], v[40:41], v[250:251] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v82
	scratch_load_dwordx2 v[82:83], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_movk_i32 s0, 0x1f1c
	v_pk_fma_f32 v[152:153], v[8:9], v[0:1], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[8:9], v[40:41], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v82
	scratch_load_dwordx2 v[82:83], off, s0
	s_movk_i32 s0, 0x1f04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v82
	ds_read_u8 v8, v8
	ds_read_u8 v82, v82
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[8:9], v[0:1], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[8:9], v[40:41], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[8:9], v[0:1], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[8:9], v[40:41], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x208c
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x5f0c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v86
	ds_read_u8 v83, v8
	ds_read_u8 v8, v9
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v82
	v_pk_fma_f32 v[70:71], v[84:85], v[0:1], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[40:41], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6084
	v_pk_fma_f32 v[48:49], v[84:85], v[0:1], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[40:41], v[118:119] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[82:83], v[88:89]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x608c
	v_pk_fma_f32 v[56:57], v[84:85], v[0:1], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[84:85], v[40:41], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6074
	v_pk_fma_f32 v[108:109], v[84:85], v[0:1], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[40:41], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x607c
	v_pk_fma_f32 v[110:111], v[84:85], v[0:1], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[84:85], v[40:41], v[144:145] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6064
	v_pk_fma_f32 v[102:103], v[84:85], v[0:1], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[40:41], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x606c
	v_pk_fma_f32 v[104:105], v[84:85], v[0:1], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[40:41], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6054
	v_pk_fma_f32 v[106:107], v[84:85], v[0:1], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[40:41], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x605c
	v_pk_fma_f32 v[112:113], v[84:85], v[0:1], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[40:41], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6044
	v_pk_fma_f32 v[114:115], v[84:85], v[0:1], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[40:41], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6024
	v_pk_fma_f32 v[64:65], v[84:85], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[84:85], v[40:41], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x604c
	v_pk_fma_f32 v[40:41], v[84:85], v[40:41], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x603c
	v_pk_fma_f32 v[0:1], v[84:85], v[0:1], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v45, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6034
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v45, v45
	;;#ASMEND
	s_movk_i32 s0, 0x602c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[60:61], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[44:45], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v154
	v_pk_fma_f32 v[46:47], v[84:85], v[60:61], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[44:45], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v150
	v_pk_fma_f32 v[10:11], v[84:85], v[60:61], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[44:45], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v160
	v_pk_fma_f32 v[12:13], v[84:85], v[60:61], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[44:45], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v158
	v_pk_fma_f32 v[16:17], v[84:85], v[60:61], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[44:45], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v162
	v_pk_fma_f32 v[18:19], v[84:85], v[60:61], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[44:45], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v100
	v_pk_fma_f32 v[20:21], v[84:85], v[60:61], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[44:45], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v164
	v_pk_fma_f32 v[24:25], v[84:85], v[60:61], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[44:45], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v88
	v_pk_fma_f32 v[26:27], v[84:85], v[60:61], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[44:45], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x601c
	v_pk_fma_f32 v[28:29], v[84:85], v[60:61], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[44:45], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6014
	v_pk_fma_f32 v[138:139], v[84:85], v[60:61], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[44:45], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6004
	v_pk_fma_f32 v[32:33], v[84:85], v[60:61], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[44:45], v[152:153] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x600c
	v_pk_fma_f32 v[72:73], v[84:85], v[60:61], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[44:45], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ff4
	v_pk_fma_f32 v[126:127], v[84:85], v[60:61], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[44:45], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ffc
	v_pk_fma_f32 v[120:121], v[84:85], v[60:61], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[44:45], v[70:71] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fe4
	v_pk_fma_f32 v[118:119], v[84:85], v[60:61], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[44:45], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fec
	v_pk_fma_f32 v[140:141], v[84:85], v[60:61], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[44:45], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fd4
	v_pk_fma_f32 v[142:143], v[84:85], v[60:61], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[44:45], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fdc
	v_pk_fma_f32 v[144:145], v[84:85], v[60:61], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[44:45], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fc4
	v_pk_fma_f32 v[124:125], v[84:85], v[60:61], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[44:45], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fcc
	v_pk_fma_f32 v[128:129], v[84:85], v[60:61], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[44:45], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fb4
	v_pk_fma_f32 v[130:131], v[84:85], v[60:61], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[44:45], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fbc
	v_pk_fma_f32 v[132:133], v[84:85], v[60:61], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[84:85], v[44:45], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5fac
	v_pk_fma_f32 v[134:135], v[84:85], v[60:61], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[44:45], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f24
	v_pk_fma_f32 v[136:137], v[84:85], v[60:61], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[44:45], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51fc
	v_pk_fma_f32 v[40:41], v[84:85], v[60:61], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[44:45], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	v_pk_fma_f32 v[156:157], v[84:85], v[60:61], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[44:45], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5fa4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a237
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[36:37], v[84:85], v[60:61], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[84:85], v[44:45], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a205
	v_lshlrev_b32_e32 v9, 8, v9
	v_pk_fma_f32 v[38:39], v[84:85], v[60:61], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[44:45], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v168
	v_pk_fma_f32 v[30:31], v[84:85], v[60:61], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[44:45], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v166
	v_pk_fma_f32 v[34:35], v[84:85], v[60:61], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[44:45], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f9c
	v_pk_fma_f32 v[44:45], v[84:85], v[44:45], v[50:51] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5f94
	v_pk_fma_f32 v[22:23], v[84:85], v[60:61], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v51, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f8c
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	s_movk_i32 s0, 0x5f7c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v146 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v148
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[60:61], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[50:51], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v154 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[42:43], v[84:85], v[60:61], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[50:51], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v150
	v_pk_fma_f32 v[52:53], v[84:85], v[60:61], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[50:51], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v160 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[58:59], v[84:85], v[60:61], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[50:51], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v158
	v_pk_fma_f32 v[62:63], v[84:85], v[60:61], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[50:51], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v162 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[66:67], v[84:85], v[60:61], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[50:51], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v100
	v_pk_fma_f32 v[78:79], v[84:85], v[60:61], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[50:51], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v164 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[86:87], v[84:85], v[60:61], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[50:51], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v82
	v_pk_fma_f32 v[90:91], v[84:85], v[60:61], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[50:51], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f1c
	v_pk_fma_f32 v[116:117], v[84:85], v[60:61], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[50:51], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f74
	v_pk_fma_f32 v[74:75], v[84:85], v[60:61], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[50:51], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5e44
	v_pk_fma_f32 v[138:139], v[84:85], v[60:61], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[50:51], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f6c
	v_pk_fma_f32 v[76:77], v[84:85], v[60:61], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[50:51], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f5c
	v_pk_fma_f32 v[68:69], v[84:85], v[60:61], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[50:51], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f64
	v_pk_fma_f32 v[70:71], v[84:85], v[60:61], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[50:51], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f4c
	v_pk_fma_f32 v[48:49], v[84:85], v[60:61], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[50:51], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f54
	v_pk_fma_f32 v[56:57], v[84:85], v[60:61], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[84:85], v[50:51], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f3c
	v_pk_fma_f32 v[108:109], v[84:85], v[60:61], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[50:51], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f44
	v_pk_fma_f32 v[110:111], v[84:85], v[60:61], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[84:85], v[50:51], v[144:145] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f2c
	v_pk_fma_f32 v[102:103], v[84:85], v[60:61], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[50:51], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f34
	v_pk_fma_f32 v[104:105], v[84:85], v[60:61], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[50:51], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5e3c
	v_pk_fma_f32 v[106:107], v[84:85], v[60:61], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[50:51], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f14
	v_pk_fma_f32 v[112:113], v[84:85], v[60:61], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[50:51], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5e34
	v_pk_fma_f32 v[114:115], v[84:85], v[60:61], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[50:51], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x609c
	v_pk_fma_f32 v[64:65], v[84:85], v[60:61], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[84:85], v[50:51], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51f4
	v_pk_fma_f32 v[0:1], v[84:85], v[60:61], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[50:51], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	v_pk_fma_f32 v[152:153], v[84:85], v[50:51], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[60:61], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5e2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a206
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[36:37], v[84:85], v[50:51], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[84:85], v[60:61], v[190:191] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a49
	v_lshlrev_b32_e32 v9, 8, v9
	v_pk_fma_f32 v[38:39], v[84:85], v[50:51], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[60:61], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v168 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[30:31], v[84:85], v[50:51], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[60:61], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v166
	v_pk_fma_f32 v[34:35], v[84:85], v[50:51], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[60:61], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5e14
	v_pk_fma_f32 v[22:23], v[84:85], v[50:51], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5e0c
	v_pk_fma_f32 v[44:45], v[84:85], v[60:61], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v51, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5e04
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	s_movk_i32 s0, 0x5dfc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v146
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v148 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[60:61], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[50:51], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v154
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[46:47], v[84:85], v[60:61], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[50:51], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v150 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[10:11], v[84:85], v[60:61], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[50:51], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v160
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[12:13], v[84:85], v[60:61], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[50:51], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v158 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[16:17], v[84:85], v[60:61], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[50:51], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v162
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[18:19], v[84:85], v[60:61], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[50:51], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v100 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[20:21], v[84:85], v[60:61], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[50:51], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v164
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[24:25], v[84:85], v[60:61], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[50:51], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v82 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[26:27], v[84:85], v[60:61], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[50:51], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5de4
	v_pk_fma_f32 v[28:29], v[84:85], v[60:61], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[50:51], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ddc
	v_pk_fma_f32 v[116:117], v[84:85], v[60:61], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[50:51], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5dcc
	v_pk_fma_f32 v[32:33], v[84:85], v[60:61], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[50:51], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5dd4
	v_pk_fma_f32 v[72:73], v[84:85], v[60:61], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[50:51], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5dbc
	v_pk_fma_f32 v[126:127], v[84:85], v[60:61], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[50:51], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5dc4
	v_pk_fma_f32 v[120:121], v[84:85], v[60:61], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[50:51], v[70:71] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5dac
	v_pk_fma_f32 v[118:119], v[84:85], v[60:61], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[50:51], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5db4
	v_pk_fma_f32 v[138:139], v[84:85], v[60:61], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[50:51], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d94
	v_pk_fma_f32 v[140:141], v[84:85], v[60:61], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[50:51], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5da4
	v_pk_fma_f32 v[142:143], v[84:85], v[60:61], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[50:51], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d84
	v_pk_fma_f32 v[124:125], v[84:85], v[60:61], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[50:51], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d8c
	v_pk_fma_f32 v[128:129], v[84:85], v[60:61], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[50:51], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d74
	v_pk_fma_f32 v[130:131], v[84:85], v[60:61], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[50:51], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d7c
	v_pk_fma_f32 v[132:133], v[84:85], v[60:61], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[84:85], v[50:51], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d6c
	v_pk_fma_f32 v[134:135], v[84:85], v[60:61], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[50:51], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x6094
	v_pk_fma_f32 v[136:137], v[84:85], v[60:61], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[50:51], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51ec
	v_pk_fma_f32 v[40:41], v[84:85], v[60:61], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[50:51], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	v_pk_fma_f32 v[144:145], v[84:85], v[60:61], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[50:51], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5d64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a207
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[36:37], v[84:85], v[60:61], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[50:51], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a236
	v_lshlrev_b32_e32 v9, 8, v9
	v_pk_fma_f32 v[38:39], v[84:85], v[60:61], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[50:51], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v168
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[30:31], v[84:85], v[60:61], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[50:51], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v166 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[34:35], v[84:85], v[60:61], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[50:51], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d5c
	v_pk_fma_f32 v[44:45], v[84:85], v[50:51], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5d54
	v_pk_fma_f32 v[22:23], v[84:85], v[60:61], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v51, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d4c
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	s_movk_i32 s0, 0x5d44
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 24, v146
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff000000, v148
	v_lshrrev_b32_e32 v9, 16, v9
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[60:61], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[50:51], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 24, v154
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[42:43], v[84:85], v[60:61], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[50:51], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff000000, v150
	v_lshrrev_b32_e32 v9, 16, v9
	v_pk_fma_f32 v[52:53], v[84:85], v[60:61], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[50:51], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 24, v160
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[58:59], v[84:85], v[60:61], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[50:51], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff000000, v158
	v_lshrrev_b32_e32 v9, 16, v9
	v_pk_fma_f32 v[62:63], v[84:85], v[60:61], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[50:51], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 24, v162
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[66:67], v[84:85], v[60:61], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[50:51], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff000000, v100
	v_lshrrev_b32_e32 v9, 16, v9
	v_pk_fma_f32 v[78:79], v[84:85], v[60:61], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[50:51], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 24, v164
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[86:87], v[84:85], v[60:61], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[50:51], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff000000, v82
	v_lshrrev_b32_e32 v9, 16, v9
	v_pk_fma_f32 v[88:89], v[84:85], v[60:61], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[50:51], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d34
	v_pk_fma_f32 v[90:91], v[84:85], v[60:61], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[50:51], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v82, a70
	v_lshlrev_b16_e32 v82, 8, v82
	v_lshrrev_b32_e32 v100, 24, v163
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d3c
	v_pk_fma_f32 v[74:75], v[84:85], v[60:61], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[50:51], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d24
	v_pk_fma_f32 v[116:117], v[84:85], v[60:61], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[50:51], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d2c
	v_pk_fma_f32 v[76:77], v[84:85], v[60:61], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[50:51], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d14
	v_pk_fma_f32 v[68:69], v[84:85], v[60:61], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[50:51], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d1c
	v_pk_fma_f32 v[70:71], v[84:85], v[60:61], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[50:51], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d04
	v_pk_fma_f32 v[48:49], v[84:85], v[60:61], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[50:51], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d0c
	v_pk_fma_f32 v[56:57], v[84:85], v[60:61], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[50:51], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5cf4
	v_pk_fma_f32 v[108:109], v[84:85], v[60:61], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[84:85], v[50:51], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5cfc
	v_pk_fma_f32 v[110:111], v[84:85], v[60:61], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[84:85], v[50:51], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ce4
	v_pk_fma_f32 v[102:103], v[84:85], v[60:61], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[50:51], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5cec
	v_pk_fma_f32 v[104:105], v[84:85], v[60:61], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[50:51], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5cd4
	v_pk_fma_f32 v[106:107], v[84:85], v[60:61], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[50:51], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5cdc
	v_pk_fma_f32 v[112:113], v[84:85], v[60:61], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[50:51], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ccc
	v_pk_fma_f32 v[114:115], v[84:85], v[60:61], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[50:51], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5f84
	v_pk_fma_f32 v[64:65], v[84:85], v[60:61], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[84:85], v[50:51], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51e4
	v_pk_fma_f32 v[0:1], v[84:85], v[60:61], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[50:51], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	v_pk_fma_f32 v[142:143], v[84:85], v[50:51], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[60:61], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5cb4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a55
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[36:37], v[84:85], v[50:51], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[84:85], v[60:61], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a245
	v_lshlrev_b32_e32 v9, 8, v9
	v_pk_fma_f32 v[38:39], v[84:85], v[50:51], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[60:61], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 24, v168
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[30:31], v[84:85], v[50:51], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[60:61], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff000000, v166
	v_lshrrev_b32_e32 v9, 16, v9
	v_pk_fma_f32 v[34:35], v[84:85], v[50:51], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[60:61], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ca4
	v_pk_fma_f32 v[22:23], v[84:85], v[50:51], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5c94
	v_pk_fma_f32 v[44:45], v[84:85], v[60:61], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v51, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c84
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	s_movk_i32 s0, 0x5c24
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[60:61], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[50:51], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v155
	v_pk_fma_f32 v[46:47], v[84:85], v[60:61], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[50:51], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v151
	v_pk_fma_f32 v[10:11], v[84:85], v[60:61], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[50:51], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v161
	v_pk_fma_f32 v[12:13], v[84:85], v[60:61], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[50:51], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v159
	v_pk_fma_f32 v[16:17], v[84:85], v[60:61], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[50:51], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v163
	v_pk_fma_f32 v[18:19], v[84:85], v[60:61], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[50:51], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v101
	v_pk_fma_f32 v[20:21], v[84:85], v[60:61], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[50:51], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v165
	v_pk_fma_f32 v[24:25], v[84:85], v[60:61], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[50:51], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v83
	v_pk_fma_f32 v[26:27], v[84:85], v[60:61], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[50:51], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c7c
	v_pk_fma_f32 v[28:29], v[84:85], v[60:61], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[50:51], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c04
	v_pk_fma_f32 v[92:93], v[84:85], v[60:61], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[50:51], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c6c
	v_pk_fma_f32 v[32:33], v[84:85], v[60:61], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[50:51], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c74
	v_pk_fma_f32 v[72:73], v[84:85], v[60:61], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[50:51], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bfc
	v_pk_fma_f32 v[116:117], v[84:85], v[60:61], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[50:51], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c1c
	v_pk_fma_f32 v[120:121], v[84:85], v[60:61], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[50:51], v[70:71] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c64
	v_pk_fma_f32 v[118:119], v[84:85], v[60:61], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[50:51], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c14
	v_pk_fma_f32 v[122:123], v[84:85], v[60:61], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[50:51], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bd4
	v_pk_fma_f32 v[126:127], v[84:85], v[60:61], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[50:51], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bdc
	v_pk_fma_f32 v[138:139], v[84:85], v[60:61], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[50:51], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bcc
	v_pk_fma_f32 v[124:125], v[84:85], v[60:61], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[50:51], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bf4
	v_pk_fma_f32 v[128:129], v[84:85], v[60:61], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[50:51], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ad4
	v_pk_fma_f32 v[130:131], v[84:85], v[60:61], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[50:51], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5adc
	v_pk_fma_f32 v[132:133], v[84:85], v[60:61], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[84:85], v[50:51], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c5c
	v_pk_fma_f32 v[134:135], v[84:85], v[60:61], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[50:51], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5d9c
	v_pk_fma_f32 v[136:137], v[84:85], v[60:61], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[50:51], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51dc
	v_pk_fma_f32 v[40:41], v[84:85], v[60:61], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[50:51], v[0:1] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	v_pk_fma_f32 v[140:141], v[84:85], v[60:61], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[50:51], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5bbc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a244
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[36:37], v[84:85], v[60:61], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[50:51], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a61
	v_lshlrev_b32_e32 v9, 8, v9
	v_pk_fma_f32 v[38:39], v[84:85], v[60:61], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[50:51], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b16_e32 v9, 8, v169
	v_pk_fma_f32 v[30:31], v[84:85], v[60:61], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[50:51], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_e32 v9, 8, v167
	v_pk_fma_f32 v[34:35], v[84:85], v[60:61], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[50:51], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bb4
	v_pk_fma_f32 v[44:45], v[84:85], v[50:51], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5bac
	v_pk_fma_f32 v[22:23], v[84:85], v[60:61], v[22:23] op_sel_hi:[0,1,1]
	v_and_b32_e32 v144, 0xff000000, v149
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v51, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c54
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	s_movk_i32 s0, 0x5b9c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v147 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v149
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[60:61], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[50:51], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v155 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[42:43], v[84:85], v[60:61], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[50:51], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v151
	v_pk_fma_f32 v[52:53], v[84:85], v[60:61], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[50:51], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v161 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[58:59], v[84:85], v[60:61], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[50:51], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v159
	v_pk_fma_f32 v[62:63], v[84:85], v[60:61], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[50:51], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v163 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[66:67], v[84:85], v[60:61], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[50:51], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v101
	v_pk_fma_f32 v[78:79], v[84:85], v[60:61], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[50:51], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v165 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[86:87], v[84:85], v[60:61], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[50:51], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v83
	v_pk_fma_f32 v[88:89], v[84:85], v[60:61], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[50:51], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c4c
	v_pk_fma_f32 v[90:91], v[84:85], v[60:61], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[50:51], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b94
	v_pk_fma_f32 v[74:75], v[84:85], v[60:61], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[50:51], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b7c
	v_pk_fma_f32 v[94:95], v[84:85], v[60:61], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[50:51], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c44
	v_pk_fma_f32 v[76:77], v[84:85], v[60:61], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[50:51], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b6c
	v_pk_fma_f32 v[68:69], v[84:85], v[60:61], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[50:51], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b74
	v_pk_fma_f32 v[70:71], v[84:85], v[60:61], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[50:51], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b5c
	v_pk_fma_f32 v[48:49], v[84:85], v[60:61], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[50:51], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c3c
	v_pk_fma_f32 v[56:57], v[84:85], v[60:61], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[50:51], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b44
	v_pk_fma_f32 v[108:109], v[84:85], v[60:61], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[50:51], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b4c
	v_pk_fma_f32 v[110:111], v[84:85], v[60:61], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[50:51], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b2c
	v_pk_fma_f32 v[102:103], v[84:85], v[60:61], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[50:51], v[124:125] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b8c
	v_pk_fma_f32 v[104:105], v[84:85], v[60:61], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[50:51], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b1c
	v_pk_fma_f32 v[106:107], v[84:85], v[60:61], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[50:51], v[130:131] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b24
	v_pk_fma_f32 v[112:113], v[84:85], v[60:61], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[50:51], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c34
	v_pk_fma_f32 v[114:115], v[84:85], v[60:61], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[50:51], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5cc4
	v_pk_fma_f32 v[64:65], v[84:85], v[60:61], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[84:85], v[50:51], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51d4
	v_pk_fma_f32 v[0:1], v[84:85], v[60:61], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[50:51], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	v_pk_fma_f32 v[138:139], v[84:85], v[50:51], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[60:61], v[80:81] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5b0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a248
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[36:37], v[84:85], v[50:51], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[84:85], v[60:61], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_accvgpr_read_b32 v9, a247
	v_lshlrev_b32_e32 v9, 8, v9
	v_pk_fma_f32 v[38:39], v[84:85], v[50:51], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[60:61], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_sdwa v9, v220, v169 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[30:31], v[84:85], v[50:51], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[60:61], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_and_b32_e32 v9, 0xff00, v167
	v_pk_fma_f32 v[34:35], v[84:85], v[50:51], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[60:61], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5c2c
	v_pk_fma_f32 v[22:23], v[84:85], v[50:51], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5c0c
	v_pk_fma_f32 v[44:45], v[84:85], v[60:61], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v142, 24, v155
	v_and_b32_e32 v143, 0xff000000, v151
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v51, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bec
	scratch_load_dword v60, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	s_movk_i32 s0, 0x5be4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v9, 8, v9
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v147
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v149 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[60:61], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[50:51], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v155
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[46:47], v[84:85], v[60:61], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[50:51], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v151 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[10:11], v[84:85], v[60:61], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[50:51], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v161
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[12:13], v[84:85], v[60:61], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[50:51], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v159 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[16:17], v[84:85], v[60:61], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[50:51], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v163
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[18:19], v[84:85], v[60:61], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[50:51], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v101 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[20:21], v[84:85], v[60:61], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[50:51], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshrrev_b32_e32 v9, 16, v165
	v_lshlrev_b16_e32 v9, 8, v9
	v_pk_fma_f32 v[24:25], v[84:85], v[60:61], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[50:51], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_lshlrev_b32_sdwa v9, v220, v83 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[26:27], v[84:85], v[60:61], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[50:51], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5bc4
	v_pk_fma_f32 v[28:29], v[84:85], v[60:61], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[50:51], v[90:91] op_sel_hi:[0,1,1]
	v_and_b32_e32 v101, 0xff000000, v101
	v_and_b32_e32 v83, 0xff000000, v83
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5acc
	v_pk_fma_f32 v[92:93], v[84:85], v[60:61], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[50:51], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5af4
	v_pk_fma_f32 v[32:33], v[84:85], v[60:61], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[50:51], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5afc
	v_pk_fma_f32 v[72:73], v[84:85], v[60:61], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[50:51], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b84
	v_pk_fma_f32 v[96:97], v[84:85], v[60:61], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[50:51], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ba4
	v_pk_fma_f32 v[98:99], v[84:85], v[60:61], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[50:51], v[70:71] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b3c
	v_pk_fma_f32 v[116:117], v[84:85], v[60:61], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[50:51], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b64
	v_pk_fma_f32 v[118:119], v[84:85], v[60:61], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[50:51], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ae4
	v_pk_fma_f32 v[120:121], v[84:85], v[60:61], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[50:51], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5b14
	v_pk_fma_f32 v[122:123], v[84:85], v[60:61], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[50:51], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5abc
	v_pk_fma_f32 v[124:125], v[84:85], v[60:61], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[50:51], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ac4
	v_pk_fma_f32 v[126:127], v[84:85], v[60:61], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[50:51], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5aac
	v_pk_fma_f32 v[128:129], v[84:85], v[60:61], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[50:51], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5ab4
	v_pk_fma_f32 v[130:131], v[84:85], v[60:61], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[84:85], v[50:51], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x5aa4
	v_pk_fma_f32 v[132:133], v[84:85], v[60:61], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[50:51], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	scratch_load_dword v9, off, s0
	s_movk_i32 s0, 0x51cc
	v_pk_fma_f32 v[134:135], v[84:85], v[60:61], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[50:51], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v9, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v84, v9
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[8:9], v[60:61], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[8:9], v[50:51], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v80, off, s0
	s_movk_i32 s0, 0x2fec
	v_pk_fma_f32 v[40:41], v[84:85], v[60:61], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[50:51], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	v_pk_fma_f32 v[38:39], v[84:85], v[60:61], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[50:51], v[4:5] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v139, v167
	s_movk_i32 s0, 0x5a9c
	v_and_b32_e32 v138, 0xff000000, v139
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v80, 8, v80
	;;#ASMSTART
	v_cvt_f32_f16 v80, v80
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[80:81], v[60:61], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[80:81], v[50:51], v[140:141] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v141, v169
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	v_lshrrev_b32_e32 v82, 16, v141
	v_pk_fma_f32 v[30:31], v[84:85], v[60:61], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[50:51], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[60:61], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[50:51], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v82, v220, v139 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[50:51], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5a94
	scratch_load_dword v51, off, s0
	s_movk_i32 s0, 0x5a8c
	v_pk_fma_f32 v[22:23], v[84:85], v[60:61], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v60, off, s0
	s_movk_i32 s0, 0x5a6c
	scratch_load_dword v61, off, s0
	v_lshrrev_b32_e32 v84, 24, v147
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v140, 24, v161
	v_lshrrev_b32_e32 v139, 24, v141
	v_and_b32_e32 v141, 0xff000000, v159
	v_lshrrev_b32_e32 v82, 24, v165
	v_lshlrev_b16_e32 v82, 8, v82
	s_movk_i32 s0, 0x5a5c
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v50, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v50
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v51, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[50:51], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[60:61], v[6:7] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v144
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[60:61], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[50:51], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[60:61], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[50:51], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[60:61], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[50:51], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[60:61], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[50:51], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v141
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[60:61], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[50:51], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v100
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[60:61], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[50:51], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v101
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[60:61], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[50:51], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	v_lshrrev_b32_e32 v82, 16, v83
	v_pk_fma_f32 v[88:89], v[84:85], v[60:61], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[50:51], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	s_movk_i32 s0, 0x5a4c
	v_pk_fma_f32 v[90:91], v[84:85], v[60:61], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[50:51], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	s_movk_i32 s0, 0x5a54
	v_pk_fma_f32 v[74:75], v[84:85], v[60:61], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[50:51], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	s_movk_i32 s0, 0x5a1c
	v_pk_fma_f32 v[94:95], v[84:85], v[60:61], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[50:51], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	s_movk_i32 s0, 0x5a24
	v_pk_fma_f32 v[76:77], v[84:85], v[60:61], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[50:51], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	s_movk_i32 s0, 0x5a0c
	v_pk_fma_f32 v[68:69], v[84:85], v[60:61], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[50:51], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	scratch_load_dword v82, off, s0
	s_movk_i32 s0, 0x5a14
	v_pk_fma_f32 v[70:71], v[84:85], v[60:61], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[50:51], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v84, v82
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[60:61], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v48, off, s0
	s_movk_i32 s0, 0x59dc
	v_pk_fma_f32 v[100:101], v[84:85], v[50:51], v[116:117] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v84, v48
	;;#ASMEND
	scratch_load_dword v48, off, s0
	s_movk_i32 s0, 0x59e4
	v_pk_fma_f32 v[148:149], v[84:85], v[60:61], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[50:51], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v84, v48
	;;#ASMEND
	scratch_load_dword v48, off, s0
	s_movk_i32 s0, 0x59bc
	v_pk_fma_f32 v[156:157], v[84:85], v[60:61], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[84:85], v[50:51], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v84, v48
	;;#ASMEND
	scratch_load_dword v48, off, s0
	s_movk_i32 s0, 0x59d4
	v_pk_fma_f32 v[192:193], v[84:85], v[60:61], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[84:85], v[50:51], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v84, v48
	;;#ASMEND
	scratch_load_dword v48, off, s0
	s_movk_i32 s0, 0x599c
	scratch_load_dword v56, off, s0
	v_pk_fma_f32 v[206:207], v[84:85], v[60:61], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[84:85], v[50:51], v[124:125] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x59a4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v48, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v84, v48
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v56, 8, v56
	v_pk_fma_f32 v[250:251], v[84:85], v[60:61], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[50:51], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v56
	;;#ASMEND
	scratch_load_dword v56, off, s0
	s_movk_i32 s0, 0x596c
	v_pk_fma_f32 v[102:103], v[84:85], v[60:61], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[50:51], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v84, v56
	;;#ASMEND
	scratch_load_dword v56, off, s0
	v_pk_fma_f32 v[154:155], v[84:85], v[60:61], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[84:85], v[50:51], v[130:131] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x5984
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v84, v56
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[84:85], v[60:61], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[50:51], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5964
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[84:85], v[60:61], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[50:51], v[134:135] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2fcc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[84:85], v[60:61], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	v_pk_fma_f32 v[40:41], v[84:85], v[50:51], v[40:41] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x591c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[50:51], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[60:61], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2fe4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[50:51], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[60:61], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x593c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[50:51], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[60:61], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a73
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[50:51], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[60:61], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[50:51], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[60:61], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[50:51], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x5934
	scratch_load_dword v51, off, s0
	s_movk_i32 s0, 0x5744
	v_pk_fma_f32 v[44:45], v[84:85], v[60:61], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v60, off, s0
	s_movk_i32 s0, 0x573c
	scratch_load_dword v61, off, s0
	ds_read_b128 v[106:109], v216 offset:2352
	ds_read_b128 v[244:247], v216 offset:2144
	ds_read_b128 v[110:113], v216 offset:2480
	ds_read_b128 v[114:117], v216 offset:4144
	ds_read_b128 v[118:121], v216 offset:4272
	ds_read_b128 v[122:125], v216 offset:4400
	ds_read_b128 v[126:129], v216 offset:4528
	ds_read_b128 v[130:133], v216 offset:6192
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b16_e32 v84, 8, v106
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	ds_read_b128 v[134:137], v216 offset:6320
	ds_read_b128 v[138:141], v216 offset:6448
	ds_read_b128 v[142:145], v216 offset:6576
	s_movk_i32 s0, 0x572c
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v50, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v50
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v51, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[50:51], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[60:61], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(8)
	v_lshlrev_b32_e32 v84, 8, v110
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[60:61], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[50:51], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b16_e32 v84, 8, v114
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[60:61], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[50:51], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v84, 8, v118
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[60:61], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[50:51], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v84, 8, v122
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[60:61], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[50:51], v[62:63] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v84, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[60:61], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[50:51], v[66:67] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[60:61], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[50:51], v[78:79] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[60:61], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[50:51], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[60:61], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[50:51], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[60:61], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[50:51], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5724
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[60:61], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[50:51], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x571c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[60:61], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[50:51], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x570c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[60:61], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[50:51], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5714
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[60:61], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[50:51], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[60:61], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[50:51], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5704
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[60:61], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[50:51], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[84:85], v[60:61], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[50:51], v[148:149] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[84:85], v[60:61], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[84:85], v[50:51], v[156:157] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[84:85], v[60:61], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[84:85], v[50:51], v[192:193] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[84:85], v[60:61], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[84:85], v[50:51], v[206:207] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[60:61], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[250:251], v[84:85], v[50:51], v[250:251] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[60:61], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[50:51], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[84:85], v[60:61], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[84:85], v[50:51], v[154:155] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[60:61], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[50:51], v[146:147] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x56b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[60:61], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[84:85], v[50:51], v[158:159] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5734
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[60:61], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[84:85], v[50:51], v[160:161] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5904
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[60:61], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[50:51], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x3004
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[60:61], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[50:51], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a79
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[60:61], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[50:51], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57cc
	scratch_load_dwordx4 v[162:165], off, s0
	s_movk_i32 s0, 0x57bc
	scratch_load_dwordx4 v[168:171], off, s0
	s_movk_i32 s0, 0x56ac
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[60:61], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[50:51], v[54:55] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[60:61], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[50:51], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v168
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[50:51], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v50, off, s0
	s_movk_i32 s0, 0x56a4
	scratch_load_dword v51, off, s0
	s_movk_i32 s0, 0x569c
	v_pk_fma_f32 v[22:23], v[84:85], v[60:61], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v60, off, s0
	s_movk_i32 s0, 0x5694
	scratch_load_dword v61, off, s0
	v_lshrrev_b32_sdwa v84, v220, v106 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x568c
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v50, 8, v50
	;;#ASMSTART
	v_cvt_f32_f16 v50, v50
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v51, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v51, v51
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[84:85], v[50:51], v[2:3] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v60, 8, v60
	v_and_b32_e32 v2, 0xff00, v110
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v61, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v61, v61
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[84:85], v[60:61], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_lshrrev_b32_sdwa v2, v220, v114 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[166:167], v[84:85], v[60:61], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[50:51], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v118
	v_pk_fma_f32 v[52:53], v[84:85], v[60:61], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[50:51], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_lshrrev_b32_sdwa v2, v220, v122 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[58:59], v[84:85], v[60:61], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[50:51], v[12:13] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v126
	v_pk_fma_f32 v[62:63], v[84:85], v[60:61], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[50:51], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_lshrrev_b32_sdwa v2, v220, v130 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[66:67], v[84:85], v[60:61], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[50:51], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v134
	v_pk_fma_f32 v[78:79], v[84:85], v[60:61], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[50:51], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_lshrrev_b32_sdwa v2, v220, v138 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[86:87], v[84:85], v[60:61], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[50:51], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_and_b32_e32 v2, 0xff00, v142
	v_pk_fma_f32 v[88:89], v[84:85], v[60:61], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[50:51], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5684
	v_pk_fma_f32 v[90:91], v[84:85], v[60:61], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[50:51], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x567c
	v_pk_fma_f32 v[74:75], v[84:85], v[60:61], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[50:51], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5674
	v_pk_fma_f32 v[94:95], v[84:85], v[60:61], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[50:51], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x566c
	v_pk_fma_f32 v[76:77], v[84:85], v[60:61], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[50:51], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x565c
	v_pk_fma_f32 v[68:69], v[84:85], v[60:61], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[50:51], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5664
	v_pk_fma_f32 v[70:71], v[84:85], v[60:61], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[50:51], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x564c
	v_pk_fma_f32 v[82:83], v[84:85], v[60:61], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[50:51], v[100:101] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5654
	v_pk_fma_f32 v[148:149], v[84:85], v[60:61], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[50:51], v[152:153] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5634
	v_pk_fma_f32 v[156:157], v[84:85], v[60:61], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[84:85], v[50:51], v[190:191] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5644
	v_pk_fma_f32 v[192:193], v[84:85], v[60:61], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[84:85], v[50:51], v[200:201] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5624
	v_pk_fma_f32 v[206:207], v[84:85], v[60:61], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[84:85], v[50:51], v[248:249] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x562c
	v_pk_fma_f32 v[250:251], v[84:85], v[60:61], v[250:251] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[50:51], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5614
	v_pk_fma_f32 v[102:103], v[84:85], v[60:61], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[50:51], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x561c
	v_pk_fma_f32 v[154:155], v[84:85], v[60:61], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[84:85], v[50:51], v[150:151] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x560c
	v_pk_fma_f32 v[146:147], v[84:85], v[60:61], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[50:51], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x563c
	v_pk_fma_f32 v[158:159], v[84:85], v[60:61], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[50:51], v[64:65] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5854
	v_pk_fma_f32 v[160:161], v[84:85], v[60:61], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[50:51], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v2
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[50:51], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	v_pk_fma_f32 v[8:9], v[84:85], v[60:61], v[8:9] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x51c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a109
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[36:37], v[84:85], v[50:51], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[60:61], v[80:81] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a47
	v_lshlrev_b32_e32 v0, 8, v0
	v_pk_fma_f32 v[38:39], v[84:85], v[50:51], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[60:61], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v162 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[30:31], v[84:85], v[50:51], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[60:61], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v168
	v_pk_fma_f32 v[10:11], v[84:85], v[50:51], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v34, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x51bc
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x5364
	v_pk_fma_f32 v[22:23], v[34:35], v[50:51], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[34:35], v[60:61], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[60:61], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v114
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v1
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x55bc
	;;#ASMSTART
	v_cvt_f32_f16 v3, v1
	;;#ASMEND
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x55b4
	scratch_load_dword v34, off, s0
	s_movk_i32 s0, 0x578c
	v_pk_fma_f32 v[52:53], v[84:85], v[2:3], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v1, v1
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v44, v34
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[44:45], v[0:1], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	v_pk_fma_f32 v[42:43], v[84:85], v[0:1], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v118 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[0:1], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[2:3], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v122
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[0:1], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[2:3], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v126 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[0:1], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[2:3], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v130
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[0:1], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[2:3], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v134 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[0:1], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[2:3], v[86:87] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v138
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[0:1], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[2:3], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v142 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[0:1], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[2:3], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a63
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[0:1], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[2:3], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a65
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[0:1], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[2:3], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a111
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[0:1], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[2:3], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a71
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[0:1], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[2:3], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a136
	v_lshlrev_b16_e32 v84, 8, v84
	v_pk_fma_f32 v[8:9], v[44:45], v[2:3], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[0:1], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[2:3], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a77
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[0:1], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[2:3], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a82
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[84:85], v[0:1], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[2:3], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a84
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[84:85], v[2:3], v[156:157] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x2ff4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[6:7], v[0:1], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[6:7], v[2:3], v[80:81] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v6, a51
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v36, v6
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[36:37], v[2:3], v[4:5] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v4, a54
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[36:37], v[0:1], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[0:1], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[4:5], v[2:3], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v162
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v38, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[38:39], v[0:1], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[38:39], v[2:3], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v10, v220, v168 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v14, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[14:15], v[0:1], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[14:15], v[2:3], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v14, 16, v106
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[14:15], v[0:1], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[14:15], v[2:3], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[84:85], v[0:1], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a86
	v_lshlrev_b32_sdwa v54, v220, v110 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[54:55], v[0:1], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[54:55], v[2:3], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[84:85], v[0:1], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[84:85], v[2:3], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a87
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[84:85], v[0:1], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[84:85], v[2:3], v[206:207] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a88
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[0:1], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[84:85], v[2:3], v[250:251] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a89
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[0:1], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[2:3], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a90
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[84:85], v[0:1], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[84:85], v[2:3], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a246
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[0:1], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[2:3], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a95
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[0:1], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[84:85], v[2:3], v[158:159] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a96
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[0:1], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[2:3], v[160:161] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	v_accvgpr_read_b32 v160, a250
	v_lshlrev_b32_e32 v161, 8, v160
	v_accvgpr_read_b32 v40, a98
	v_accvgpr_read_b32 v41, a97
	v_lshlrev_b16_e32 v40, 8, v40
	v_lshlrev_b32_e32 v41, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v161, v161
	;;#ASMEND
	s_movk_i32 s0, 0x2fdc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v160, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v106
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[160:161], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[40:41], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v110
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[40:41], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v114
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[40:41], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v118
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[84:85], v[40:41], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 24, v122
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[12:13], v[160:161], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[248:249], v[12:13], v[40:41], v[16:17] op_sel_hi:[0,1,1]
	v_and_b32_e32 v12, 0xff000000, v126
	v_lshrrev_b32_e32 v12, 16, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[12:13], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[12:13], v[40:41], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 24, v130
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[12:13], v[160:161], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[12:13], v[40:41], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v12, 0xff000000, v134
	v_lshrrev_b32_e32 v12, 16, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[12:13], v[160:161], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[12:13], v[40:41], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 24, v138
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[12:13], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[12:13], v[40:41], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v12, 0xff000000, v142
	v_lshrrev_b32_e32 v12, 16, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[12:13], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[12:13], v[40:41], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a112
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[12:13], v[160:161], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[12:13], v[40:41], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a115
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[12:13], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[12:13], v[40:41], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a118
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[12:13], v[160:161], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[12:13], v[40:41], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a120
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[12:13], v[160:161], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[12:13], v[40:41], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a121
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[12:13], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[12:13], v[40:41], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a122
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[12:13], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[12:13], v[40:41], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a123
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[12:13], v[160:161], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[12:13], v[40:41], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a124
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[12:13], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[12:13], v[40:41], v[172:173] op_sel_hi:[0,1,1]
	scratch_load_dword v12, off, s0
	s_movk_i32 s0, 0x2fd4
	v_pk_fma_f32 v[58:59], v[84:85], v[160:161], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[12:13], v[160:161], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[226:227], v[12:13], v[40:41], v[226:227] op_sel_hi:[0,1,1]
	scratch_load_dword v12, off, s0
	s_movk_i32 s0, 0x1ed4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[12:13], v[160:161], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[12:13], v[40:41], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a130
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[12:13], v[160:161], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[12:13], v[40:41], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a131
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[12:13], v[160:161], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[12:13], v[40:41], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a132
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[12:13], v[160:161], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[12:13], v[40:41], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a133
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[12:13], v[160:161], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[12:13], v[40:41], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a134
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[12:13], v[160:161], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[12:13], v[40:41], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a135
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[12:13], v[160:161], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[12:13], v[40:41], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[12:13], v[160:161], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[12:13], v[40:41], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x1eec
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x1ecc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v12
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v16
	ds_read_u8 v12, v12
	ds_read_u8 v13, v13
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x1ee4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[44:45], v[12:13], v[160:161], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[12:13], v[40:41], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v16
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x1efc
	scratch_load_dwordx2 v[250:251], off, s0
	s_movk_i32 s0, 0x1ec4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v17, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v250
	ds_read_u8 v12, v12
	ds_read_u8 v16, v16
	ds_read_u8 v17, v17
	scratch_load_dwordx2 v[250:251], off, s0
	s_movk_i32 s0, 0x1edc
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[12:13], v[160:161], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[12:13], v[40:41], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v13, 8, v13
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v250
	scratch_load_dwordx2 v[250:251], off, s0
	s_movk_i32 s0, 0x1ef4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v250
	scratch_load_dwordx2 v[250:251], off, s0
	s_movk_i32 s0, 0x2fc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v106, 0, v250
	ds_read_u8 v110, v12
	ds_read_u8 v12, v106
	ds_read_u8 v106, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v84, 8, v110
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[160:161], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[40:41], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v162
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[160:161], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[40:41], v[4:5] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v168
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[40:41], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v41, off, s0
	v_pk_fma_f32 v[22:23], v[84:85], v[160:161], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a154
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v160, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v84, 8, v107
	v_lshlrev_b16_e32 v40, 8, v199
	v_accvgpr_read_b32 v110, a153
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	v_lshlrev_b32_e32 v110, 8, v110
	;;#ASMSTART
	v_cvt_f32_f16 v161, v110
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[160:161], v[50:51] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v199, a28
	s_movk_i32 s0, 0x2af4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v41, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[40:41], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v111
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[160:161], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[40:41], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v115
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[160:161], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[40:41], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v119
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[84:85], v[160:161], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[40:41], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v123
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[248:249], v[84:85], v[160:161], v[248:249] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[40:41], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v127
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[160:161], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[40:41], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v131
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[160:161], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[40:41], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[160:161], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[40:41], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[160:161], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[40:41], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[160:161], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[40:41], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v180
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[160:161], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[40:41], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[160:161], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[40:41], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[160:161], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[40:41], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[160:161], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[40:41], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[160:161], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[40:41], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v228
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[160:161], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[40:41], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[84:85], v[160:161], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[40:41], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v254
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[84:85], v[160:161], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[84:85], v[40:41], v[156:157] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v255
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[84:85], v[160:161], v[226:227] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[84:85], v[40:41], v[166:167] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_accvgpr_read_b32 v199, a29
	v_pk_fma_f32 v[190:191], v[84:85], v[160:161], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[84:85], v[40:41], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_accvgpr_read_b32 v199, a30
	v_pk_fma_f32 v[48:49], v[84:85], v[160:161], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[84:85], v[40:41], v[200:201] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[160:161], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[40:41], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x1ebc
	scratch_load_dwordx2 v[208:209], off, s0
	v_accvgpr_read_b32 v199, a81
	s_movk_i32 s0, 0x1eb4
	v_accvgpr_read_b32 v221, a56
	v_accvgpr_read_b32 v234, a235
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[84:85], v[160:161], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[84:85], v[40:41], v[154:155] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_accvgpr_read_b32 v199, a31
	v_pk_fma_f32 v[56:57], v[84:85], v[160:161], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[40:41], v[146:147] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_accvgpr_read_b32 v199, a32
	v_pk_fma_f32 v[64:65], v[84:85], v[160:161], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[84:85], v[40:41], v[158:159] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[160:161], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[40:41], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v179
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[40:41], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[160:161], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v208
	ds_read_u8 v110, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[40:41], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[160:161], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v17, 8, v106
	v_pk_fma_f32 v[80:81], v[84:85], v[40:41], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[160:161], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v163
	scratch_load_dwordx2 v[208:209], off, s0
	v_pk_fma_f32 v[30:31], v[84:85], v[40:41], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[160:161], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v169
	s_movk_i32 s0, 0x2a54
	v_pk_fma_f32 v[38:39], v[84:85], v[40:41], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[160:161], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	scratch_load_dword v17, off, s0
	s_movk_i32 s0, 0x2a64
	v_pk_fma_f32 v[22:23], v[84:85], v[40:41], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v40, off, s0
	s_movk_i32 s0, 0x261c
	v_accvgpr_read_b32 v199, a33
	v_pk_fma_f32 v[10:11], v[84:85], v[160:161], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v199
	;;#ASMSTART
	v_cvt_f32_f16 v161, v84
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v13, 0, v208
	ds_read_u8 v13, v13
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v13, 8, v13
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v41, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v40, v17
	;;#ASMEND
	scratch_load_dword v17, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	s_movk_i32 s0, 0x1eac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v17, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v160, v17
	;;#ASMEND
	v_lshrrev_b32_sdwa v17, v220, v107 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[160:161], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[40:41], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v17, 0xff00, v111
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[40:41], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v17, v220, v115 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[40:41], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v17, 0xff00, v119
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[160:161], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[84:85], v[40:41], v[206:207] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v17, v220, v123 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[160:161], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[84:85], v[40:41], v[248:249] op_sel_hi:[0,1,1]
	v_and_b32_e32 v17, 0xff00, v127
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[40:41], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v17, v220, v131 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[160:161], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[40:41], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v17, 0xff00, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[160:161], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[40:41], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v17, v220, v139 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[40:41], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v17, 0xff00, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[40:41], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a35
	v_pk_fma_f32 v[74:75], v[84:85], v[160:161], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[40:41], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a36
	v_pk_fma_f32 v[94:95], v[84:85], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[40:41], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a37
	v_pk_fma_f32 v[76:77], v[84:85], v[160:161], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[40:41], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a38
	v_pk_fma_f32 v[68:69], v[84:85], v[160:161], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[40:41], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a39
	v_pk_fma_f32 v[70:71], v[84:85], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[40:41], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a40
	v_pk_fma_f32 v[82:83], v[84:85], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[40:41], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a41
	v_pk_fma_f32 v[148:149], v[84:85], v[160:161], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[40:41], v[152:153] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a42
	v_pk_fma_f32 v[156:157], v[84:85], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[84:85], v[40:41], v[172:173] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a43
	v_pk_fma_f32 v[166:167], v[84:85], v[160:161], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[84:85], v[40:41], v[226:227] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v202, a44
	v_pk_fma_f32 v[172:173], v[84:85], v[160:161], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[84:85], v[40:41], v[190:191] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[84:85], v[160:161], v[200:201] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[200:201], off, s0
	v_accvgpr_read_b32 v202, a45
	v_lshlrev_b32_e32 v17, 8, v202
	v_accvgpr_read_b32 v202, a46
	v_pk_fma_f32 v[48:49], v[84:85], v[40:41], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v202
	v_accvgpr_read_b32 v202, a48
	v_pk_fma_f32 v[102:103], v[84:85], v[160:161], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[40:41], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v202
	v_accvgpr_read_b32 v202, a50
	v_pk_fma_f32 v[154:155], v[84:85], v[160:161], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[84:85], v[40:41], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v202
	v_accvgpr_read_b32 v202, a52
	v_pk_fma_f32 v[146:147], v[84:85], v[160:161], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[40:41], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v202
	v_pk_fma_f32 v[158:159], v[84:85], v[160:161], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[40:41], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v235
	s_movk_i32 s0, 0x1ea4
	v_pk_fma_f32 v[2:3], v[84:85], v[160:161], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[40:41], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[160:161], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[40:41], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v110
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[160:161], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[40:41], v[60:61] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v202, a53
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v200
	scratch_load_dwordx2 v[200:201], off, s0
	s_movk_i32 s0, 0x1e94
	ds_read_u8 v17, v17
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v200
	scratch_load_dwordx2 v[200:201], off, s0
	s_movk_i32 s0, 0x1e9c
	ds_read_u8 v106, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[160:161], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[40:41], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v200
	scratch_load_dwordx2 v[200:201], off, s0
	s_movk_i32 s0, 0x1e8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v200
	ds_read_u8 v13, v13
	ds_read_u8 v110, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v13, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_sdwa v13, v220, v163 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[30:31], v[84:85], v[160:161], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[40:41], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_and_b32_e32 v13, 0xff00, v169
	v_pk_fma_f32 v[38:39], v[84:85], v[160:161], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[40:41], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v221
	v_accvgpr_read_b32 v221, a57
	v_pk_fma_f32 v[10:11], v[84:85], v[40:41], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v41, 8, v221
	v_accvgpr_read_b32 v221, a58
	;;#ASMSTART
	v_cvt_f32_f16 v40, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v221
	v_pk_fma_f32 v[22:23], v[84:85], v[160:161], v[22:23] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v221, a59
	;;#ASMSTART
	v_cvt_f32_f16 v160, v13
	;;#ASMEND
	v_lshrrev_b32_e32 v13, 16, v107
	v_lshlrev_b32_e32 v84, 8, v221
	v_lshlrev_b16_e32 v13, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v161, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_sdwa v13, v220, v111 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[160:161], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[40:41], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_e32 v13, 16, v115
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[46:47], v[84:85], v[160:161], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[40:41], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_sdwa v13, v220, v119 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[42:43], v[84:85], v[160:161], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[40:41], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_e32 v13, 16, v123
	v_pk_fma_f32 v[200:201], v[84:85], v[160:161], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[40:41], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[84:85], v[160:161], v[206:207] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[206:207], off, s0
	v_lshlrev_b32_sdwa v13, v220, v127 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[62:63], v[84:85], v[40:41], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_e32 v13, 16, v131
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[18:19], v[84:85], v[160:161], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[40:41], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_sdwa v13, v220, v135 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[20:21], v[84:85], v[160:161], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[40:41], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_e32 v13, 16, v139
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[24:25], v[84:85], v[160:161], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[40:41], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_sdwa v13, v220, v143 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[26:27], v[84:85], v[160:161], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[40:41], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a62
	v_pk_fma_f32 v[28:29], v[84:85], v[160:161], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[40:41], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a64
	v_pk_fma_f32 v[92:93], v[84:85], v[160:161], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[40:41], v[74:75] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a66
	v_pk_fma_f32 v[32:33], v[84:85], v[160:161], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[40:41], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a67
	v_pk_fma_f32 v[72:73], v[84:85], v[160:161], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[40:41], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a68
	v_pk_fma_f32 v[96:97], v[84:85], v[160:161], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[40:41], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a69
	v_pk_fma_f32 v[98:99], v[84:85], v[160:161], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[40:41], v[70:71] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a72
	v_pk_fma_f32 v[100:101], v[84:85], v[160:161], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[40:41], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a74
	v_pk_fma_f32 v[152:153], v[84:85], v[160:161], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[40:41], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a75
	v_pk_fma_f32 v[208:209], v[84:85], v[160:161], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[84:85], v[40:41], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a76
	v_pk_fma_f32 v[218:219], v[84:85], v[160:161], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[84:85], v[40:41], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a78
	v_pk_fma_f32 v[190:191], v[84:85], v[160:161], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[84:85], v[40:41], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v225
	v_accvgpr_read_b32 v225, a80
	v_pk_fma_f32 v[48:49], v[84:85], v[160:161], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[84:85], v[40:41], v[192:193] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v225
	v_pk_fma_f32 v[104:105], v[84:85], v[160:161], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[40:41], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v234
	v_accvgpr_read_b32 v234, a83
	v_pk_fma_f32 v[150:151], v[84:85], v[160:161], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[84:85], v[40:41], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v234
	v_pk_fma_f32 v[56:57], v[84:85], v[160:161], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[40:41], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a85
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[64:65], v[84:85], v[160:161], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[84:85], v[40:41], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v202
	s_movk_i32 s0, 0x1e84
	v_pk_fma_f32 v[0:1], v[84:85], v[160:161], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[40:41], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v206
	scratch_load_dwordx2 v[206:207], off, s0
	s_movk_i32 s0, 0x1e7c
	v_pk_fma_f32 v[8:9], v[84:85], v[40:41], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[160:161], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[40:41], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[160:161], v[60:61] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v106
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[40:41], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[160:161], v[6:7] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v106, a94
	v_lshlrev_b32_e32 v106, 8, v106
	ds_read_u8 v13, v13
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v13, 8, v13
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v206
	scratch_load_dwordx2 v[206:207], off, s0
	s_movk_i32 s0, 0x1e74
	ds_read_u8 v17, v17
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v206
	ds_read_u8 v199, v84
	v_lshlrev_b32_e32 v84, 8, v110
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[40:41], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[160:161], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v163
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[40:41], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[160:161], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[40:41], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[160:161], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a93
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v160, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v107
	v_accvgpr_read_b32 v40, a243
	v_accvgpr_read_b32 v41, a92
	v_lshlrev_b16_e32 v84, 8, v84
	v_lshlrev_b16_e32 v40, 8, v40
	v_lshlrev_b32_e32 v41, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v161, v106
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[160:161], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[40:41], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v111
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[40:41], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v115
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[40:41], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v119
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[160:161], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[40:41], v[200:201] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v123
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[160:161], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[40:41], v[204:205] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v127
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[40:41], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v131
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[160:161], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[40:41], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v135
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[160:161], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[40:41], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v139
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[40:41], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v143
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[40:41], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a99
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[160:161], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[40:41], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a100
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[40:41], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a101
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[160:161], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[40:41], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a102
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[160:161], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[40:41], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a103
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[40:41], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a104
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[40:41], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a105
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[160:161], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[40:41], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a106
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[156:157], off, s0
	v_pk_fma_f32 v[126:127], v[84:85], v[40:41], v[208:209] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a107
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[160:161], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[40:41], v[218:219] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a108
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[84:85], v[160:161], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[40:41], v[190:191] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a110
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[84:85], v[160:161], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[40:41], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a113
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[160:161], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[40:41], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a114
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[84:85], v[160:161], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[84:85], v[40:41], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a116
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[84:85], v[160:161], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[40:41], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a117
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[84:85], v[160:161], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[40:41], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a119
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[160:161], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[40:41], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a91
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1e6c
	v_pk_fma_f32 v[8:9], v[84:85], v[160:161], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[40:41], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v156
	scratch_load_dwordx2 v[156:157], off, s0
	ds_read_u8 v158, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[160:161], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[40:41], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v13, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v17, 8, v199
	v_pk_fma_f32 v[80:81], v[84:85], v[160:161], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[40:41], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshrrev_b32_e32 v17, 24, v163
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[30:31], v[84:85], v[160:161], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[40:41], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_and_b32_e32 v17, 0xff000000, v169
	v_lshrrev_b32_e32 v17, 16, v17
	v_pk_fma_f32 v[38:39], v[84:85], v[160:161], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[40:41], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a125
	v_pk_fma_f32 v[10:11], v[84:85], v[40:41], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v17
	v_accvgpr_read_b32 v40, a126
	v_lshlrev_b32_e32 v41, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v40, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a127
	v_pk_fma_f32 v[22:23], v[84:85], v[160:161], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v17
	v_accvgpr_read_b32 v84, a128
	v_lshlrev_b32_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	;;#ASMSTART
	v_cvt_f32_f16 v157, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	s_movk_i32 s0, 0x1e64
	scratch_load_dwordx2 v[160:161], off, s0
	s_movk_i32 s0, 0x1e4c
	v_mov_b32_e32 v169, v165
	v_add_u32_e32 v13, 0, v156
	;;#ASMSTART
	v_cvt_f32_f16 v156, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v112
	v_pk_fma_f32 v[50:51], v[84:85], v[156:157], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[40:41], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v116
	v_pk_fma_f32 v[46:47], v[84:85], v[156:157], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[40:41], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v120
	v_pk_fma_f32 v[42:43], v[84:85], v[156:157], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[40:41], v[52:53] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v124
	v_pk_fma_f32 v[106:107], v[84:85], v[156:157], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[40:41], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v128
	v_pk_fma_f32 v[110:111], v[84:85], v[156:157], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[40:41], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v132
	v_pk_fma_f32 v[18:19], v[84:85], v[156:157], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[40:41], v[66:67] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v136
	v_pk_fma_f32 v[20:21], v[84:85], v[156:157], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[40:41], v[78:79] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v140
	v_pk_fma_f32 v[24:25], v[84:85], v[156:157], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[40:41], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshlrev_b32_e32 v17, 8, v144
	v_pk_fma_f32 v[26:27], v[84:85], v[156:157], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[40:41], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a137
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[28:29], v[84:85], v[156:157], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[40:41], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a138
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[92:93], v[84:85], v[156:157], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[40:41], v[74:75] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a139
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[32:33], v[84:85], v[156:157], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[40:41], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a140
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[72:73], v[84:85], v[156:157], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[40:41], v[76:77] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a141
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[96:97], v[84:85], v[156:157], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[40:41], v[68:69] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a142
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[98:99], v[84:85], v[156:157], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[40:41], v[70:71] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a143
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[100:101], v[84:85], v[156:157], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[40:41], v[82:83] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a144
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[118:119], v[84:85], v[156:157], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[40:41], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a145
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[126:127], v[84:85], v[156:157], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[40:41], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a146
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[134:135], v[84:85], v[156:157], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[40:41], v[130:131] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a147
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[142:143], v[84:85], v[156:157], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[84:85], v[40:41], v[138:139] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a148
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[48:49], v[84:85], v[156:157], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[40:41], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a149
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[104:105], v[84:85], v[156:157], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[40:41], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a150
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[150:151], v[84:85], v[156:157], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[40:41], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a151
	v_lshlrev_b16_e32 v17, 8, v17
	v_pk_fma_f32 v[56:57], v[84:85], v[156:157], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[40:41], v[146:147] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a152
	v_lshlrev_b32_e32 v17, 8, v17
	v_pk_fma_f32 v[64:65], v[84:85], v[156:157], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[84:85], v[40:41], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a129
	v_pk_fma_f32 v[0:1], v[84:85], v[156:157], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[40:41], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v17, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[40:41], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[156:157], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v158
	scratch_load_dwordx2 v[158:159], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1e5c
	v_pk_fma_f32 v[44:45], v[84:85], v[40:41], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[156:157], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v17, 0, v160
	ds_read_u8 v13, v13
	ds_read_u8 v17, v17
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v13, 8, v13
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v158
	scratch_load_dwordx2 v[158:159], off, s0
	s_movk_i32 s0, 0x1e54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v158, 0, v158
	ds_read_u8 v84, v84
	ds_read_u8 v158, v158
	scratch_load_dwordx2 v[160:161], off, s0
	s_movk_i32 s0, 0x1e44
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[40:41], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[156:157], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v160
	scratch_load_dwordx2 v[160:161], off, s0
	ds_read_u8 v159, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b16_e32 v13, 8, v164
	v_pk_fma_f32 v[30:31], v[84:85], v[40:41], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[156:157], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v170
	v_pk_fma_f32 v[38:39], v[84:85], v[40:41], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[156:157], v[4:5] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a155
	v_pk_fma_f32 v[22:23], v[84:85], v[40:41], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v13
	v_accvgpr_read_b32 v40, a156
	v_lshlrev_b32_e32 v41, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v40, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a157
	v_pk_fma_f32 v[10:11], v[84:85], v[156:157], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v13, 8, v13
	v_accvgpr_read_b32 v84, a158
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v156, v13
	;;#ASMEND
	v_lshrrev_b32_sdwa v13, v220, v108 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v157, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_and_b32_e32 v13, 0xff00, v112
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[156:157], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[40:41], v[50:51] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_sdwa v13, v220, v116 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[54:55], v[84:85], v[156:157], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[40:41], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_and_b32_e32 v13, 0xff00, v120
	v_pk_fma_f32 v[52:53], v[84:85], v[156:157], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[40:41], v[42:43] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_sdwa v13, v220, v124 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[58:59], v[84:85], v[156:157], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[40:41], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_and_b32_e32 v13, 0xff00, v128
	v_pk_fma_f32 v[62:63], v[84:85], v[156:157], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[40:41], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_sdwa v13, v220, v132 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[66:67], v[84:85], v[156:157], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[40:41], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_and_b32_e32 v13, 0xff00, v136
	v_pk_fma_f32 v[78:79], v[84:85], v[156:157], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[40:41], v[20:21] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_lshrrev_b32_sdwa v13, v220, v140 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[86:87], v[84:85], v[156:157], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[40:41], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_and_b32_e32 v13, 0xff00, v144
	v_pk_fma_f32 v[88:89], v[84:85], v[156:157], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[40:41], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a160
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[90:91], v[84:85], v[156:157], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[40:41], v[28:29] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a161
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[74:75], v[84:85], v[156:157], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[40:41], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a162
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[94:95], v[84:85], v[156:157], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[40:41], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a163
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[76:77], v[84:85], v[156:157], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[40:41], v[72:73] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a164
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[68:69], v[84:85], v[156:157], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[40:41], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a165
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[70:71], v[84:85], v[156:157], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[40:41], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a166
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[82:83], v[84:85], v[156:157], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[40:41], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a167
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[114:115], v[84:85], v[156:157], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[40:41], v[118:119] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a168
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[122:123], v[84:85], v[156:157], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[40:41], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a169
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[130:131], v[84:85], v[156:157], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[40:41], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a170
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[138:139], v[84:85], v[156:157], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[40:41], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a171
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[148:149], v[84:85], v[156:157], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[40:41], v[48:49] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a172
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[102:103], v[84:85], v[156:157], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[40:41], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a173
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[152:153], v[84:85], v[156:157], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[84:85], v[40:41], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a174
	v_lshlrev_b16_e32 v13, 8, v13
	v_pk_fma_f32 v[146:147], v[84:85], v[156:157], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[40:41], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a175
	v_lshlrev_b32_e32 v13, 8, v13
	v_pk_fma_f32 v[154:155], v[84:85], v[156:157], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[40:41], v[64:65] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_accvgpr_read_b32 v13, a159
	v_lshlrev_b16_e32 v13, 8, v13
	s_movk_i32 s0, 0x1e3c
	v_pk_fma_f32 v[2:3], v[84:85], v[156:157], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[40:41], v[0:1] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v160
	scratch_load_dwordx2 v[160:161], off, s0
	s_movk_i32 s0, 0x1e34
	v_pk_fma_f32 v[8:9], v[84:85], v[156:157], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[40:41], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[156:157], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[40:41], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v158
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[156:157], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[40:41], v[6:7] op_sel_hi:[0,1,1]
	ds_read_u8 v13, v13
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v13, 8, v13
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v160
	scratch_load_dwordx2 v[160:161], off, s0
	s_movk_i32 s0, 0x1e2c
	ds_read_u8 v17, v17
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v160
	ds_read_u8 v158, v84
	v_lshlrev_b32_e32 v84, 8, v159
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[156:157], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[40:41], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v164 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	scratch_load_dwordx2 v[160:161], off, s0
	v_pk_fma_f32 v[38:39], v[84:85], v[156:157], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[40:41], v[4:5] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v170
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[156:157], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[40:41], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a178
	v_lshlrev_b16_e32 v84, 8, v84
	v_accvgpr_read_b32 v156, a179
	v_lshlrev_b32_e32 v157, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v156, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v108
	v_accvgpr_read_b32 v40, a176
	v_accvgpr_read_b32 v41, a177
	v_lshlrev_b16_e32 v84, 8, v84
	v_lshlrev_b16_e32 v40, 8, v40
	v_lshlrev_b32_e32 v41, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v157, v157
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[156:157], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[40:41], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v112 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[156:157], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[40:41], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v116
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[156:157], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[40:41], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v120 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[156:157], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[40:41], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v124
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[156:157], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[40:41], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v128 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[156:157], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[40:41], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v132
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[156:157], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[40:41], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v136 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[156:157], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[40:41], v[86:87] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v140
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[156:157], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[40:41], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v144 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[156:157], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[40:41], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a180
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[156:157], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[40:41], v[74:75] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a182
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[156:157], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[40:41], v[94:95] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a183
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[156:157], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[40:41], v[76:77] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a184
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[156:157], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[40:41], v[68:69] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a185
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[156:157], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[40:41], v[70:71] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a186
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[156:157], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[40:41], v[82:83] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a187
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[156:157], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[40:41], v[114:115] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a188
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[156:157], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[40:41], v[122:123] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a189
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[84:85], v[156:157], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[40:41], v[130:131] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a190
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[84:85], v[156:157], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[84:85], v[40:41], v[138:139] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a191
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[156:157], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[40:41], v[148:149] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a192
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[156:157], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[40:41], v[102:103] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a193
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[84:85], v[156:157], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[84:85], v[40:41], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a194
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[156:157], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[40:41], v[146:147] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a195
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[156:157], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[84:85], v[40:41], v[154:155] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a196
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[156:157], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[40:41], v[2:3] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a181
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[40:41], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[156:157], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[40:41], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[156:157], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[40:41], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[156:157], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v158
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[40:41], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[156:157], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v164
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[40:41], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[156:157], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v170 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[40:41], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[156:157], v[10:11] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a199
	s_movk_i32 s0, 0x1e24
	v_lshlrev_b16_e32 v84, 8, v84
	v_accvgpr_read_b32 v156, a200
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v160
	scratch_load_dwordx2 v[160:161], off, s0
	v_lshlrev_b32_e32 v157, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v156, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v108
	s_movk_i32 s0, 0x1de4
	v_accvgpr_read_b32 v40, a197
	v_accvgpr_read_b32 v41, a198
	v_lshlrev_b16_e32 v84, 8, v84
	scratch_load_dwordx2 v[158:159], off, s0
	v_lshlrev_b16_e32 v40, 8, v40
	v_lshlrev_b32_e32 v41, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v157, v157
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[156:157], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[40:41], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v112
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[156:157], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[40:41], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v116
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[156:157], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[40:41], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v120
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[156:157], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[40:41], v[106:107] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v124
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[156:157], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[40:41], v[110:111] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v128
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[156:157], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[40:41], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v132
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[156:157], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[40:41], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v136
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[156:157], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[40:41], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v140
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[156:157], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[40:41], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v144
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[156:157], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[40:41], v[28:29] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a201
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[156:157], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[40:41], v[92:93] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a202
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[156:157], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[40:41], v[32:33] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a203
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[156:157], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[40:41], v[72:73] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a204
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[156:157], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[40:41], v[96:97] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a208
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[156:157], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[40:41], v[98:99] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a209
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[156:157], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[40:41], v[100:101] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a210
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[156:157], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[40:41], v[118:119] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a212
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[156:157], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[40:41], v[126:127] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a213
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[156:157], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[40:41], v[134:135] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a214
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[84:85], v[156:157], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[40:41], v[142:143] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a215
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[84:85], v[156:157], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[40:41], v[48:49] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a216
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[156:157], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[40:41], v[104:105] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a217
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[84:85], v[156:157], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[84:85], v[40:41], v[150:151] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a218
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[84:85], v[156:157], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[40:41], v[56:57] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a219
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[84:85], v[156:157], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[40:41], v[64:65] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a234
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[156:157], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[40:41], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v84, a211
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1e0c
	v_pk_fma_f32 v[8:9], v[84:85], v[156:157], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[40:41], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v158
	scratch_load_dwordx2 v[158:159], off, s0
	v_add_u32_e32 v17, 0, v160
	s_movk_i32 s0, 0x1e04
	ds_read_u8 v13, v13
	ds_read_u8 v17, v17
	v_lshrrev_b32_e32 v128, 24, v133
	v_and_b32_e32 v124, 0xff000000, v145
	v_and_b32_e32 v132, 0xff000000, v137
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v13, 8, v13
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v158
	ds_read_u8 v84, v84
	ds_read_u8 v108, v108
	scratch_load_dwordx2 v[158:159], off, s0
	s_movk_i32 s0, 0x1dfc
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[156:157], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[40:41], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v158
	ds_read_u8 v112, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v13
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[156:157], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[40:41], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_lshrrev_b32_e32 v17, 24, v164
	v_lshlrev_b16_e32 v17, 8, v17
	scratch_load_dwordx2 v[158:159], off, s0
	v_pk_fma_f32 v[30:31], v[84:85], v[156:157], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[40:41], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_and_b32_e32 v17, 0xff000000, v170
	s_movk_i32 s0, 0x2b5c
	v_pk_fma_f32 v[38:39], v[84:85], v[156:157], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[40:41], v[4:5] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v17, 16, v17
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[40:41], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v40, off, s0
	s_movk_i32 s0, 0x2b6c
	v_pk_fma_f32 v[22:23], v[84:85], v[156:157], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	v_accvgpr_read_b32 v17, a242
	v_lshlrev_b16_e32 v17, 8, v17
	s_movk_i32 s0, 0x2b84
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v13, 0, v158
	ds_read_u8 v13, v13
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v41, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v40, v17
	;;#ASMEND
	v_accvgpr_read_b32 v17, a249
	v_lshlrev_b16_e32 v17, 8, v17
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v41, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v156, v17
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v157, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v17, 8, v109
	;;#ASMSTART
	v_cvt_f32_f16 v84, v17
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[84:85], v[40:41], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v14, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[14:15], v[156:157], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[14:15], v[40:41], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v14, 8, v117
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[14:15], v[156:157], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[14:15], v[40:41], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v14, 8, v121
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[14:15], v[156:157], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[14:15], v[40:41], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v14, 8, v125
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[14:15], v[156:157], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[14:15], v[40:41], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v14, 8, v129
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[14:15], v[156:157], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[14:15], v[40:41], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v14, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[14:15], v[156:157], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[14:15], v[40:41], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v14, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[14:15], v[156:157], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[14:15], v[40:41], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v14, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[14:15], v[156:157], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[14:15], v[40:41], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v14, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[14:15], v[156:157], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[14:15], v[40:41], v[90:91] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v14, a251
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[14:15], v[156:157], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[14:15], v[40:41], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b74
	v_pk_fma_f32 v[50:51], v[84:85], v[156:157], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[14:15], v[156:157], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[14:15], v[40:41], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b64
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[14:15], v[156:157], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[14:15], v[40:41], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[14:15], v[156:157], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[14:15], v[40:41], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[14:15], v[156:157], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[14:15], v[40:41], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b34
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[14:15], v[156:157], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[14:15], v[40:41], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b54
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[14:15], v[156:157], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[14:15], v[40:41], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[14:15], v[156:157], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[14:15], v[40:41], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b44
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[14:15], v[156:157], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[14:15], v[40:41], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[14:15], v[156:157], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[14:15], v[40:41], v[138:139] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2b0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[14:15], v[156:157], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[14:15], v[40:41], v[148:149] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2aec
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[14:15], v[156:157], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[14:15], v[40:41], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2aa4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[14:15], v[156:157], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[14:15], v[40:41], v[152:153] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2abc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[14:15], v[156:157], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[14:15], v[40:41], v[146:147] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2ae4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[14:15], v[156:157], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[14:15], v[40:41], v[154:155] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x2aac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[14:15], v[156:157], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	v_pk_fma_f32 v[166:167], v[14:15], v[40:41], v[2:3] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x2ad4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[40:41], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[0:1], v[156:157], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[0:1], v[40:41], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[0:1], v[156:157], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[0:1], v[40:41], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[0:1], v[156:157], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[0:1], v[40:41], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[0:1], v[156:157], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v169
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[0:1], v[40:41], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[0:1], v[156:157], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v171
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[40:41], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[0:1], v[156:157], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x2ac4
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x2ab4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v80, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	s_movk_i32 s0, 0x2a9c
	;;#ASMSTART
	v_cvt_f32_f16 v81, v1
	;;#ASMEND
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x2a84
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v156, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x1dd4
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v157, v1
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[4:5], v[156:157], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[4:5], v[80:81], v[8:9] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[156:157], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[4:5], v[80:81], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v12
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x1ddc
	scratch_load_dwordx2 v[14:15], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v10, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[10:11], v[156:157], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[10:11], v[80:81], v[34:35] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1dbc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v12
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v14
	ds_read_u8 v12, v12
	ds_read_u8 v84, v13
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[12:13], v[156:157], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[12:13], v[80:81], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v12, v220, v169 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v14, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[14:15], v[156:157], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[14:15], v[80:81], v[44:45] op_sel_hi:[0,1,1]
	v_and_b32_e32 v14, 0xff00, v171
	;;#ASMSTART
	v_cvt_f32_f16 v20, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[20:21], v[156:157], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v40, v220, v117 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_and_b32_e32 v36, 0xff00, v113
	;;#ASMSTART
	v_cvt_f32_f16 v40, v40
	;;#ASMEND
	v_lshrrev_b32_sdwa v30, v220, v109 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v36, v36
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[36:37], v[156:157], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[40:41], v[156:157], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[40:41], v[80:81], v[42:43] op_sel_hi:[0,1,1]
	v_and_b32_e32 v42, 0xff00, v121
	v_and_b32_e32 v54, 0xff00, v129
	;;#ASMSTART
	v_cvt_f32_f16 v30, v30
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[36:37], v[80:81], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v42, v42
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[42:43], v[156:157], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v54, v54
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[54:55], v[156:157], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v66, 0xff00, v137
	v_pk_fma_f32 v[20:21], v[20:21], v[80:81], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[30:31], v[156:157], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[30:31], v[80:81], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v50, v220, v125 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_sdwa v60, v220, v133 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v50, v50
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[50:51], v[156:157], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[60:61], v[156:157], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[66:67], v[156:157], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[66:67], v[80:81], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v66, v220, v141 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[42:43], v[80:81], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[66:67], v[156:157], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[66:67], v[80:81], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v66, 0xff00, v145
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[66:67], v[156:157], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[66:67], v[80:81], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[66:67], off, s0
	s_movk_i32 s0, 0x1dcc
	scratch_load_dwordx2 v[90:91], off, s0
	s_movk_i32 s0, 0x1dac
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[80:81], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[50:51], v[80:81], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[54:55], v[80:81], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[60:61], v[80:81], v[162:163] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v66, 0, v66
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v67, 0, v90
	ds_read_u8 v66, v66
	ds_read_u8 v106, v67
	v_pk_fma_f32 v[90:91], v[84:85], v[156:157], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[66:67], v[156:157], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[66:67], v[80:81], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[92:93], off, s0
	s_movk_i32 s0, 0x1dc4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v92
	scratch_load_dwordx2 v[92:93], off, s0
	s_movk_i32 s0, 0x1d9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v92, 0, v92
	ds_read_u8 v84, v84
	ds_read_u8 v107, v92
	scratch_load_dwordx2 v[94:95], off, s0
	s_movk_i32 s0, 0x1db4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[156:157], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[80:81], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v106
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[156:157], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[80:81], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v94
	scratch_load_dwordx2 v[94:95], off, s0
	s_movk_i32 s0, 0x1d8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v94, 0, v94
	ds_read_u8 v84, v84
	ds_read_u8 v106, v94
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[80:81], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[98:99], off, s0
	v_pk_fma_f32 v[70:71], v[84:85], v[156:157], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v107
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1da4
	v_pk_fma_f32 v[82:83], v[84:85], v[156:157], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[80:81], v[100:101] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v98
	scratch_load_dwordx2 v[98:99], off, s0
	s_movk_i32 s0, 0x1d7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v98, 0, v98
	ds_read_u8 v84, v84
	ds_read_u8 v108, v98
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[156:157], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[114:115], off, s0
	v_pk_fma_f32 v[100:101], v[84:85], v[80:81], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v106
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1d94
	v_pk_fma_f32 v[106:107], v[84:85], v[156:157], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[80:81], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v114
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x1d6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v114
	ds_read_u8 v84, v84
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[156:157], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[130:131], off, s0
	v_pk_fma_f32 v[118:119], v[84:85], v[80:81], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1d84
	v_pk_fma_f32 v[122:123], v[84:85], v[156:157], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[80:81], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v130
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x1d64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v130
	ds_read_u8 v84, v84
	ds_read_u8 v108, v108
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x1d74
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[156:157], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[80:81], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[156:157], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[80:81], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x1d54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v134
	ds_read_u8 v84, v84
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[84:85], v[156:157], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[84:85], v[80:81], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[84:85], v[156:157], v[146:147] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[146:147], off, s0
	s_movk_i32 s0, 0x23b4
	v_pk_fma_f32 v[56:57], v[84:85], v[80:81], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v146
	scratch_load_dwordx2 v[146:147], off, s0
	s_movk_i32 s0, 0x23a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v146
	ds_read_u8 v84, v84
	ds_read_u8 v108, v108 offset:16384
	scratch_load_dwordx2 v[150:151], off, s0
	s_movk_i32 s0, 0x23ac
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[84:85], v[156:157], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[80:81], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[84:85], v[156:157], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[80:81], v[172:173] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v108, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v153, v108
	;;#ASMEND
	v_mov_b32_e32 v157, v171
	v_and_b32_e32 v136, 0xff000000, v157
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v150
	scratch_load_dwordx2 v[150:151], off, s0
	s_movk_i32 s0, 0x239c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v150
	scratch_load_dwordx2 v[150:151], off, s0
	s_movk_i32 s0, 0x1d5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v150
	scratch_load_dwordx2 v[150:151], off, s0
	s_movk_i32 s0, 0x1d44
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v120, 0, v150
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v112, v112 offset:16384
	ds_read_u8 v116, v116 offset:16384
	ds_read_u8 v120, v120
	scratch_load_dwordx2 v[154:155], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v150, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v152, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v109
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v151, v112
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[152:153], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[150:151], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v113 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[152:153], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[150:151], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v117
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[152:153], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[150:151], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v121 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[152:153], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[150:151], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v125
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[152:153], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[150:151], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v129 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[152:153], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[150:151], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v133
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[152:153], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[150:151], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v137 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[152:153], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[150:151], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v141
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[152:153], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[150:151], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v145 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1d4c
	v_pk_fma_f32 v[28:29], v[84:85], v[152:153], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[150:151], v[88:89] op_sel_hi:[0,1,1]
	v_and_b32_e32 v133, 0xff000000, v113
	v_lshrrev_b32_e32 v117, 24, v117
	v_and_b32_e32 v121, 0xff000000, v121
	v_lshrrev_b32_e32 v125, 24, v125
	v_and_b32_e32 v129, 0xff000000, v129
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	ds_read_u8 v108, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1d2c
	v_pk_fma_f32 v[66:67], v[84:85], v[152:153], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[150:151], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v120, 24, v141
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	ds_read_u8 v112, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1d3c
	v_pk_fma_f32 v[32:33], v[84:85], v[152:153], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[150:151], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1d1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v108, v108
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1d34
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[152:153], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[150:151], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[152:153], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[150:151], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1d0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v112, v112
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1d24
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[152:153], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[150:151], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[152:153], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[150:151], v[82:83] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1cfc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v108, v108
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1d14
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[152:153], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[150:151], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[152:153], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[150:151], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1cec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v112, v112
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1d04
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[152:153], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[150:151], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[152:153], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[150:151], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1ce4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v108, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v108, v108
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1cf4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[152:153], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[150:151], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[152:153], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[150:151], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x1cdc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v112, v112
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x2414
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[84:85], v[152:153], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[84:85], v[150:151], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[152:153], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[84:85], v[150:151], v[142:143] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v154
	scratch_load_dwordx2 v[154:155], off, s0
	s_movk_i32 s0, 0x4ef4
	s_waitcnt vmcnt(0)
	v_mov_b32_e32 v155, v165
	v_lshrrev_b32_e32 v140, 24, v155
	v_add_u32_e32 v108, 0, v154
	ds_read_u8 v84, v84
	ds_read_u8 v116, v108 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[152:153], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[84:85], v[150:151], v[146:147] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[152:153], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[84:85], v[150:151], v[148:149] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4efc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[152:153], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[150:151], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4f04
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[152:153], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[150:151], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4f0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[152:153], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[150:151], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2384
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[152:153], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[150:151], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v155
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[152:153], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[150:151], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v157 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[152:153], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[150:151], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v109
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x238c
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x2394
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1cd4
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x1cbc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v112, 0, v112
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v113, 0, v144
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v109, v109 offset:16384
	ds_read_u8 v112, v112 offset:16384
	ds_read_u8 v137, v113
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v113, 8, v116
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v108, 8, v108
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v109
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v108, v108
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[108:109], v[30:31] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v133
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[108:109], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v117
	scratch_load_dwordx2 v[116:117], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[108:109], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v121
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[108:109], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v125
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[108:109], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v129
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[108:109], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[108:109], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v132
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[108:109], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[108:109], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v124
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1ccc
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[108:109], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v116
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x1cac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v116
	ds_read_u8 v84, v84
	ds_read_u8 v116, v116
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1cc4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[108:109], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[108:109], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1c9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v120
	ds_read_u8 v84, v84
	ds_read_u8 v117, v117
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1cb4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[108:109], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[108:109], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1c8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v120
	ds_read_u8 v84, v84
	ds_read_u8 v116, v116
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1ca4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[108:109], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v117
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[108:109], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1c7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v120
	ds_read_u8 v84, v84
	ds_read_u8 v120, v117
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[108:109], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v116
	scratch_load_dwordx2 v[116:117], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1c94
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[108:109], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v116
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x1c6c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v116
	ds_read_u8 v84, v84
	ds_read_u8 v124, v116
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[108:109], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x1c84
	v_pk_fma_f32 v[120:121], v[84:85], v[108:109], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v122
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x1c64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v122, 0, v122
	ds_read_u8 v84, v84
	ds_read_u8 v128, v122
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[108:109], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v124
	scratch_load_dwordx2 v[124:125], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1c74
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[108:109], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v124
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x1c5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v124, 0, v124
	ds_read_u8 v84, v84
	ds_read_u8 v132, v124
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x25b4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[108:109], v[138:139] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[108:109], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v130
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x4e74
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v130
	ds_read_u8 v84, v84
	ds_read_u8 v134, v130 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[108:109], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[84:85], v[112:113], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[108:109], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[108:109], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[108:109], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4eec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[108:109], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x25a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[108:109], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[108:109], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v136
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[108:109], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x25ac
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x240c
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1c54
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x4c2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v135, v112
	scratch_load_dwordx4 v[204:207], off, s0
	s_movk_i32 s0, 0x4c54
	scratch_load_dwordx4 v[248:251], off, s0
	s_movk_i32 s0, 0x4c3c
	scratch_load_dwordx4 v[224:227], off, s0
	s_movk_i32 s0, 0x4c1c
	scratch_load_dwordx4 v[190:193], off, s0
	s_movk_i32 s0, 0x4c0c
	scratch_load_dwordx4 v[148:151], off, s0
	s_movk_i32 s0, 0x4bfc
	scratch_load_dwordx4 v[168:171], off, s0
	s_movk_i32 s0, 0x4bec
	scratch_load_dwordx4 v[164:167], off, s0
	s_movk_i32 s0, 0x4bdc
	scratch_load_dwordx4 v[160:163], off, s0
	s_movk_i32 s0, 0x4bac
	scratch_load_dwordx4 v[156:159], off, s0
	s_movk_i32 s0, 0x4b7c
	scratch_load_dwordx4 v[152:155], off, s0
	s_movk_i32 s0, 0x1e14
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshlrev_b32_e32 v113, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x1e1c
	s_waitcnt vmcnt(10)
	v_lshlrev_b16_e32 v84, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[108:109], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v84, 8, v248
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[108:109], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(8)
	v_lshlrev_b16_e32 v84, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[108:109], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v84, 8, v190
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[108:109], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(6)
	v_lshlrev_b16_e32 v84, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[108:109], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v84, 8, v168
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[108:109], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(4)
	v_lshlrev_b16_e32 v84, 8, v164
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[108:109], v[62:63] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v84, 8, v160
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[108:109], v[78:79] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[108:109], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v152
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[108:109], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1df4
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[108:109], v[74:75] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[146:147], v[250:251]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1c4c
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[108:109], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1dec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c44
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[108:109], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[108:109], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c3c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[108:109], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[108:109], v[82:83] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c34
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[108:109], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[108:109], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c24
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[108:109], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[108:109], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1c14
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[108:109], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[108:109], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1bfc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x259c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[108:109], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[108:109], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x4e54
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[108:109], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[108:109], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[108:109], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[108:109], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[108:109], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x58f4
	scratch_load_dwordx4 v[142:145], off, s0
	s_movk_i32 s0, 0x58e4
	scratch_load_dwordx4 v[138:141], off, s0
	s_movk_i32 s0, 0x2584
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[108:109], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[108:109], v[12:13] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[108:109], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x258c
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2594
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1bf4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1bec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v135, v112
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v204 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b32_e32 v113, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[108:109], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v248
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[108:109], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v224 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1be4
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[108:109], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v190
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[108:109], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v148 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[108:109], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v168
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[108:109], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v164 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[108:109], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v160
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[108:109], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v156 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[108:109], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v152
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[108:109], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1bd4
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[108:109], v[66:67] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1bdc
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[108:109], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1bbc
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[108:109], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1bcc
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[108:109], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1bac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1bc4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[108:109], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[108:109], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1bb4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[108:109], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[108:109], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1ba4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[108:109], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[108:109], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b94
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[108:109], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[108:109], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x257c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[108:109], v[126:127] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[108:109], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x4e3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[108:109], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[84:85], v[112:113], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[108:109], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e34
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[108:109], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e44
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[108:109], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[108:109], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x256c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[108:109], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v142 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[18:19], v[84:85], v[108:109], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[108:109], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2574
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2564
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1b74
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1b64
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v134, v112
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v204
	v_lshlrev_b16_e32 v84, 8, v84
	v_lshlrev_b32_e32 v113, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[108:109], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[108:109], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v224
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[108:109], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v190 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[108:109], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v148
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[108:109], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v168 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[108:109], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v164
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[108:109], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v160 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[108:109], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v156
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[108:109], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v152 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1b6c
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[108:109], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1b4c
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[108:109], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1b5c
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[108:109], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b3c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b54
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[108:109], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[108:109], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b44
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[108:109], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[108:109], v[82:83] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b34
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[108:109], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[108:109], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b24
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[108:109], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[108:109], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1b14
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[108:109], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[108:109], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1afc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x255c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[108:109], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[108:109], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x4e2c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[108:109], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[108:109], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e24
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[108:109], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4d2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[108:109], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4cac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[108:109], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2544
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[108:109], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v142
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[108:109], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v138 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[108:109], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x254c
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2554
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1af4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1ae4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v134, v112
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v204
	v_lshlrev_b16_e32 v84, 8, v84
	v_lshlrev_b32_e32 v113, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[108:109], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v248
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[108:109], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v224
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[108:109], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v190
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[108:109], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v148
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[108:109], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v168
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[108:109], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v164
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[108:109], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v160
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[108:109], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v156
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[108:109], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v152
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1aec
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[108:109], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1acc
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[108:109], v[66:67] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1adc
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[108:109], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1abc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1ad4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[108:109], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[108:109], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1aac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1ac4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[108:109], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[108:109], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a9c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1ab4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[108:109], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[108:109], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a8c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1aa4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[108:109], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[108:109], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a94
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[108:109], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[108:109], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a7c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x253c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[108:109], v[126:127] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[108:109], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x4e1c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[108:109], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[84:85], v[112:113], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[108:109], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4df4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[108:109], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4bcc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[108:109], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4bc4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[108:109], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x252c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[108:109], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v142
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[108:109], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v138
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[108:109], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2534
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2524
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1a74
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1a5c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v134, v112
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v84, 8, v205
	v_lshlrev_b32_e32 v113, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[108:109], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[108:109], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[108:109], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v191
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[108:109], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[108:109], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v169
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[108:109], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v165
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[108:109], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v161
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[108:109], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v157
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[108:109], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v153
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1a64
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[108:109], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1a44
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[108:109], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x1a54
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[108:109], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a4c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[108:109], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[108:109], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a3c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[108:109], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[108:109], v[82:83] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a2c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[108:109], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[108:109], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a04
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a1c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[108:109], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[108:109], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x19fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1a0c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[108:109], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[108:109], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x19f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x24ec
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[108:109], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[108:109], v[128:129] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x4e14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[108:109], v[130:131] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[108:109], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4c4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[108:109], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[108:109], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b94
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[108:109], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x24cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[108:109], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[108:109], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[108:109], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x24d4
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x24dc
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x19ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x19dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v134, v112
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v205 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b32_e32 v113, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[108:109], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v249
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[108:109], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v225 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x19d4
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[108:109], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v191
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[108:109], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v149 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[108:109], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v169
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[108:109], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v165 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[108:109], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v161
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[108:109], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v157 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[108:109], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v153
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[108:109], v[28:29] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x19c4
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[108:109], v[66:67] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x19cc
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[108:109], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x19ac
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[108:109], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x19bc
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[108:109], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x199c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x19b4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[108:109], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[108:109], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x198c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x19a4
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[108:109], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[108:109], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x197c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1994
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[108:109], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[108:109], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1974
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x1984
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[108:109], v[48:49] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[108:109], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x196c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x24bc
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[108:109], v[126:127] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[108:109], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x4e0c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v136
	ds_read_u8 v84, v84
	ds_read_u8 v134, v134 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[108:109], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[84:85], v[112:113], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[108:109], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b74
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[108:109], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[108:109], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[108:109], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2494
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[108:109], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v143 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[18:19], v[84:85], v[108:109], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[108:109], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x249c
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v108
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x248c
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1964
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1954
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v84, v84 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v113, v109 offset:16384
	ds_read_u8 v135, v112
	scratch_load_dwordx2 v[136:137], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v205
	v_lshlrev_b16_e32 v84, 8, v84
	v_lshlrev_b32_e32 v113, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[108:109], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[108:109], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v225
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[108:109], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v191 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[108:109], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v149
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[108:109], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v169 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[108:109], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v165
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[108:109], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v161 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[108:109], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v157
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[108:109], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v153 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x195c
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[108:109], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	ds_read_u8 v134, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[108:109], v[74:75] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x2fbc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v84, 0, v136
	ds_read_u8 v135, v84
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[108:109], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ee4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[108:109], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[108:109], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x51b4
	v_mov_b32_e32 v135, v143
	v_mov_b32_e32 v136, v144
	v_mov_b32_e32 v137, v145
	v_mov_b64_e32 v[144:145], v[206:207]
	v_mov_b64_e32 v[142:143], v[192:193]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[108:109], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4edc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[108:109], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ecc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[108:109], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ed4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[108:109], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ebc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[108:109], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ec4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[108:109], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4eac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[108:109], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4eb4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[108:109], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[108:109], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ea4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[108:109], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e94
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[108:109], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4bbc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[84:85], v[108:109], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b54
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[108:109], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[108:109], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[108:109], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4814
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[108:109], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v135
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[108:109], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v139 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[108:109], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4e8c
	scratch_load_dword v108, off, s0
	s_movk_i32 s0, 0x4e04
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4834
	scratch_load_dword v112, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	s_movk_i32 s0, 0x4dfc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v205
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[108:109], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v249
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[108:109], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v225
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[108:109], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v191
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[108:109], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v149
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[108:109], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v169
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[108:109], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v165
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[108:109], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v161
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[108:109], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v157
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[108:109], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v153
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[108:109], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x482c
	v_mov_b64_e32 v[148:149], v[226:227]
	v_mov_b64_e32 v[152:153], v[166:167]
	v_mov_b64_e32 v[156:157], v[158:159]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[108:109], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4874
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[108:109], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4894
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[108:109], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x489c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[108:109], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4de4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[108:109], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4dec
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[108:109], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4dd4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[108:109], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ddc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[108:109], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4dc4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[108:109], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4dcc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[108:109], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4dac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[108:109], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4db4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[108:109], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4d8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[108:109], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4d9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[108:109], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4bd4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[108:109], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[84:85], v[112:113], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[108:109], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x484c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[108:109], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[108:109], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[108:109], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[108:109], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v135
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[108:109], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v139
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[108:109], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b44
	scratch_load_dword v108, off, s0
	s_movk_i32 s0, 0x4b24
	v_mov_b64_e32 v[134:135], v[136:137]
	v_mov_b64_e32 v[138:139], v[162:163]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v109, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b04
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x4ae4
	;;#ASMSTART
	v_cvt_f32_f16 v109, v109
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b34
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[108:109], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x486c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[108:109], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4854
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[108:109], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[108:109], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[108:109], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[108:109], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[108:109], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[108:109], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[108:109], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[108:109], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v150
	v_mov_b64_e32 v[136:137], v[140:141]
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_mov_b64_e32 v[140:141], v[170:171]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[108:109], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[108:109], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v152
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[108:109], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[108:109], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[108:109], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v154
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[108:109], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4afc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[108:109], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4b0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[108:109], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4aec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[108:109], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4af4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[108:109], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ad4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[108:109], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4adc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[108:109], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ac4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[108:109], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4acc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[108:109], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4ab4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[108:109], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4abc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[108:109], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[108:109], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4aa4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[108:109], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[108:109], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x488c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[108:109], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[108:109], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a94
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[108:109], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a84
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x4a74
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a6c
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x4a64
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v144 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v146
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v148 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v150 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v152 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v156 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v154
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a54
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4864
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a44
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a34
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4a04
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x58dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5884
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x587c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5874
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v134 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v136
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49e4
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x49dc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49d4
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x49cc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v144
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v146 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v148
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v142 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v150
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v140 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v152
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v138 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v156
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v154 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4844
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x49ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4994
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x499c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4984
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x498c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4974
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x497c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4964
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x496c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x495c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x58c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x584c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5864
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x586c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v134
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v136 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x480c
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x47d4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4954
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x494c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v144
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v146
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v148
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v142
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v150
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v140
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v152
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v138
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v156
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v154
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4944
	v_and_b32_e32 v144, 0xff000000, v147
	v_lshrrev_b32_e32 v142, 24, v149
	v_lshrrev_b32_e32 v140, 24, v151
	v_lshrrev_b32_e32 v138, 24, v153
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4824
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4804
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x493c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4934
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x492c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4794
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x478c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x58ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5834
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x583c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5844
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4774
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v134
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v136
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x476c
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x4924
	v_lshrrev_b32_e32 v136, 24, v157
	v_and_b32_e32 v134, 0xff000000, v137
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x491c
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x4914
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v84, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v151
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v153
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v157
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v155
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x490c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4784
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4904
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x48a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x585c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5824
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x582c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5814
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4884
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x487c
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x485c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x483c
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x481c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v145 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v147
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v149 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v151 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v141
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v153 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v157 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v155
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x47bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4764
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x477c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x479c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4754
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x475c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4744
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x474c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4734
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x473c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4724
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x472c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x471c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5784
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5804
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x580c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x581c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4714
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v135 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v137
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x470c
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x4704
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46fc
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x46d4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v145
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v147 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v149
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v143 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v151
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v141 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v153
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v139 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v157
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v155 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46cc
	v_and_b32_e32 v143, 0xff000000, v143
	v_and_b32_e32 v141, 0xff000000, v141
	v_and_b32_e32 v139, 0xff000000, v139
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4694
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x469c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4684
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x468c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4674
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x467c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4664
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x466c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x465c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x577c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4654
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v135
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v137 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x464c
	scratch_load_dword v113, off, s0
	s_movk_i32 s0, 0x4644
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v132, off, s0
	s_movk_i32 s0, 0x463c
	scratch_load_dword v133, off, s0
	v_lshrrev_b32_e32 v84, 24, v145
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_and_b32_e32 v137, 0xff000000, v155
	s_movk_i32 s0, 0x4634
	v_lshrrev_b32_e32 v135, 24, v135
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v113, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v144
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v143
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v141
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v137
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4624
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x462c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4614
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x461c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4604
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x460c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v134
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4554
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x454c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4544
	scratch_load_dword v132, off, s0
	s_movk_i32 s0, 0x2a2c
	scratch_load_dwordx4 v[150:153], off, s0
	s_movk_i32 s0, 0x2a8c
	scratch_load_dwordx4 v[158:161], off, s0
	s_movk_i32 s0, 0x2afc
	scratch_load_dwordx4 v[162:165], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x453c
	s_waitcnt vmcnt(4)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v150
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v84, 8, v158
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v230
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v194
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4534
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x452c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x451c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4524
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x450c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4514
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4504
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x575c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5794
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1684
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x579c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x45a4
	scratch_load_dwordx4 v[146:149], off, s0
	s_movk_i32 s0, 0x29ec
	scratch_load_dwordx4 v[154:157], off, s0
	s_movk_i32 s0, 0x44bc
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v154
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44b4
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x44ac
	v_lshrrev_b32_e32 v178, 24, v149
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x44a4
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x449c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v150 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v158
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v240 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v162
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v230
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v194 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v212
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v186 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v182
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4494
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x448c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4484
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x447c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x446c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4474
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x445c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4464
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x444c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4454
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x443c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4444
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x442c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4434
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4424
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x574c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1668
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1676
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5754
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x441c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v146 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v154
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4414
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x440c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4404
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x46ec
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v150
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v158 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v240
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v162 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v236
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v230 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v194
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v212 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v186
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v182 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x457c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x46dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4574
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x458c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x456c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4584
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4564
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5194
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x455c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x51ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x518c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5774
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x576c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1624
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1640
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1652
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1660
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v146
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v154 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1596
	scratch_load_dword v132, off, off offset:1532
	scratch_load_dword v112, off, off offset:1580
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:1564
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:1516
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1620
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1632
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1644
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v146
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v154
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v150
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v158
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v240
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v162
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v236
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v230
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v194
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v212
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v186
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v182
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1548
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1484
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1500
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1452
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1468
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1420
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1436
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1388
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1404
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1356
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1372
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1332
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1340
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1300
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1316
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1284
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1308
	scratch_load_dword v112, off, off offset:1292
	scratch_load_dword v132, off, off offset:1268
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:1276
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v84, 8, v151
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v159
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v163
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v195
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v183
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1260
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1252
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1244
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1228
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1236
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1212
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1220
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1196
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1204
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1180
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1188
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1164
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1172
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1148
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1156
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1140
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e84
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v155
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1132
	scratch_load_dword v112, off, off offset:1124
	scratch_load_dword v132, off, off offset:1108
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:1116
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v151 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v159
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v241 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v163
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v237 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v231
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v195 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v213
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v187 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v183
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1100
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1092
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1076
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1060
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1052
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1028
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1044
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1004
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:1020
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:980
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:996
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:948
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:964
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:916
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:932
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:900
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a44
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v147 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v155
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:892
	scratch_load_dword v132, off, off offset:860
	scratch_load_dword v112, off, off offset:876
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:868
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v151
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v159 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v241
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v163 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v237
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v231 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v195
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v213 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v187
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v183 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:844
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:828
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:812
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:788
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:796
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:756
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:772
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:724
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:740
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:692
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:708
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:660
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:676
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:628
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:644
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:612
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2ccc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v147
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v155 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:596
	scratch_load_dword v112, off, off offset:580
	scratch_load_dword v132, off, off offset:548
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:564
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v151
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v159
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v241
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v163
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v237
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v231
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v195
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v213
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v187
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v183
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:532
	v_mov_b32_e32 v151, v157
	v_and_b32_e32 v179, 0xff000000, v151
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:516
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:500
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:468
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:484
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:436
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:452
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:404
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:420
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:372
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:388
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:340
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:356
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:308
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:324
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:292
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a04
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v147
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v155
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:284
	scratch_load_dword v132, off, off offset:260
	scratch_load_dword v112, off, off offset:276
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:268
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v84, 8, v152
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v160
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v164
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v232
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v196
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v214
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v184
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:244
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:228
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:212
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:180
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:196
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:148
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:164
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:116
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:132
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:100
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:68
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:56
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:60
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:52
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x5764
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v156
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:44
	scratch_load_dword v112, off, off offset:48
	scratch_load_dword v132, off, off offset:36
	s_waitcnt vmcnt(2)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, off offset:40
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v152 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v160
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v242 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v164
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v238 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v232
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v196 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v214
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v188 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v184
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:32
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, off offset:28
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2fb4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x57ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2fac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2fa4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f94
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f74
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f54
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2984
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2994
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x299c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v148 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v156
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f5c
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x2f4c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f44
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x4ba4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 16, v152
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v160 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v242
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v164 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v238
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v232 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v196
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v188
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v184 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x459c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x4594
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f34
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f24
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f14
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f04
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2f0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2ef4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2efc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2edc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2eec
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2ed4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x296c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2974
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x297c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x298c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2eb4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v148
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v156 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2eac
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x2ea4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e9c
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x2e94
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_e32 v84, 24, v152
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v160
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v242
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v164
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v238
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v232
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v196
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v214
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v188
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v184
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e74
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e64
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e54
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e44
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e34
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e14
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2e24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2dd4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2de4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2d9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x294c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2954
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x295c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2964
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2d74
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v148
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff000000, v156
	v_lshrrev_b32_e32 v84, 16, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2cbc
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x2cac
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2c5c
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x2c54
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshlrev_b16_e32 v84, 8, v153
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[112:113], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v161
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[112:113], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[112:113], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v165
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[112:113], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[112:113], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[112:113], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v197
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[112:113], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[112:113], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[112:113], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v185
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[112:113], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2c1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[112:113], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2c0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[112:113], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2b7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[112:113], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2b8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[112:113], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2b24
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[112:113], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2b2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[112:113], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2acc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[112:113], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2adc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[112:113], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a74
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[112:113], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[112:113], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a24
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[84:85], v[112:113], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[112:113], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x29d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[112:113], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2a14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[112:113], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2934
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[84:85], v[112:113], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2924
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[84:85], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[84:85], v[112:113], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x292c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[84:85], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[84:85], v[112:113], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x293c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[84:85], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[84:85], v[112:113], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2944
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[84:85], v[112:113], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x290c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[84:85], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[84:85], v[112:113], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[84:85], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[84:85], v[112:113], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v84, 8, v157
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[84:85], v[112:113], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2914
	scratch_load_dword v112, off, s0
	s_movk_i32 s0, 0x28fc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v113, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v84
	;;#ASMEND
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2904
	scratch_load_dword v132, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v113, v113
	;;#ASMEND
	s_movk_i32 s0, 0x28dc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v84, 8, v84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v133, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v84
	;;#ASMEND
	v_lshrrev_b32_sdwa v84, v220, v153 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[112:113], v[30:31] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v161
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[112:113], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v243 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[112:113], v[40:41] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v165
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[112:113], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v239 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[112:113], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v233
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[112:113], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v197 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[112:113], v[60:61] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v215
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[84:85], v[112:113], v[24:25] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v84, v220, v189 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[84:85], v[112:113], v[26:27] op_sel_hi:[0,1,1]
	v_and_b32_e32 v84, 0xff00, v185
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[84:85], v[112:113], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[84:85], v[112:113], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[84:85], v[112:113], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[84:85], v[112:113], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[84:85], v[112:113], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[84:85], v[112:113], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[84:85], v[112:113], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x288c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[84:85], v[112:113], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2894
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[84:85], v[112:113], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2874
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[84:85], v[112:113], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2884
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[112:113], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2864
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[84:85], v[112:113], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x286c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[84:85], v[112:113], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2854
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[112:113], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x285c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[84:85], v[112:113], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x283c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[84:85], v[112:113], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x289c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[84:85], v[112:113], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x28e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[84:85], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x28f4
	v_pk_fma_f32 v[6:7], v[84:85], v[112:113], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[0:1], v[112:113], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[0:1], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x291c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[0:1], v[112:113], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[0:1], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x284c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[0:1], v[112:113], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[0:1], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v149 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[142:143], v[0:1], v[112:113], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[0:1], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v151
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[0:1], v[112:113], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[0:1], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x2844
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x2834
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v132, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	s_movk_i32 s0, 0x2814
	;;#ASMSTART
	v_cvt_f32_f16 v133, v1
	;;#ASMEND
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x280c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x287c
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v147, v1
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[146:147], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[2:3], v[132:133], v[134:135] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x28d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[146:147], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[132:133], v[136:137] op_sel_hi:[0,1,1]
	scratch_load_dword v4, off, s0
	s_movk_i32 s0, 0x28ec
	v_lshrrev_b32_e32 v136, 24, v197
	v_and_b32_e32 v137, 0xff000000, v215
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[146:147], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[6:7], v[132:133], v[138:139] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x282c
	v_lshrrev_b32_e32 v138, 24, v239
	v_and_b32_e32 v139, 0xff000000, v233
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[146:147], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[8:9], v[132:133], v[140:141] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 16, v149
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[146:147], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[10:11], v[132:133], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v10, v220, v151 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[84:85], v[146:147], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[84:85], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v153
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[84:85], v[146:147], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[84:85], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v161 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[84:85], v[146:147], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[84:85], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v243
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[84:85], v[146:147], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[84:85], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v165 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[84:85], v[146:147], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[84:85], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v239
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[84:85], v[146:147], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[84:85], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v233 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[84:85], v[146:147], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[84:85], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v197
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[84:85], v[146:147], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[84:85], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v215 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[84:85], v[146:147], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[84:85], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v189
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[84:85], v[146:147], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[84:85], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v84, v220, v185 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[84:85], v[146:147], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[84:85], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2824
	v_and_b32_e32 v142, 0xff000000, v161
	v_lshrrev_b32_e32 v140, 24, v243
	v_and_b32_e32 v141, 0xff000000, v165
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[84:85], v[146:147], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[84:85], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x281c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[84:85], v[146:147], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[84:85], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[84:85], v[146:147], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[84:85], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x2804
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[84:85], v[146:147], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[84:85], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[84:85], v[146:147], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[84:85], v[132:133], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[84:85], v[146:147], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[84:85], v[132:133], v[82:83] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[84:85], v[146:147], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[84:85], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[84:85], v[146:147], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[84:85], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[84:85], v[146:147], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[84:85], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[84:85], v[146:147], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[84:85], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[84:85], v[146:147], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[84:85], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[84:85], v[146:147], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[84:85], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[84:85], v[146:147], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[84:85], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[84:85], v[146:147], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[84:85], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x27a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[84:85], v[146:147], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[84:85], v[132:133], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v84, off, s0
	s_movk_i32 s0, 0x279c
	v_lshrrev_b32_e32 v130, 24, v189
	v_and_b32_e32 v131, 0xff000000, v185
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[84:85], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dword v132, off, s0
	s_movk_i32 s0, 0x2794
	scratch_load_dword v133, off, s0
	s_movk_i32 s0, 0x278c
	scratch_load_dword v134, off, s0
	s_movk_i32 s0, 0x2784
	scratch_load_dword v135, off, s0
	v_pk_fma_f32 v[80:81], v[84:85], v[146:147], v[80:81] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 24, v153
	v_lshlrev_b16_e32 v84, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	s_movk_i32 s0, 0x277c
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v133, 8, v133
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v135, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v135, v135
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[84:85], v[134:135], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[84:85], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v142
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[84:85], v[134:135], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[84:85], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[84:85], v[134:135], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[84:85], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v141
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[84:85], v[134:135], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[84:85], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[84:85], v[134:135], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[84:85], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v139
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[84:85], v[134:135], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[84:85], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v84, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[84:85], v[134:135], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[84:85], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v84, 16, v137
	;;#ASMSTART
	v_cvt_f32_f16 v84, v84
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[84:85], v[134:135], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v78, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[78:79], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[78:79], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v78, 16, v131
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[78:79], v[134:135], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[78:79], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v78, off, s0
	s_movk_i32 s0, 0x276c
	v_pk_fma_f32 v[24:25], v[84:85], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v78, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v78, v78
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[78:79], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2774
	v_pk_fma_f32 v[138:139], v[78:79], v[134:135], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[66:67], v[134:135], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[66:67], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x275c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[66:67], v[134:135], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[66:67], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2764
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[66:67], v[134:135], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[66:67], v[132:133], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x274c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[66:67], v[134:135], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[66:67], v[132:133], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2754
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[66:67], v[134:135], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[66:67], v[132:133], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x273c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[66:67], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[66:67], v[132:133], v[100:101] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2744
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[66:67], v[134:135], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[66:67], v[132:133], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x272c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[66:67], v[134:135], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[66:67], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2734
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[66:67], v[134:135], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[66:67], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x271c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[66:67], v[134:135], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[66:67], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2724
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[66:67], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[66:67], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x270c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[66:67], v[134:135], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[66:67], v[132:133], v[122:123] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2714
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[66:67], v[134:135], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[66:67], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x2704
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[66:67], v[134:135], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[66:67], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v66, off, s0
	s_movk_i32 s0, 0x26fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v66, 8, v66
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[66:67], v[134:135], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[66:67], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v66, 8, v198
	;;#ASMSTART
	v_cvt_f32_f16 v66, v66
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[66:67], v[134:135], v[12:13] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[12:13], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v181
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[2:3], v[134:135], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[2:3], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v4, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[134:135], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[4:5], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v6, v4
	;;#ASMEND
	v_pk_fma_f32 v[4:5], v[6:7], v[134:135], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[6:7], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 16, v179
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[66:67], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[6:7], v[134:135], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[6:7], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26f4
	scratch_load_dword v7, off, s0
	s_movk_i32 s0, 0x26ec
	v_pk_fma_f32 v[170:171], v[12:13], v[134:135], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v132, v6
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v7, 8, v7
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26e4
	;;#ASMSTART
	v_cvt_f32_f16 v133, v7
	;;#ASMEND
	scratch_load_dword v7, off, s0
	s_movk_i32 s0, 0x519c
	scratch_load_dwordx4 v[228:231], off, s0
	s_movk_i32 s0, 0x517c
	scratch_load_dwordx4 v[212:215], off, s0
	s_movk_i32 s0, 0x516c
	scratch_load_dwordx4 v[186:189], off, s0
	s_movk_i32 s0, 0x515c
	scratch_load_dwordx4 v[178:181], off, s0
	s_movk_i32 s0, 0x514c
	scratch_load_dwordx4 v[224:227], off, s0
	s_movk_i32 s0, 0x513c
	scratch_load_dwordx4 v[240:243], off, s0
	s_movk_i32 s0, 0x512c
	scratch_load_dwordx4 v[236:239], off, s0
	s_movk_i32 s0, 0x511c
	scratch_load_dwordx4 v[248:251], off, s0
	s_movk_i32 s0, 0x510c
	scratch_load_dwordx4 v[232:235], off, s0
	s_movk_i32 s0, 0x50ec
	scratch_load_dwordx4 v[208:211], off, s0
	s_movk_i32 s0, 0x26dc
	s_waitcnt vmcnt(11)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v134, v6
	;;#ASMEND
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v7, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v135, v7
	;;#ASMEND
	s_waitcnt vmcnt(9)
	v_lshlrev_b16_e32 v6, 8, v228
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[6:7], v[134:135], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[6:7], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v6, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[6:7], v[134:135], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[6:7], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(7)
	v_lshlrev_b16_e32 v6, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[6:7], v[134:135], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[6:7], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v6, 8, v178
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[6:7], v[134:135], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[6:7], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(5)
	v_lshlrev_b16_e32 v6, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[6:7], v[134:135], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[6:7], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v6, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[6:7], v[134:135], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[6:7], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v6, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[6:7], v[134:135], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[6:7], v[132:133], v[62:63] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v6, 8, v248
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[6:7], v[134:135], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[6:7], v[132:133], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v6, 8, v232
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[6:7], v[134:135], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[6:7], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[6:7], v[134:135], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[6:7], v[132:133], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[6:7], v[134:135], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[6:7], v[132:133], v[138:139] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[6:7], v[134:135], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[6:7], v[132:133], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[6:7], v[134:135], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[6:7], v[132:133], v[142:143] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[6:7], v[134:135], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[6:7], v[132:133], v[146:147] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[6:7], v[134:135], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[6:7], v[132:133], v[150:151] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26b4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[6:7], v[134:135], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[6:7], v[132:133], v[154:155] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x269c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[6:7], v[134:135], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[6:7], v[132:133], v[158:159] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x26a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[6:7], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[6:7], v[132:133], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x268c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[6:7], v[134:135], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[6:7], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x2694
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[6:7], v[134:135], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[6:7], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x267c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[6:7], v[134:135], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[6:7], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x2684
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[6:7], v[134:135], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[6:7], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x266c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[6:7], v[134:135], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[6:7], v[132:133], v[124:125] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x2674
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[6:7], v[134:135], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[6:7], v[132:133], v[160:161] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x2664
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[6:7], v[134:135], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[6:7], v[132:133], v[162:163] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x182c
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x1824
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x1814
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v102, 0, v102
	v_pk_fma_f32 v[58:59], v[6:7], v[134:135], v[166:167] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x17dc
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x17d4
	v_pk_fma_f32 v[122:123], v[6:7], v[132:133], v[164:165] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v252
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[6:7], v[134:135], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[6:7], v[132:133], v[168:169] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v253
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[6:7], v[134:135], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[6:7], v[132:133], v[170:171] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v64, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[64:65], v[134:135], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[64:65], v[132:133], v[174:175] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[254:255], v[180:181]
	v_mov_b64_e32 v[252:253], v[178:179]
	v_mov_b32_e32 v221, v253
	v_mov_b32_e32 v222, v254
	v_mov_b32_e32 v223, v255
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x265c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v136, 0, v136
	ds_read_u8 v102, v102
	ds_read_u8 v184, v103
	ds_read_u8 v196, v136
	ds_read_u8 v197, v105
	ds_read_u8 v192, v104
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v102, 8, v102
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[102:103], v[134:135], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[102:103], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v244
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[2:3], v[134:135], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[2:3], v[132:133], v[4:5] op_sel_hi:[0,1,1]
	ds_read_b128 v[2:5], v216 offset:2272
	v_mov_b64_e32 v[218:219], v[188:189]
	v_mov_b64_e32 v[216:217], v[186:187]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v136, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[136:137], v[134:135], v[126:127] op_sel_hi:[0,1,1]
	scratch_load_dword v126, off, s0
	s_movk_i32 s0, 0x2654
	scratch_load_dword v127, off, s0
	s_movk_i32 s0, 0x264c
	v_pk_fma_f32 v[66:67], v[136:137], v[132:133], v[66:67] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v132, v126
	;;#ASMEND
	scratch_load_dword v126, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v127, 8, v127
	s_movk_i32 s0, 0x2644
	;;#ASMSTART
	v_cvt_f32_f16 v133, v127
	;;#ASMEND
	scratch_load_dword v127, off, s0
	s_movk_i32 s0, 0x263c
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v136, v126
	;;#ASMEND
	v_lshrrev_b32_sdwa v126, v220, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v127, 8, v127
	;;#ASMSTART
	v_cvt_f32_f16 v137, v127
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[126:127], v[136:137], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[126:127], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_and_b32_e32 v126, 0xff00, v212
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[126:127], v[136:137], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[126:127], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v126, v220, v216 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[72:73], v[126:127], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[126:127], v[132:133], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v126, 0xff00, v252
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[126:127], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[126:127], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v126, v220, v224 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[76:77], v[126:127], v[136:137], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[126:127], v[132:133], v[16:17] op_sel_hi:[0,1,1]
	v_and_b32_e32 v126, 0xff00, v240
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[126:127], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[126:127], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v126, v220, v236 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[80:81], v[126:127], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[126:127], v[132:133], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v126, 0xff00, v248
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[126:127], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[126:127], v[132:133], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v126, v220, v232 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[84:85], v[126:127], v[136:137], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[126:127], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_and_b32_e32 v126, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[126:127], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[126:127], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dword v126, off, s0
	s_movk_i32 s0, 0x2634
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[126:127], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[126:127], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v126, off, s0
	s_movk_i32 s0, 0x262c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[126:127], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[126:127], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dword v126, off, s0
	s_movk_i32 s0, 0x2624
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[126:127], v[136:137], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dword v92, off, s0
	s_movk_i32 s0, 0x260c
	v_pk_fma_f32 v[32:33], v[126:127], v[132:133], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v92, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[92:93], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[92:93], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dword v92, off, s0
	s_movk_i32 s0, 0x25fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v92, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[92:93], v[136:137], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[92:93], v[132:133], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dword v92, off, s0
	s_movk_i32 s0, 0x2604
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v92, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[92:93], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[92:93], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	scratch_load_dword v92, off, s0
	s_movk_i32 s0, 0x25ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v92, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[92:93], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[92:93], v[132:133], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dword v92, off, s0
	s_movk_i32 s0, 0x25f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v92, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[92:93], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[92:93], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dword v92, off, s0
	s_movk_i32 s0, 0x25dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v92, 8, v92
	;;#ASMSTART
	v_cvt_f32_f16 v92, v92
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[92:93], v[132:133], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x25e4
	v_pk_fma_f32 v[152:153], v[92:93], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[44:45], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[44:45], v[132:133], v[46:47] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x25cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[44:45], v[136:137], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[44:45], v[132:133], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x25d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[44:45], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[44:45], v[132:133], v[50:51] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x25bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[44:45], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[44:45], v[132:133], v[52:53] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x25c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[44:45], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[44:45], v[132:133], v[54:55] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x1a6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[44:45], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[44:45], v[132:133], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v44, off, s0
	s_movk_i32 s0, 0x17c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[44:45], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[44:45], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v184
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[44:45], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[44:45], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x17bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v44
	ds_read_u8 v44, v44
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[44:45], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v192
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[0:1], v[136:137], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[0:1], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x19e4
	v_pk_fma_f32 v[188:189], v[44:45], v[136:137], v[62:63] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[0:1], v[136:137], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[0:1], v[132:133], v[104:105] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v244 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[118:119], v[0:1], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[0:1], v[132:133], v[128:129] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[136:137], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[0:1], v[132:133], v[138:139] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x194c
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x1944
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v136, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	s_movk_i32 s0, 0x193c
	;;#ASMSTART
	v_cvt_f32_f16 v137, v1
	;;#ASMEND
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x1934
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v228
	v_lshlrev_b16_e32 v0, 8, v0
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v139, v1
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[138:139], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[0:1], v[136:137], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v212 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[0:1], v[138:139], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[136:137], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v216
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[0:1], v[138:139], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[0:1], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v252 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[0:1], v[138:139], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[0:1], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v224
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[0:1], v[138:139], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[0:1], v[136:137], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v240 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[0:1], v[138:139], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v236
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[0:1], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[0:1], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[0:1], v[138:139], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v232
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[0:1], v[138:139], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[0:1], v[136:137], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[6:7], v[138:139], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[6:7], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	scratch_load_dword v6, off, s0
	s_movk_i32 s0, 0x192c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[8:9], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	scratch_load_dword v8, off, s0
	s_movk_i32 s0, 0x1924
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[138:139], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[10:11], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v10, off, s0
	s_movk_i32 s0, 0x1914
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v12, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[12:13], v[138:139], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[12:13], v[136:137], v[140:141] op_sel_hi:[0,1,1]
	scratch_load_dword v12, off, s0
	s_movk_i32 s0, 0x191c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v14, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[14:15], v[138:139], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[14:15], v[136:137], v[142:143] op_sel_hi:[0,1,1]
	scratch_load_dword v14, off, s0
	s_movk_i32 s0, 0x1904
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v16, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[16:17], v[138:139], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[16:17], v[136:137], v[144:145] op_sel_hi:[0,1,1]
	scratch_load_dword v16, off, s0
	s_movk_i32 s0, 0x190c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[18:19], v[136:137], v[146:147] op_sel_hi:[0,1,1]
	scratch_load_dword v18, off, s0
	s_movk_i32 s0, 0x18f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v18, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[138:139], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[20:21], v[136:137], v[148:149] op_sel_hi:[0,1,1]
	scratch_load_dword v20, off, s0
	s_movk_i32 s0, 0x18fc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[138:139], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[22:23], v[136:137], v[150:151] op_sel_hi:[0,1,1]
	scratch_load_dword v22, off, s0
	s_movk_i32 s0, 0x18e4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v24, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[24:25], v[138:139], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[24:25], v[136:137], v[152:153] op_sel_hi:[0,1,1]
	scratch_load_dword v24, off, s0
	s_movk_i32 s0, 0x18ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v26, v24
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[26:27], v[138:139], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[26:27], v[136:137], v[156:157] op_sel_hi:[0,1,1]
	scratch_load_dword v26, off, s0
	s_movk_i32 s0, 0x18d4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v26, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v28, v26
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[28:29], v[138:139], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[28:29], v[136:137], v[160:161] op_sel_hi:[0,1,1]
	scratch_load_dword v28, off, s0
	s_movk_i32 s0, 0x18dc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v28, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v30, v28
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[30:31], v[138:139], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[30:31], v[136:137], v[164:165] op_sel_hi:[0,1,1]
	scratch_load_dword v30, off, s0
	s_movk_i32 s0, 0x18c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v30, 8, v30
	;;#ASMSTART
	v_cvt_f32_f16 v32, v30
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[32:33], v[138:139], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[32:33], v[136:137], v[168:169] op_sel_hi:[0,1,1]
	scratch_load_dword v32, off, s0
	s_movk_i32 s0, 0x18cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v34, v32
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[34:35], v[138:139], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[34:35], v[136:137], v[172:173] op_sel_hi:[0,1,1]
	scratch_load_dword v34, off, s0
	s_movk_i32 s0, 0x18bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v36, v34
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[36:37], v[138:139], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[36:37], v[136:137], v[176:177] op_sel_hi:[0,1,1]
	scratch_load_dword v36, off, s0
	s_movk_i32 s0, 0x1794
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v36, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v38, v36
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[38:39], v[138:139], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[38:39], v[136:137], v[180:181] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v38, 8, v197
	;;#ASMSTART
	v_cvt_f32_f16 v40, v38
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[40:41], v[138:139], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[40:41], v[136:137], v[184:185] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[40:41], off, s0
	s_movk_i32 s0, 0x177c
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x1774
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x176c
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v40, 0, v40
	ds_read_u8 v40, v40
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v102, 0, v102
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x174c
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1714
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v40, 8, v40
	;;#ASMSTART
	v_cvt_f32_f16 v42, v40
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[42:43], v[138:139], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[42:43], v[136:137], v[188:189] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v42, 8, v196
	;;#ASMSTART
	v_cvt_f32_f16 v90, v42
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[90:91], v[138:139], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[90:91], v[136:137], v[192:193] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x50fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v140, 0, v140
	ds_read_u8 v102, v102
	ds_read_u8 v206, v140
	ds_read_u8 v207, v105
	ds_read_u8 v202, v104
	ds_read_u8 v194, v103
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v102, 8, v102
	;;#ASMSTART
	v_cvt_f32_f16 v102, v102
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[102:103], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[102:103], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v126, 16, v244
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[126:127], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[126:127], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v126, v220, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[126:127], v[138:139], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[126:127], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v126, off, s0
	s_movk_i32 s0, 0x5104
	scratch_load_dword v127, off, s0
	s_movk_i32 s0, 0x50e4
	scratch_load_dword v134, off, s0
	s_movk_i32 s0, 0x50dc
	scratch_load_dword v135, off, s0
	v_lshrrev_b32_e32 v136, 24, v228
	v_lshlrev_b16_e32 v136, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	s_movk_i32 s0, 0x50d4
	v_and_b32_e32 v2, 0xff000000, v2
	v_lshrrev_b32_e32 v2, 16, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt vmcnt(3)
	v_lshlrev_b16_e32 v126, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v126, v126
	;;#ASMEND
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v127, 8, v127
	;;#ASMSTART
	v_cvt_f32_f16 v127, v127
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v135, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v135, v135
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[136:137], v[134:135], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[136:137], v[126:127], v[112:113] op_sel_hi:[0,1,1]
	v_and_b32_e32 v136, 0xff000000, v212
	v_lshrrev_b32_e32 v136, 16, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[136:137], v[134:135], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[136:137], v[126:127], v[100:101] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 24, v216
	v_lshlrev_b16_e32 v136, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[136:137], v[134:135], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[136:137], v[126:127], v[106:107] op_sel_hi:[0,1,1]
	v_and_b32_e32 v136, 0xff000000, v252
	v_lshrrev_b32_e32 v136, 16, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[136:137], v[134:135], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[136:137], v[126:127], v[92:93] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 24, v224
	v_lshlrev_b16_e32 v136, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[136:137], v[134:135], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[136:137], v[126:127], v[94:95] op_sel_hi:[0,1,1]
	v_and_b32_e32 v136, 0xff000000, v240
	v_lshrrev_b32_e32 v136, 16, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[136:137], v[134:135], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[136:137], v[126:127], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 24, v236
	v_lshlrev_b16_e32 v136, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[136:137], v[134:135], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[136:137], v[126:127], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v136, 0xff000000, v248
	v_lshrrev_b32_e32 v136, 16, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[136:137], v[134:135], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[136:137], v[126:127], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v136, 24, v232
	v_lshlrev_b16_e32 v136, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[136:137], v[134:135], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[136:137], v[126:127], v[46:47] op_sel_hi:[0,1,1]
	v_and_b32_e32 v136, 0xff000000, v208
	v_lshrrev_b32_e32 v136, 16, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v136
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[136:137], v[126:127], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x50b4
	v_pk_fma_f32 v[52:53], v[136:137], v[134:135], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[0:1], v[134:135], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[0:1], v[126:127], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x50cc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[0:1], v[134:135], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[0:1], v[126:127], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x50c4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[134:135], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[0:1], v[126:127], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x50bc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[0:1], v[134:135], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[0:1], v[126:127], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x50ac
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[0:1], v[134:135], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[0:1], v[126:127], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x50a4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[0:1], v[134:135], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[0:1], v[126:127], v[16:17] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5084
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[0:1], v[134:135], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[0:1], v[126:127], v[18:19] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x509c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[0:1], v[134:135], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[0:1], v[126:127], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5094
	v_pk_fma_f32 v[68:69], v[2:3], v[134:135], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[0:1], v[134:135], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[0:1], v[126:127], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x508c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[0:1], v[134:135], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[0:1], v[126:127], v[24:25] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5064
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[170:171], v[0:1], v[134:135], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[0:1], v[126:127], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x507c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[0:1], v[134:135], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[0:1], v[126:127], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x5074
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[0:1], v[134:135], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[0:1], v[126:127], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x506c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[0:1], v[134:135], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[0:1], v[126:127], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x505c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[186:187], v[0:1], v[134:135], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[0:1], v[126:127], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x160c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[190:191], v[0:1], v[134:135], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[0:1], v[126:127], v[36:37] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v194
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[194:195], v[0:1], v[134:135], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[0:1], v[126:127], v[38:39] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1604
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[0:1], v[134:135], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[0:1], v[126:127], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[0:1], v[134:135], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[0:1], v[126:127], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x504c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v6, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[6:7], v[134:135], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[6:7], v[126:127], v[104:105] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 24, v244
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[134:135], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[2:3], v[126:127], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5054
	v_pk_fma_f32 v[70:71], v[8:9], v[126:127], v[130:131] op_sel_hi:[0,1,1]
	scratch_load_dword v8, off, s0
	s_movk_i32 s0, 0x5044
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 8, v8
	s_movk_i32 s0, 0x503c
	;;#ASMSTART
	v_cvt_f32_f16 v137, v8
	;;#ASMEND
	scratch_load_dword v8, off, s0
	s_movk_i32 s0, 0x5034
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v138, v2
	;;#ASMEND
	v_lshlrev_b16_e32 v2, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v139, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[2:3], v[138:139], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[2:3], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[2:3], v[138:139], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[2:3], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[2:3], v[138:139], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[2:3], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v253
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[2:3], v[138:139], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[2:3], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[2:3], v[138:139], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[2:3], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v241
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[2:3], v[138:139], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[2:3], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v237
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[2:3], v[138:139], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[2:3], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v249
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[2:3], v[138:139], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[2:3], v[136:137], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v233
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[2:3], v[138:139], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[2:3], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[2:3], v[138:139], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[2:3], v[136:137], v[52:53] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5014
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[2:3], v[138:139], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[2:3], v[136:137], v[54:55] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x502c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[2:3], v[138:139], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[2:3], v[136:137], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5024
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[2:3], v[138:139], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[2:3], v[136:137], v[58:59] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x501c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[2:3], v[138:139], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[2:3], v[136:137], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x500c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[2:3], v[138:139], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[2:3], v[136:137], v[62:63] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x5004
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[2:3], v[138:139], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[2:3], v[136:137], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4ffc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[2:3], v[138:139], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[2:3], v[136:137], v[154:155] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4ff4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[2:3], v[138:139], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[2:3], v[136:137], v[158:159] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[2:3], v[138:139], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[2:3], v[136:137], v[162:163] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fe4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[2:3], v[138:139], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[2:3], v[136:137], v[166:167] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fdc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[2:3], v[138:139], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[2:3], v[136:137], v[170:171] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fd4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[2:3], v[138:139], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[2:3], v[136:137], v[174:175] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fcc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[2:3], v[138:139], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[2:3], v[136:137], v[178:179] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fc4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[2:3], v[138:139], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[2:3], v[136:137], v[182:183] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fbc
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[2:3], v[138:139], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[2:3], v[136:137], v[186:187] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x15fc
	scratch_load_dwordx2 v[62:63], off, s0
	s_movk_i32 s0, 0x15f4
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x15ec
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[2:3], v[138:139], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[2:3], v[136:137], v[190:191] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[2:3], v[138:139], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[2:3], v[136:137], v[194:195] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v62
	ds_read_u8 v2, v2
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[2:3], v[138:139], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[2:3], v[136:137], v[198:199] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v206
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[2:3], v[138:139], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[2:3], v[136:137], v[202:203] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x15e4
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x15dc
	v_mov_b32_e32 v205, v209
	v_mov_b32_e32 v206, v210
	v_mov_b32_e32 v207, v211
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v102, 0, v102
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x15d4
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x15cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x15c4
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x4fac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v140, 0, v140
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v142
	ds_read_u8 v2, v2
	ds_read_u8 v200, v104
	ds_read_u8 v201, v105
	ds_read_u8 v202, v140
	ds_read_u8 v203, v141
	ds_read_u8 v196, v103
	ds_read_u8 v188, v102
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[2:3], v[138:139], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[2:3], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v245
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[2:3], v[138:139], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[2:3], v[136:137], v[6:7] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[2:3], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[2:3], v[136:137], v[68:69] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4fb4
	scratch_load_dword v104, off, s0
	s_movk_i32 s0, 0x4fa4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v105, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v104, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f9c
	scratch_load_dword v134, off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v105, v105
	;;#ASMEND
	s_movk_i32 s0, 0x4f94
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v136, v2
	;;#ASMEND
	v_lshrrev_b32_sdwa v2, v220, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v134, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v137, v134
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[2:3], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[2:3], v[104:105], v[8:9] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff00, v213
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[2:3], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[2:3], v[104:105], v[10:11] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v2, v220, v217 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[76:77], v[2:3], v[136:137], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[2:3], v[104:105], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff00, v221
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[2:3], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[2:3], v[104:105], v[14:15] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v2, v220, v225 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[80:81], v[2:3], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[2:3], v[104:105], v[16:17] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff00, v241
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[2:3], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[2:3], v[104:105], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v2, v220, v237 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[84:85], v[2:3], v[136:137], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[2:3], v[104:105], v[20:21] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff00, v249
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[2:3], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[2:3], v[104:105], v[22:23] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v2, v220, v233 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[88:89], v[2:3], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[2:3], v[104:105], v[24:25] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff00, v205
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[2:3], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[2:3], v[104:105], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[2:3], v[136:137], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[2:3], v[104:105], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d74
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[2:3], v[136:137], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[2:3], v[104:105], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[2:3], v[136:137], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[2:3], v[104:105], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[146:147], v[2:3], v[136:137], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[2:3], v[104:105], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[2:3], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[2:3], v[104:105], v[36:37] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f74
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[2:3], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[2:3], v[104:105], v[38:39] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[2:3], v[136:137], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[2:3], v[104:105], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[2:3], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[2:3], v[104:105], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[2:3], v[136:137], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[2:3], v[104:105], v[44:45] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f54
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[2:3], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[2:3], v[104:105], v[46:47] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[2:3], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[2:3], v[104:105], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f44
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[2:3], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[2:3], v[104:105], v[50:51] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[2:3], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[2:3], v[104:105], v[52:53] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f34
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[2:3], v[136:137], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[2:3], v[104:105], v[54:55] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4f2c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[2:3], v[136:137], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[2:3], v[104:105], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x15bc
	scratch_load_dwordx2 v[44:45], off, s0
	s_movk_i32 s0, 0x4f24
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[2:3], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[2:3], v[104:105], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[2:3], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[2:3], v[104:105], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v44
	ds_read_u8 v2, v2
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[2:3], v[136:137], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[2:3], v[104:105], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v196
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[2:3], v[136:137], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[2:3], v[104:105], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v200
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[2:3], v[136:137], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v245 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[2:3], v[104:105], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[0:1], v[136:137], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[0:1], v[104:105], v[70:71] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff00, v3
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[136:137], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[0:1], v[104:105], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4f1c
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x4f14
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v136, v0
	;;#ASMEND
	scratch_load_dword v0, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v1, 8, v1
	s_movk_i32 s0, 0x4d6c
	;;#ASMSTART
	v_cvt_f32_f16 v137, v1
	;;#ASMEND
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x4dbc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v138, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v229
	v_lshlrev_b16_e32 v0, 8, v0
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v139, v1
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[138:139], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[0:1], v[136:137], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v213 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[0:1], v[138:139], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[136:137], v[74:75] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v217
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[0:1], v[138:139], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[0:1], v[136:137], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v221 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[0:1], v[138:139], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[0:1], v[136:137], v[78:79] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v225
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[0:1], v[138:139], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[0:1], v[136:137], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v241 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[0:1], v[138:139], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[136:137], v[82:83] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v237
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[0:1], v[138:139], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[0:1], v[136:137], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[0:1], v[138:139], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[136:137], v[86:87] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v233
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[0:1], v[138:139], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[0:1], v[136:137], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v205 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[138:139], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[2:3], v[136:137], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4da4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[2:3], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[2:3], v[136:137], v[140:141] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d94
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[2:3], v[138:139], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[2:3], v[136:137], v[142:143] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d84
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[2:3], v[138:139], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[2:3], v[136:137], v[144:145] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d64
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[2:3], v[138:139], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[2:3], v[136:137], v[146:147] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d5c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[2:3], v[138:139], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[2:3], v[136:137], v[148:149] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d54
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[2:3], v[138:139], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[2:3], v[136:137], v[150:151] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d4c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[2:3], v[138:139], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[2:3], v[136:137], v[152:153] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d44
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[2:3], v[138:139], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[2:3], v[136:137], v[154:155] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d3c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[2:3], v[138:139], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[2:3], v[136:137], v[156:157] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d34
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[2:3], v[138:139], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[2:3], v[136:137], v[160:161] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d24
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[2:3], v[138:139], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[2:3], v[136:137], v[164:165] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d1c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[2:3], v[138:139], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[2:3], v[136:137], v[168:169] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d14
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[2:3], v[138:139], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[2:3], v[136:137], v[172:173] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d0c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[2:3], v[138:139], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[2:3], v[136:137], v[176:177] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4d04
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[2:3], v[138:139], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[2:3], v[136:137], v[180:181] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x15b4
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x15ac
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[2:3], v[138:139], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[2:3], v[136:137], v[184:185] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v201
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[2:3], v[138:139], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[2:3], v[136:137], v[188:189] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v202
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[2:3], v[138:139], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[2:3], v[136:137], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v203
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[2:3], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[2:3], v[136:137], v[196:197] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v102
	scratch_load_dwordx2 v[102:103], off, s0
	s_movk_i32 s0, 0x15a4
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x159c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v102, 0, v102
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v103, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x1594
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x158c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1584
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x157c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v140, 0, v140
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x4cf4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v142, 0, v142
	ds_read_u8 v2, v2
	ds_read_u8 v144, v102
	ds_read_u8 v145, v103
	ds_read_u8 v208, v104
	ds_read_u8 v209, v105
	ds_read_u8 v210, v140
	ds_read_u8 v211, v141
	ds_read_u8 v212, v142
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[2:3], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[2:3], v[136:137], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 16, v245
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[2:3], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[2:3], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v2, v220, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[2:3], v[138:139], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[2:3], v[136:137], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dword v2, off, s0
	s_movk_i32 s0, 0x4cfc
	scratch_load_dword v118, off, s0
	s_movk_i32 s0, 0x4cec
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v140, v2
	;;#ASMEND
	scratch_load_dword v2, off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v118, 8, v118
	s_movk_i32 s0, 0x4ce4
	;;#ASMSTART
	v_cvt_f32_f16 v141, v118
	;;#ASMEND
	scratch_load_dword v118, off, s0
	s_movk_i32 s0, 0x4cdc
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v142, v2
	;;#ASMEND
	v_lshrrev_b32_e32 v2, 24, v229
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v118, 8, v118
	;;#ASMSTART
	v_cvt_f32_f16 v143, v118
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[2:3], v[142:143], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[146:147], v[2:3], v[140:141], v[112:113] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff000000, v213
	v_lshrrev_b32_e32 v2, 16, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[2:3], v[142:143], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[2:3], v[140:141], v[100:101] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v217
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[2:3], v[142:143], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[2:3], v[140:141], v[106:107] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff000000, v221
	v_lshrrev_b32_e32 v2, 16, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[2:3], v[142:143], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[2:3], v[140:141], v[92:93] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v225
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[2:3], v[142:143], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[2:3], v[140:141], v[94:95] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff000000, v241
	v_lshrrev_b32_e32 v2, 16, v2
	v_mov_b32_e32 v241, v239
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_mov_b32_e32 v240, v238
	v_mov_b32_e32 v239, v237
	v_pk_fma_f32 v[156:157], v[2:3], v[142:143], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[2:3], v[140:141], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v239
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_mov_b32_e32 v237, v249
	v_pk_fma_f32 v[110:111], v[2:3], v[142:143], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[2:3], v[140:141], v[50:51] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff000000, v237
	v_lshrrev_b32_e32 v2, 16, v2
	v_mov_b32_e32 v237, v235
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_mov_b32_e32 v236, v234
	v_mov_b32_e32 v235, v233
	v_pk_fma_f32 v[96:97], v[2:3], v[142:143], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[2:3], v[140:141], v[44:45] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v235
	v_lshlrev_b16_e32 v2, 8, v2
	v_mov_b32_e32 v235, v207
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_mov_b32_e32 v233, v205
	v_pk_fma_f32 v[98:99], v[2:3], v[142:143], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[2:3], v[140:141], v[46:47] op_sel_hi:[0,1,1]
	v_and_b32_e32 v2, 0xff000000, v233
	v_lshrrev_b32_e32 v2, 16, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[2:3], v[140:141], v[0:1] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4cd4
	v_mov_b32_e32 v234, v206
	v_pk_fma_f32 v[52:53], v[2:3], v[142:143], v[52:53] op_sel_hi:[0,1,1]
	v_mov_b32_e32 v238, v250
	v_mov_b64_e32 v[224:225], v[214:215]
	v_mov_b64_e32 v[228:229], v[218:219]
	v_mov_b32_e32 v239, v251
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[0:1], v[142:143], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[0:1], v[140:141], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4ccc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[0:1], v[142:143], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[0:1], v[140:141], v[8:9] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4cc4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[142:143], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[0:1], v[140:141], v[10:11] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4cbc
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[0:1], v[142:143], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[0:1], v[140:141], v[12:13] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4cb4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[0:1], v[142:143], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[0:1], v[140:141], v[14:15] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4ca4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[0:1], v[142:143], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[0:1], v[140:141], v[16:17] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c9c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[0:1], v[142:143], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[0:1], v[140:141], v[18:19] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c94
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[0:1], v[142:143], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[0:1], v[140:141], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c8c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[0:1], v[142:143], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[0:1], v[140:141], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c84
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[0:1], v[142:143], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[0:1], v[140:141], v[24:25] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c7c
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[0:1], v[142:143], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[0:1], v[140:141], v[26:27] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c74
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[0:1], v[142:143], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[140:141], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x43f4
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[0:1], v[142:143], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[0:1], v[140:141], v[30:31] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c6c
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[0:1], v[142:143], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[0:1], v[140:141], v[32:33] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x43ec
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[0:1], v[142:143], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[0:1], v[140:141], v[34:35] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4aac
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[0:1], v[142:143], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[140:141], v[36:37] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b16_e32 v0, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[0:1], v[142:143], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[0:1], v[140:141], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[142:143], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[0:1], v[140:141], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v208
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[142:143], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[140:141], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[142:143], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[0:1], v[140:141], v[102:103] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v245
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[0:1], v[142:143], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[0:1], v[140:141], v[130:131] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v3
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[0:1], v[142:143], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[0:1], v[140:141], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x4c64
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x43fc
	v_mov_b64_e32 v[208:209], v[234:235]
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v142, v0
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v1
	scratch_load_dword v0, off, s0
	s_movk_i32 s0, 0x43ac
	;;#ASMSTART
	v_cvt_f32_f16 v143, v1
	;;#ASMEND
	scratch_load_dword v1, off, s0
	s_movk_i32 s0, 0x43b4
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v144, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v230
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v2, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v145, v1
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[2:3], v[144:145], v[146:147] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[2:3], v[142:143], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v2, 8, v214
	;;#ASMSTART
	v_cvt_f32_f16 v6, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[6:7], v[144:145], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[6:7], v[142:143], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v6, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[144:145], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[8:9], v[142:143], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v8, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[144:145], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[10:11], v[142:143], v[152:153] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v10, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v12, v10
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[12:13], v[144:145], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[12:13], v[142:143], v[154:155] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v14, v12
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[14:15], v[144:145], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[14:15], v[142:143], v[156:157] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v14, 8, v240
	;;#ASMSTART
	v_cvt_f32_f16 v16, v14
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[16:17], v[144:145], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[16:17], v[142:143], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v16, 8, v238
	;;#ASMSTART
	v_cvt_f32_f16 v18, v16
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[18:19], v[144:145], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[18:19], v[142:143], v[96:97] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v18, 8, v236
	;;#ASMSTART
	v_cvt_f32_f16 v20, v18
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[20:21], v[144:145], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[20:21], v[142:143], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v20, 8, v234
	;;#ASMSTART
	v_cvt_f32_f16 v22, v20
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[22:23], v[144:145], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[22:23], v[142:143], v[52:53] op_sel_hi:[0,1,1]
	scratch_load_dword v22, off, s0
	s_movk_i32 s0, 0x1544
	scratch_load_dwordx2 v[46:47], off, s0
	s_movk_i32 s0, 0x154c
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x1554
	v_mov_b64_e32 v[214:215], v[242:243]
	v_mov_b64_e32 v[218:219], v[240:241]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v46, 0, v46
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v48
	scratch_load_dwordx2 v[48:49], off, s0
	s_movk_i32 s0, 0x155c
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x1564
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v48, 0, v48
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v49, 0, v50
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x156c
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x1574
	v_lshlrev_b16_e32 v22, 8, v22
	;;#ASMSTART
	v_cvt_f32_f16 v44, v22
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[44:45], v[144:145], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[44:45], v[142:143], v[54:55] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v50, 0, v50
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v52
	scratch_load_dwordx2 v[52:53], off, s0
	s_movk_i32 s0, 0x1514
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v52, 0, v52
	ds_read_u8 v46, v46
	ds_read_u8 v48, v48
	ds_read_u8 v49, v49
	ds_read_u8 v54, v50
	ds_read_u8 v82, v51
	ds_read_u8 v83, v52
	ds_read_u8 v47, v47
	scratch_load_dwordx2 v[50:51], off, s0
	s_movk_i32 s0, 0x151c
	scratch_load_dwordx2 v[84:85], off, s0
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v46, 8, v46
	;;#ASMSTART
	v_cvt_f32_f16 v46, v46
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[66:67], v[46:47], v[144:145], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[46:47], v[142:143], v[162:163] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1524
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v46, 0, v50
	ds_read_u8 v105, v46
	v_lshlrev_b16_e32 v46, 8, v47
	;;#ASMSTART
	v_cvt_f32_f16 v46, v46
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[46:47], v[144:145], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[46:47], v[142:143], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v46, 8, v48
	;;#ASMSTART
	v_cvt_f32_f16 v46, v46
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[46:47], v[144:145], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[46:47], v[142:143], v[168:169] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v46, 8, v49
	;;#ASMSTART
	v_cvt_f32_f16 v46, v46
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[46:47], v[144:145], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[46:47], v[142:143], v[172:173] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v46, 8, v54
	;;#ASMSTART
	v_cvt_f32_f16 v48, v46
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[48:49], v[144:145], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[48:49], v[142:143], v[176:177] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v48, 8, v82
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v84
	scratch_load_dwordx2 v[84:85], off, s0
	s_movk_i32 s0, 0x1534
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x153c
	;;#ASMSTART
	v_cvt_f32_f16 v58, v48
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[58:59], v[144:145], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[58:59], v[142:143], v[180:181] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v84, 0, v84
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v85, 0, v86
	scratch_load_dwordx2 v[86:87], off, s0
	s_movk_i32 s0, 0x152c
	scratch_load_dwordx2 v[88:89], off, s0
	s_movk_i32 s0, 0x150c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v86, 0, v86
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v87, 0, v88
	ds_read_u8 v82, v82
	ds_read_u8 v147, v87
	ds_read_u8 v88, v86
	ds_read_u8 v85, v85
	ds_read_u8 v84, v84
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[82:83], v[144:145], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[82:83], v[142:143], v[184:185] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v82, 8, v83
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[82:83], v[144:145], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[82:83], v[142:143], v[188:189] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[82:83], off, s0
	s_movk_i32 s0, 0x1504
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v82, 0, v82
	ds_read_u8 v82, v82
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v82, 8, v82
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[82:83], v[144:145], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[82:83], v[142:143], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v82, 8, v84
	;;#ASMSTART
	v_cvt_f32_f16 v82, v82
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[82:83], v[142:143], v[74:75] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[74:75], off, s0
	v_pk_fma_f32 v[96:97], v[82:83], v[144:145], v[196:197] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x14fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v74, 0, v74
	ds_read_u8 v74, v74
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v74, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v82, v74
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[82:83], v[144:145], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[82:83], v[142:143], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v76, 8, v85
	;;#ASMSTART
	v_cvt_f32_f16 v84, v76
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[84:85], v[144:145], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[84:85], v[142:143], v[78:79] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[78:79], off, s0
	s_movk_i32 s0, 0x14f4
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x14ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v78, 0, v78
	ds_read_u8 v78, v78
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v104, 0, v110
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x14e4
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x14dc
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v78, 8, v78
	;;#ASMSTART
	v_cvt_f32_f16 v86, v78
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[86:87], v[144:145], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[86:87], v[142:143], v[80:81] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v80, 8, v88
	;;#ASMSTART
	v_cvt_f32_f16 v88, v80
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[88:89], v[144:145], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[88:89], v[142:143], v[204:205] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v110, 0, v110
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v111, 0, v128
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x14d4
	scratch_load_dwordx2 v[130:131], off, s0
	s_movk_i32 s0, 0x23bc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v128, 0, v128
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v130
	ds_read_u8 v104, v104
	ds_read_u8 v148, v129
	ds_read_u8 v149, v128
	ds_read_u8 v150, v111
	ds_read_u8 v151, v110
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v104, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[104:105], v[142:143], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v56, 8, v210
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[56:57], v[144:145], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[56:57], v[142:143], v[60:61] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v56, 8, v211
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[56:57], v[144:145], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[56:57], v[142:143], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v56, 8, v212
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[56:57], v[144:145], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[56:57], v[142:143], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v56, 8, v105
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[56:57], v[144:145], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[56:57], v[142:143], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v56, 8, v246
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[56:57], v[144:145], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[56:57], v[142:143], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v56, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[56:57], v[144:145], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[56:57], v[142:143], v[136:137] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x23c4
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x23cc
	v_pk_fma_f32 v[108:109], v[104:105], v[144:145], v[108:109] op_sel_hi:[0,1,1]
	v_mov_b64_e32 v[210:211], v[238:239]
	v_mov_b64_e32 v[212:213], v[236:237]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v56
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v60
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x23d4
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x14cc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v60, 0, v60
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x14c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v104, 0, v104
	ds_read_u8 v56, v56 offset:16384
	ds_read_u8 v57, v57 offset:16384
	ds_read_u8 v60, v60 offset:16384
	ds_read_u8 v61, v61 offset:16384
	ds_read_u8 v204, v104
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v104, v56
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v56, 8, v60
	v_lshlrev_b32_e32 v57, 8, v57
	;;#ASMSTART
	v_cvt_f32_f16 v144, v56
	;;#ASMEND
	v_lshlrev_b16_e32 v56, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v105, v57
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v57, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v145, v57
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[56:57], v[144:145], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[56:57], v[104:105], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x14bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v128, 0, v128
	ds_read_u8 v128, v128
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v128, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v134, v128
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[134:135], v[144:145], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[134:135], v[104:105], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v118, 8, v151
	;;#ASMSTART
	v_cvt_f32_f16 v134, v118
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[134:135], v[144:145], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[134:135], v[104:105], v[120:121] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1494
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v120, 0, v120
	ds_read_u8 v120, v120
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v120, 8, v120
	;;#ASMSTART
	v_cvt_f32_f16 v120, v120
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[120:121], v[104:105], v[112:113] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v112, v220, v246 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[120:121], v[144:145], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[112:113], v[144:145], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[112:113], v[104:105], v[114:115] op_sel_hi:[0,1,1]
	v_and_b32_e32 v112, 0xff00, v4
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[112:113], v[144:145], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[112:113], v[104:105], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v112, v220, v230 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[24:25], v[112:113], v[144:145], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[112:113], v[104:105], v[0:1] op_sel_hi:[0,1,1]
	v_and_b32_e32 v112, 0xff00, v224
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[112:113], v[144:145], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[112:113], v[104:105], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v112, v220, v228 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[28:29], v[112:113], v[144:145], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[112:113], v[104:105], v[6:7] op_sel_hi:[0,1,1]
	v_and_b32_e32 v112, 0xff00, v222
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[112:113], v[144:145], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[112:113], v[104:105], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v112, v220, v226 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[32:33], v[112:113], v[144:145], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[112:113], v[104:105], v[10:11] op_sel_hi:[0,1,1]
	v_and_b32_e32 v112, 0xff00, v214
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[112:113], v[144:145], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[112:113], v[104:105], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v112, v220, v218 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[36:37], v[112:113], v[144:145], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[112:113], v[104:105], v[14:15] op_sel_hi:[0,1,1]
	v_and_b32_e32 v112, 0xff00, v210
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[112:113], v[144:145], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[112:113], v[104:105], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v112, v220, v212 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[40:41], v[112:113], v[144:145], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[112:113], v[104:105], v[18:19] op_sel_hi:[0,1,1]
	v_and_b32_e32 v112, 0xff00, v208
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[112:113], v[144:145], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[112:113], v[104:105], v[20:21] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v150
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[112:113], v[144:145], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[112:113], v[104:105], v[22:23] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x148c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[112:113], v[144:145], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[112:113], v[104:105], v[66:67] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v149
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[112:113], v[144:145], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[112:113], v[104:105], v[70:71] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x149c
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x14a4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v112, 0, v112
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v113, 0, v114
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x14ac
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x14b4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v114, 0, v114
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v115, 0, v116
	scratch_load_dwordx2 v[116:117], off, s0
	s_movk_i32 s0, 0x146c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v116
	ds_read_u8 v112, v112
	ds_read_u8 v116, v116
	ds_read_u8 v115, v115
	ds_read_u8 v114, v114
	ds_read_u8 v113, v113
	scratch_load_dwordx2 v[122:123], off, s0
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_movk_i32 s0, 0x145c
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[62:63], v[112:113], v[144:145], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[112:113], v[104:105], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[112:113], v[144:145], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[112:113], v[104:105], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v122
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[112:113], v[144:145], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[112:113], v[104:105], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[112:113], v[144:145], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[112:113], v[104:105], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1454
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[112:113], v[144:145], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[112:113], v[104:105], v[90:91] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v114
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[112:113], v[144:145], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[112:113], v[104:105], v[92:93] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x144c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[112:113], v[144:145], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[112:113], v[104:105], v[94:95] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v115
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[112:113], v[144:145], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[112:113], v[104:105], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x1464
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x1474
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v112, 0, v112
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v113, 0, v114
	scratch_load_dwordx2 v[114:115], off, s0
	s_movk_i32 s0, 0x147c
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x1484
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v114, 0, v114
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v115, 0, v122
	scratch_load_dwordx2 v[122:123], off, s0
	s_movk_i32 s0, 0x1444
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v117, 0, v122
	ds_read_u8 v112, v112
	ds_read_u8 v126, v117
	ds_read_u8 v117, v115
	ds_read_u8 v122, v114
	ds_read_u8 v113, v113
	scratch_load_dwordx2 v[114:115], off, s0
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	s_movk_i32 s0, 0x143c
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[82:83], v[112:113], v[144:145], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[112:113], v[104:105], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v116
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[112:113], v[144:145], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[112:113], v[104:105], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v114
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[112:113], v[144:145], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[112:113], v[104:105], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v112, 8, v113
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[112:113], v[144:145], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[112:113], v[104:105], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x2354
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v112, 0, v112
	ds_read_u8 v112, v112
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v112, 8, v112
	;;#ASMSTART
	v_cvt_f32_f16 v112, v112
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[112:113], v[104:105], v[108:109] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[108:109], off, s0
	s_movk_i32 s0, 0x2364
	v_pk_fma_f32 v[114:115], v[112:113], v[144:145], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x234c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v109, 0, v110
	scratch_load_dwordx2 v[110:111], off, s0
	s_movk_i32 s0, 0x235c
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x236c
	v_add_u32_e32 v108, 0, v108
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v110, 0, v110
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v111, 0, v112
	scratch_load_dwordx2 v[112:113], off, s0
	s_movk_i32 s0, 0x2374
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x237c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v112, 0, v112
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v113, 0, v124
	scratch_load_dwordx2 v[124:125], off, s0
	s_movk_i32 s0, 0x1404
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v116, 0, v124
	ds_read_u8 v110, v110 offset:16384
	ds_read_u8 v108, v108 offset:16384
	ds_read_u8 v111, v111 offset:16384
	ds_read_u8 v205, v116 offset:16384
	ds_read_u8 v206, v113 offset:16384
	ds_read_u8 v207, v112 offset:16384
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v108, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v145, v108
	;;#ASMEND
	ds_read_u8 v108, v109 offset:16384
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v109, 8, v111
	v_lshlrev_b16_e32 v110, 8, v110
	;;#ASMSTART
	v_cvt_f32_f16 v144, v110
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v146, v109
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v108, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v147, v108
	;;#ASMEND
	v_lshrrev_b32_e32 v108, 16, v230
	v_lshlrev_b16_e32 v108, 8, v108
	;;#ASMSTART
	v_cvt_f32_f16 v108, v108
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[108:109], v[144:145], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[108:109], v[146:147], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v24, v220, v224 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[24:25], v[144:145], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[24:25], v[146:147], v[26:27] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v24, 16, v228
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[24:25], v[144:145], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[24:25], v[146:147], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v26, v220, v222 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshrrev_b32_e32 v28, 16, v226
	;;#ASMSTART
	v_cvt_f32_f16 v26, v26
	;;#ASMEND
	v_lshlrev_b16_e32 v28, 8, v28
	v_pk_fma_f32 v[8:9], v[26:27], v[144:145], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[26:27], v[146:147], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v28, v28
	;;#ASMEND
	v_lshlrev_b32_sdwa v30, v220, v214 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[10:11], v[28:29], v[144:145], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[28:29], v[146:147], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v30, v30
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[30:31], v[144:145], v[12:13] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 16, v218
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[30:31], v[146:147], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[12:13], v[144:145], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[12:13], v[146:147], v[36:37] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v12, v220, v210 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[12:13], v[144:145], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[12:13], v[146:147], v[38:39] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 16, v212
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[12:13], v[144:145], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[12:13], v[146:147], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v12, v220, v208 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[12:13], v[144:145], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[12:13], v[146:147], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x140c
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x1414
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v12
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v14
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x141c
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x1424
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v14, 0, v14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v15, 0, v16
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x142c
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x1434
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v18
	scratch_load_dwordx2 v[18:19], off, s0
	s_movk_i32 s0, 0x13cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v18, 0, v18
	ds_read_u8 v12, v12
	ds_read_u8 v13, v13
	ds_read_u8 v14, v14
	ds_read_u8 v15, v15
	ds_read_u8 v16, v16
	ds_read_u8 v18, v18
	ds_read_u8 v17, v17
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[22:23], v[12:13], v[144:145], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[12:13], v[146:147], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[12:13], v[144:145], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[12:13], v[146:147], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v12, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[12:13], v[144:145], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[12:13], v[146:147], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v12, 8, v15
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[12:13], v[144:145], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[12:13], v[146:147], v[62:63] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v12, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[12:13], v[144:145], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[12:13], v[146:147], v[64:65] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x13c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[12:13], v[144:145], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[12:13], v[146:147], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[12:13], v[144:145], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[12:13], v[146:147], v[58:59] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x13d4
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x13dc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v12
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v13, 0, v14
	scratch_load_dwordx2 v[14:15], off, s0
	s_movk_i32 s0, 0x13e4
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x13ec
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v14, 0, v14
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v15, 0, v16
	scratch_load_dwordx2 v[16:17], off, s0
	s_movk_i32 s0, 0x13f4
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x13fc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v36
	scratch_load_dwordx2 v[36:37], off, s0
	s_movk_i32 s0, 0x13bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v19, 0, v36
	ds_read_u8 v12, v12
	ds_read_u8 v14, v14
	ds_read_u8 v15, v15
	ds_read_u8 v16, v16
	ds_read_u8 v17, v17
	ds_read_u8 v19, v19
	ds_read_u8 v13, v13
	scratch_load_dwordx2 v[36:37], off, s0
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	s_movk_i32 s0, 0x13ac
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[180:181], v[12:13], v[144:145], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[12:13], v[146:147], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v18
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[12:13], v[144:145], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[12:13], v[146:147], v[100:101] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v36
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[12:13], v[144:145], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[12:13], v[146:147], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[12:13], v[144:145], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[12:13], v[146:147], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[12:13], v[144:145], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[12:13], v[146:147], v[82:83] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v15
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[12:13], v[144:145], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[12:13], v[146:147], v[84:85] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[12:13], v[144:145], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[12:13], v[146:147], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[12:13], v[144:145], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[12:13], v[146:147], v[88:89] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v19
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[12:13], v[144:145], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[12:13], v[146:147], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v122
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[12:13], v[144:145], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[12:13], v[146:147], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_movk_i32 s0, 0x2344
	v_and_b32_e32 v14, 0xff000000, v224
	v_lshrrev_b32_e32 v14, 16, v14
	;;#ASMSTART
	v_cvt_f32_f16 v14, v14
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[12:13], v[144:145], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[12:13], v[146:147], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v117
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[12:13], v[144:145], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[12:13], v[146:147], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v12, 8, v126
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[12:13], v[144:145], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[12:13], v[146:147], v[136:137] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 16, v246
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[12:13], v[144:145], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[12:13], v[146:147], v[120:121] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v12, v220, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[12:13], v[144:145], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[12:13], v[146:147], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[12:13], off, s0
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v13, 8, v207
	;;#ASMSTART
	v_cvt_f32_f16 v136, v13
	;;#ASMEND
	v_lshlrev_b32_e32 v13, 8, v205
	;;#ASMSTART
	v_cvt_f32_f16 v139, v13
	;;#ASMEND
	s_movk_i32 s0, 0x137c
	v_and_b32_e32 v4, 0xff000000, v4
	v_lshrrev_b32_e32 v4, 16, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_add_u32_e32 v12, 0, v12
	ds_read_u8 v12, v12 offset:16384
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v137, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v206
	;;#ASMSTART
	v_cvt_f32_f16 v138, v12
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[14:15], v[138:139], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[14:15], v[136:137], v[150:151] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v14, 24, v228
	v_lshlrev_b16_e32 v14, 8, v14
	;;#ASMSTART
	v_cvt_f32_f16 v18, v14
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[18:19], v[136:137], v[6:7] op_sel_hi:[0,1,1]
	v_and_b32_e32 v6, 0xff000000, v222
	v_lshrrev_b32_e32 v6, 16, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[18:19], v[138:139], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[6:7], v[138:139], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[6:7], v[136:137], v[8:9] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 24, v226
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[6:7], v[138:139], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[6:7], v[136:137], v[10:11] op_sel_hi:[0,1,1]
	v_and_b32_e32 v6, 0xff000000, v214
	v_lshrrev_b32_e32 v6, 16, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[6:7], v[138:139], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[6:7], v[136:137], v[32:33] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 24, v218
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[6:7], v[138:139], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[6:7], v[136:137], v[34:35] op_sel_hi:[0,1,1]
	v_and_b32_e32 v6, 0xff000000, v210
	v_lshrrev_b32_e32 v6, 16, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[6:7], v[138:139], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[6:7], v[136:137], v[154:155] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v6, 24, v212
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[6:7], v[138:139], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[6:7], v[136:137], v[158:159] op_sel_hi:[0,1,1]
	v_and_b32_e32 v6, 0xff000000, v208
	v_lshrrev_b32_e32 v6, 16, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[6:7], v[138:139], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[6:7], v[136:137], v[20:21] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x1384
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x138c
	v_lshrrev_b32_e32 v12, 24, v230
	v_lshlrev_b16_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[0:1], v[12:13], v[138:139], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[12:13], v[136:137], v[148:149] op_sel_hi:[0,1,1]
	v_and_b32_e32 v163, 0xff000000, v5
	v_lshrrev_b32_e32 v162, 24, v247
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x1394
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x139c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v10
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x13a4
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x13b4
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v10, 0, v10
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v11, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x136c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v20
	ds_read_u8 v6, v6
	ds_read_u8 v7, v7
	ds_read_u8 v8, v8
	ds_read_u8 v9, v9
	ds_read_u8 v10, v10
	ds_read_u8 v26, v20
	ds_read_u8 v11, v11
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b16_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_pk_fma_f32 v[86:87], v[6:7], v[138:139], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[6:7], v[136:137], v[22:23] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v6, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[6:7], v[138:139], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[6:7], v[136:137], v[164:165] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v6, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[6:7], v[138:139], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[6:7], v[136:137], v[168:169] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v6, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[6:7], v[138:139], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[6:7], v[136:137], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v6, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v6, v6
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[6:7], v[138:139], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[6:7], v[136:137], v[52:53] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x1364
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v6
	ds_read_u8 v6, v6
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v6, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v8, v6
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[8:9], v[138:139], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[8:9], v[136:137], v[46:47] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v8, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v10, v8
	;;#ASMEND
	v_pk_fma_f32 v[8:9], v[10:11], v[138:139], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[10:11], v[136:137], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[10:11], off, s0
	s_movk_i32 s0, 0x1374
	scratch_load_dwordx2 v[24:25], off, s0
	s_movk_i32 s0, 0x135c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v10, 0, v10
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v11, 0, v24
	ds_read_u8 v10, v10
	ds_read_u8 v11, v11
	scratch_load_dwordx2 v[28:29], off, s0
	s_movk_i32 s0, 0x1354
	scratch_load_dwordx2 v[34:35], off, s0
	s_movk_i32 s0, 0x134c
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x1344
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x133c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[24:25], v[10:11], v[138:139], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[10:11], v[136:137], v[180:181] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v10, 8, v26
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[10:11], v[138:139], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[10:11], v[136:137], v[184:185] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(3)
	v_add_u32_e32 v10, 0, v28
	ds_read_u8 v10, v10
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v34, 0, v34
	ds_read_u8 v34, v34
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x132c
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v10, 8, v10
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[10:11], v[138:139], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[10:11], v[136:137], v[188:189] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v10, 8, v11
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[10:11], v[138:139], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[10:11], v[136:137], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v10, 8, v204
	;;#ASMSTART
	v_cvt_f32_f16 v32, v10
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v34, 8, v34
	;;#ASMSTART
	v_cvt_f32_f16 v52, v34
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[32:33], v[138:139], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[32:33], v[136:137], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[52:53], v[138:139], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[52:53], v[136:137], v[200:201] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v120, 0, v120
	ds_read_u8 v104, v104
	ds_read_u8 v140, v120
	ds_read_u8 v105, v105
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1334
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v104, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[98:99], v[104:105], v[138:139], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[104:105], v[136:137], v[100:101] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v104, 0, v120
	ds_read_u8 v141, v104
	v_lshlrev_b16_e32 v104, 8, v105
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[104:105], v[138:139], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[104:105], v[136:137], v[106:107] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x1314
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v104, 0, v104
	ds_read_u8 v104, v104
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v104, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[104:105], v[138:139], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[104:105], v[136:137], v[110:111] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x131c
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x1324
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v120
	scratch_load_dwordx2 v[120:121], off, s0
	s_movk_i32 s0, 0x2334
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v120, 0, v120
	ds_read_u8 v104, v104
	ds_read_u8 v105, v105
	ds_read_u8 v142, v120
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v104, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v104, v104
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_pk_fma_f32 v[132:133], v[104:105], v[136:137], v[56:57] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v56, 8, v105
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[104:105], v[138:139], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[56:57], v[138:139], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[56:57], v[136:137], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v56, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[56:57], v[138:139], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[56:57], v[136:137], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v56, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[56:57], v[138:139], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[56:57], v[136:137], v[118:119] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v56, 24, v246
	v_lshlrev_b16_e32 v56, 8, v56
	;;#ASMSTART
	v_cvt_f32_f16 v56, v56
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[56:57], v[138:139], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[56:57], v[136:137], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[56:57], off, s0
	s_movk_i32 s0, 0x232c
	v_pk_fma_f32 v[128:129], v[4:5], v[138:139], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[4:5], v[136:137], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x233c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v56, 0, v56
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v57, 0, v60
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x2324
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v60
	scratch_load_dwordx2 v[60:61], off, s0
	s_movk_i32 s0, 0x230c
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x2314
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v60, 0, v60
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x231c
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x22e4
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x130c
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v136
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x12ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v138
	ds_read_u8 v60, v60 offset:16384
	ds_read_u8 v57, v57 offset:16384
	ds_read_u8 a1, v105
	ds_read_u8 v138, v104 offset:16384
	ds_read_u8 v136, v136 offset:16384
	ds_read_u8 v137, v137 offset:16384
	ds_read_u8 v139, v61 offset:16384
	ds_read_u8 v61, v56 offset:16384
	scratch_load_dwordx2 v[104:105], off, s0
	ds_read_u8 v4, v4 offset:16384
	s_waitcnt lgkmcnt(8)
	v_lshlrev_b16_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v56, v60
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v60, 8, v61
	v_lshlrev_b32_e32 v57, 8, v57
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v61, v4
	;;#ASMEND
	v_lshlrev_b16_e32 v4, 8, v231
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v57, v57
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[4:5], v[56:57], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[60:61], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[4:5], v[56:57], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[4:5], v[60:61], v[2:3] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v229
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[4:5], v[56:57], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[60:61], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[4:5], v[56:57], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[4:5], v[60:61], v[18:19] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[56:57], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[4:5], v[60:61], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v215
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[4:5], v[56:57], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[4:5], v[60:61], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[4:5], v[56:57], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[4:5], v[60:61], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v211
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[4:5], v[56:57], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[4:5], v[60:61], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v213
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[4:5], v[56:57], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[60:61], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v209
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x12f4
	v_pk_fma_f32 v[84:85], v[4:5], v[56:57], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[4:5], v[60:61], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x12fc
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x1304
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x12bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x12d4
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x12c4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v142, 0, v142
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v143, 0, v144
	ds_read_u8 v4, v4
	ds_read_u8 v104, v104
	ds_read_u8 v105, v105
	ds_read_u8 v141, v141
	ds_read_u8 v143, v143
	ds_read_u8 v142, v142
	scratch_load_dwordx2 v[144:145], off, s0
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[4:5], v[56:57], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[4:5], v[60:61], v[86:87] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x12ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v144
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[4:5], v[56:57], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[4:5], v[60:61], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[4:5], v[56:57], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[4:5], v[60:61], v[76:77] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v105
	scratch_load_dwordx2 v[104:105], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[4:5], v[56:57], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[4:5], v[60:61], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x12b4
	v_pk_fma_f32 v[94:95], v[4:5], v[56:57], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[4:5], v[60:61], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x12cc
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x12dc
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v144
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x12e4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v144
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x129c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v144, 0, v144
	ds_read_u8 v4, v4
	ds_read_u8 v104, v104
	ds_read_u8 v144, v144
	ds_read_u8 v141, v141
	ds_read_u8 v105, v105
	scratch_load_dwordx2 v[146:147], off, s0
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[4:5], v[56:57], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[4:5], v[60:61], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[4:5], v[56:57], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[4:5], v[60:61], v[8:9] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1284
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v146
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[4:5], v[56:57], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[4:5], v[60:61], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v105
	scratch_load_dwordx2 v[104:105], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x126c
	v_pk_fma_f32 v[46:47], v[4:5], v[56:57], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[4:5], v[60:61], v[26:27] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	ds_read_u8 v4, v4
	s_movk_i32 s0, 0x125c
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[4:5], v[56:57], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[4:5], v[60:61], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[4:5], v[56:57], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[4:5], v[60:61], v[30:31] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	ds_read_u8 v4, v4
	s_movk_i32 s0, 0x1264
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[4:5], v[56:57], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[60:61], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[4:5], v[56:57], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[4:5], v[60:61], v[34:35] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v104
	scratch_load_dwordx2 v[104:105], off, s0
	s_movk_i32 s0, 0x1274
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x127c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v104, 0, v104
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v105, 0, v144
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x128c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v144
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x1294
	scratch_load_dwordx2 v[146:147], off, s0
	s_movk_i32 s0, 0x12a4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v144, 0, v144
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v145, 0, v146
	scratch_load_dwordx2 v[146:147], off, s0
	s_movk_i32 s0, 0x1244
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v146
	ds_read_u8 v4, v4
	ds_read_u8 v148, v105
	ds_read_u8 v141, v141
	ds_read_u8 v144, v144
	ds_read_u8 v145, v145
	ds_read_u8 v146, v146
	ds_read_u8 v104, v104
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[4:5], v[56:57], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[4:5], v[60:61], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v104
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[4:5], v[56:57], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[4:5], v[60:61], v[102:103] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[4:5], v[56:57], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[60:61], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[4:5], v[56:57], v[132:133] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[132:133], off, s0
	v_pk_fma_f32 v[120:121], v[4:5], v[60:61], v[120:121] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x18b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v132
	ds_read_u8 v132, v4
	v_lshlrev_b32_e32 v4, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[4:5], v[56:57], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[60:61], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[4:5], v[56:57], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[4:5], v[60:61], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[4:5], v[56:57], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[4:5], v[60:61], v[116:117] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[4:5], v[56:57], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[4:5], v[60:61], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[4:5], v[60:61], v[128:129] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x1224
	v_pk_fma_f32 v[56:57], v[4:5], v[56:57], v[134:135] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[134:135], off, s0
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v129, 8, v138
	v_lshlrev_b16_e32 v132, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v129, v129
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	s_movk_i32 s0, 0x1214
	v_add_u32_e32 v4, 0, v128
	ds_read_u8 v4, v4 offset:16384
	v_lshlrev_b16_e32 v128, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v133, v4
	;;#ASMEND
	v_lshrrev_b32_sdwa v4, v220, v231 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[0:1], v[4:5], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[4:5], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v225
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[4:5], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[4:5], v[128:129], v[16:17] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v229 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[14:15], v[4:5], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[4:5], v[128:129], v[36:37] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v223
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[4:5], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[4:5], v[128:129], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v227 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[38:39], v[4:5], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[4:5], v[128:129], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v215
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[4:5], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[4:5], v[128:129], v[62:63] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v219 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[58:59], v[4:5], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[4:5], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v211
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[4:5], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[4:5], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v213 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[68:69], v[4:5], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[4:5], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v209
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[4:5], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[4:5], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	ds_read_u8 v4, v4
	s_movk_i32 s0, 0x121c
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[4:5], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[4:5], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x122c
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x1234
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x123c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v136, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x124c
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x1254
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v138, 0, v138
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x11f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v140, 0, v142
	ds_read_u8 v4, v4
	ds_read_u8 v134, v134
	ds_read_u8 v135, v135
	ds_read_u8 v136, v136
	ds_read_u8 v138, v138
	ds_read_u8 v139, v139
	ds_read_u8 v140, v140
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[4:5], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[4:5], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v4, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[4:5], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[4:5], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v4, 8, v135
	scratch_load_dwordx2 v[134:135], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[4:5], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[4:5], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[4:5], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[4:5], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v4, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[6:7], v[4:5], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[4:5], v[128:129], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x11e4
	v_pk_fma_f32 v[8:9], v[4:5], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[4:5], v[128:129], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	ds_read_u8 v4, v4
	s_movk_i32 s0, 0x11ec
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[4:5], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[4:5], v[128:129], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[4:5], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[4:5], v[128:129], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x11fc
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x1204
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v134, 0, v134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x120c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v136, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x11dc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v138, 0, v138
	ds_read_u8 v4, v4
	ds_read_u8 v138, v138
	ds_read_u8 v136, v136
	ds_read_u8 v135, v135
	ds_read_u8 v134, v134
	scratch_load_dwordx2 v[142:143], off, s0
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[28:29], v[4:5], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[4:5], v[128:129], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v134
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[30:31], v[4:5], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[4:5], v[128:129], v[50:51] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x11d4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v142
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[4:5], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[4:5], v[128:129], v[32:33] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v135
	scratch_load_dwordx2 v[134:135], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x11cc
	v_pk_fma_f32 v[34:35], v[4:5], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[4:5], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	ds_read_u8 v4, v4
	s_movk_i32 s0, 0x1884
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[4:5], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[4:5], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[4:5], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[4:5], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v134
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[4:5], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[4:5], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v141
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[4:5], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[4:5], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[4:5], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[4:5], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v145
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[4:5], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[4:5], v[128:129], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[4:5], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[4:5], v[128:129], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v4, v220, v247 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[118:119], v[4:5], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[4:5], v[128:129], v[130:131] op_sel_hi:[0,1,1]
	v_and_b32_e32 v4, 0xff00, v5
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[4:5], v[128:129], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x1894
	v_pk_fma_f32 v[60:61], v[4:5], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v128
	scratch_load_dwordx2 v[128:129], off, s0
	s_movk_i32 s0, 0x188c
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x189c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v128, 0, v128
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v132
	scratch_load_dwordx2 v[132:133], off, s0
	s_movk_i32 s0, 0x18a4
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x18ac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v132, 0, v132
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v133, 0, v134
	scratch_load_dwordx2 v[134:135], off, s0
	s_movk_i32 s0, 0x11bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v134, 0, v134
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v135, v128 offset:16384
	ds_read_u8 v136, v132 offset:16384
	ds_read_u8 v146, v134 offset:16384
	ds_read_u8 v134, v133 offset:16384
	ds_read_u8 v132, v129 offset:16384
	scratch_load_dwordx2 v[140:141], off, s0
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v129, v4
	;;#ASMEND
	v_lshlrev_b16_e32 v128, 8, v137
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v4
	;;#ASMEND
	v_lshrrev_b32_e32 v4, 16, v231
	v_lshlrev_b16_e32 v4, 8, v4
	v_lshlrev_b32_e32 v133, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v128, v128
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v133, v133
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[4:5], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[132:133], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v225 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[4:5], v[128:129], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[4:5], v[132:133], v[2:3] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v229
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[4:5], v[128:129], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[4:5], v[132:133], v[14:15] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v223 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[4:5], v[128:129], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[4:5], v[132:133], v[18:19] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v227
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[4:5], v[128:129], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[4:5], v[132:133], v[38:39] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v215 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[4:5], v[128:129], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[4:5], v[132:133], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v219
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[4:5], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[4:5], v[132:133], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v211 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[4:5], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[4:5], v[132:133], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v213
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[4:5], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[4:5], v[132:133], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v209 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x117c
	v_pk_fma_f32 v[84:85], v[4:5], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[4:5], v[132:133], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x11a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v135, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1194
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v140
	ds_read_u8 v4, v4
	ds_read_u8 v137, v137
	ds_read_u8 v135, v135
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x11ac
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[4:5], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[4:5], v[132:133], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x11c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x116c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v140, 0, v140
	ds_read_u8 v4, v4
	ds_read_u8 v140, v140
	ds_read_u8 v139, v139
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x115c
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[4:5], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[4:5], v[132:133], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[4:5], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[4:5], v[132:133], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v142
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[4:5], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[4:5], v[132:133], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v140
	scratch_load_dwordx2 v[140:141], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x1164
	v_pk_fma_f32 v[94:95], v[4:5], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[4:5], v[132:133], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1174
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1184
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x118c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v140, 0, v140
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v142
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x119c
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x11b4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v142, 0, v142
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v143, 0, v144
	scratch_load_dwordx2 v[144:145], off, s0
	s_movk_i32 s0, 0x114c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v144, 0, v144
	ds_read_u8 v4, v4
	ds_read_u8 v141, v141
	ds_read_u8 v142, v142
	ds_read_u8 v143, v143
	ds_read_u8 v144, v144
	ds_read_u8 v140, v140
	ds_read_u8 v139, v139
	scratch_load_dwordx2 v[148:149], off, s0
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[20:21], v[4:5], v[128:129], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[4:5], v[132:133], v[6:7] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[22:23], v[4:5], v[128:129], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[4:5], v[132:133], v[8:9] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1134
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v148
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[4:5], v[128:129], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[4:5], v[132:133], v[24:25] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[4:5], v[128:129], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[4:5], v[132:133], v[26:27] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v141
	scratch_load_dwordx2 v[140:141], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[4:5], v[128:129], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[4:5], v[132:133], v[28:29] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[4:5], v[128:129], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[4:5], v[132:133], v[30:31] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v143
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[32:33], v[4:5], v[128:129], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[4:5], v[132:133], v[10:11] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	s_movk_i32 s0, 0x113c
	v_pk_fma_f32 v[52:53], v[4:5], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[4:5], v[132:133], v[34:35] op_sel_hi:[0,1,1]
	v_and_b32_e32 v144, 0xff000000, v209
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1144
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1154
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x112c
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v143, 0xff000000, v211
	v_add_u32_e32 v140, 0, v140
	v_add_u32_e32 v141, 0, v142
	ds_read_u8 v4, v4
	ds_read_u8 v139, v139
	ds_read_u8 v160, v141
	ds_read_u8 v161, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[4:5], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[4:5], v[132:133], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v4, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[4:5], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[4:5], v[132:133], v[102:103] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1124
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v141, 0xff000000, v223
	v_and_b32_e32 v142, 0xff000000, v215
	v_add_u32_e32 v4, 0, v140
	ds_read_u8 v4, v4
	v_lshrrev_b32_e32 v140, 24, v213
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[4:5], v[128:129], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[4:5], v[132:133], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v4, 8, v138
	scratch_load_dwordx2 v[138:139], off, s0
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[4:5], v[128:129], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[4:5], v[132:133], v[120:121] op_sel_hi:[0,1,1]
	s_movk_i32 s0, 0x1874
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v139, 24, v219
	v_add_u32_e32 v4, 0, v138
	ds_read_u8 v138, v4
	v_lshlrev_b32_e32 v4, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[4:5], v[128:129], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[4:5], v[132:133], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v4, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[4:5], v[128:129], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[4:5], v[132:133], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v4, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[4:5], v[128:129], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[4:5], v[132:133], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v4, 16, v247
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[4:5], v[128:129], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[4:5], v[132:133], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v4, v220, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[4:5], v[128:129], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[4:5], v[132:133], v[60:61] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x187c
	scratch_load_dwordx2 v[128:129], off, s0
	v_lshrrev_b32_e32 v132, 24, v231
	s_waitcnt vmcnt(1)
	v_lshlrev_b16_e32 v5, 8, v136
	v_and_b32_e32 v133, 0xff000000, v225
	v_lshlrev_b16_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_lshrrev_b32_e32 v137, 24, v229
	v_lshrrev_b32_e32 v138, 24, v227
	s_movk_i32 s0, 0x10fc
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v4, v4 offset:16384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v128, 0, v128
	ds_read_u8 v128, v128 offset:16384
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v129, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v4, v5
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v5, v129
	;;#ASMEND
	v_lshlrev_b16_e32 v129, 8, v134
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v134, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v128, v129
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v129, v134
	;;#ASMEND
	v_pk_fma_f32 v[134:135], v[132:133], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v133
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[132:133], v[4:5], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[0:1], v[128:129], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[0:1], v[4:5], v[16:17] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[14:15], v[0:1], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[0:1], v[4:5], v[36:37] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v141
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[0:1], v[128:129], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[4:5], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[0:1], v[128:129], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[0:1], v[4:5], v[54:55] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v142
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[128:129], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[0:1], v[4:5], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v139
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[128:129], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[0:1], v[4:5], v[66:67] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v143
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[0:1], v[128:129], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[0:1], v[4:5], v[70:71] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v140
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[0:1], v[128:129], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[0:1], v[4:5], v[82:83] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v144
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[0:1], v[128:129], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[0:1], v[4:5], v[84:85] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x10bc
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x10d4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x10cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x10dc
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[86:87], v[0:1], v[128:129], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[4:5], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x10ec
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v136
	scratch_load_dwordx2 v[136:137], off, s0
	s_movk_i32 s0, 0x10f4
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x1104
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v136, 0, v136
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v137, 0, v138
	scratch_load_dwordx2 v[138:139], off, s0
	s_movk_i32 s0, 0x110c
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x1114
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v138, 0, v138
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v139, 0, v140
	scratch_load_dwordx2 v[140:141], off, s0
	s_movk_i32 s0, 0x111c
	scratch_load_dwordx2 v[142:143], off, s0
	s_movk_i32 s0, 0x107c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v140, 0, v140
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v141, 0, v142
	ds_read_u8 v0, v0
	ds_read_u8 v3, v3
	ds_read_u8 v136, v136
	ds_read_u8 v137, v137
	ds_read_u8 v138, v138
	ds_read_u8 v142, v139
	ds_read_u8 v144, v140
	ds_read_u8 v148, v141
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[0:1], v[128:129], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[0:1], v[4:5], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b16_e32 v0, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[0:1], v[128:129], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[0:1], v[4:5], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[0:1], v[128:129], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[0:1], v[4:5], v[92:93] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v137
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[0:1], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[0:1], v[4:5], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v138
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[0:1], v[128:129], v[6:7] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, s0
	v_pk_fma_f32 v[138:139], v[0:1], v[4:5], v[20:21] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v142
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[0:1], v[128:129], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[0:1], v[4:5], v[22:23] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v144
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[0:1], v[128:129], v[24:25] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[0:1], v[4:5], v[44:45] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v148
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	s_movk_i32 s0, 0x1084
	v_pk_fma_f32 v[148:149], v[0:1], v[128:129], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[0:1], v[4:5], v[46:47] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x108c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x1094
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x109c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v6, 0, v6
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	scratch_load_dwordx2 v[8:9], off, s0
	s_movk_i32 s0, 0x10a4
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x10ac
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v8
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v9, 0, v20
	scratch_load_dwordx2 v[20:21], off, s0
	s_movk_i32 s0, 0x10b4
	scratch_load_dwordx2 v[22:23], off, s0
	s_movk_i32 s0, 0x183c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v20, 0, v20
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v22
	ds_read_u8 v0, v0
	ds_read_u8 v3, v3
	ds_read_u8 v6, v6
	ds_read_u8 v7, v7
	ds_read_u8 v8, v8
	ds_read_u8 v9, v9
	ds_read_u8 v20, v20
	ds_read_u8 v182, v21
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[0:1], v[128:129], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[0:1], v[4:5], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b16_e32 v0, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[0:1], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[0:1], v[4:5], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[0:1], v[128:129], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[0:1], v[4:5], v[32:33] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[0:1], v[128:129], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[0:1], v[4:5], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[0:1], v[128:129], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[0:1], v[4:5], v[100:101] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[0:1], v[128:129], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[0:1], v[4:5], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[0:1], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[0:1], v[4:5], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v161
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[128:129], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[0:1], v[4:5], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[0:1], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[0:1], v[4:5], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v160
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[0:1], v[128:129], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[0:1], v[4:5], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[0:1], v[128:129], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[0:1], v[4:5], v[126:127] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[118:119], v[0:1], v[128:129], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[0:1], v[4:5], v[130:131] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v163
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[0:1], v[128:129], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[0:1], v[4:5], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x184c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1854
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x185c
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, s0
	s_movk_i32 s0, 0x1864
	scratch_load_dwordx2 v[6:7], off, s0
	s_movk_i32 s0, 0x186c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	scratch_load_dwordx2 v[6:7], off, s0
	s_waitcnt vmcnt(0)
	v_lshlrev_b16_e32 v7, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v160, v7
	;;#ASMEND
	s_movk_i32 s0, 0x104c
	v_add_u32_e32 v6, 0, v6
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v2, v2 offset:16384
	ds_read_u8 v183, v5 offset:16384
	ds_read_u8 v184, v6 offset:16384
	ds_read_u8 v185, v4 offset:16384
	ds_read_u8 v186, v3 offset:16384
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v161, v0
	;;#ASMEND
	ds_read_u8 v0, v1 offset:16384
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v1, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v162, v1
	;;#ASMEND
	v_accvgpr_read_b32 v2, a0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v184, 8, v184
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v163, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a0
	ds_read_b128 v[20:23], v0 offset:2416
	ds_read_b128 v[242:245], v0 offset:2544
	ds_read_b128 v[24:27], v0 offset:4208
	ds_read_b128 v[246:249], v0 offset:4336
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v4, 8, v20
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v8, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[8:9], v[160:161], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[8:9], v[162:163], v[14:15] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v246
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[8:9], v[160:161], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[8:9], v[162:163], v[18:19] op_sel_hi:[0,1,1]
	ds_read_b128 v[28:31], v0 offset:4464
	ds_read_b128 v[8:11], v0 offset:4592
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[4:5], v[160:161], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[4:5], v[162:163], v[134:135] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v12, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[12:13], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[12:13], v[162:163], v[38:39] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[12:13], v[160:161], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[12:13], v[162:163], v[42:43] op_sel_hi:[0,1,1]
	ds_read_b128 v[32:35], v0 offset:6256
	ds_read_b128 v[12:15], v0 offset:6384
	v_lshlrev_b32_e32 v4, 8, v242
	;;#ASMSTART
	v_cvt_f32_f16 v4, v4
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[4:5], v[160:161], v[16:17] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v16, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[16:17], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[16:17], v[162:163], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v16, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v16, v16
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[16:17], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[16:17], v[162:163], v[64:65] op_sel_hi:[0,1,1]
	ds_read_b128 v[36:39], v0 offset:6512
	ds_read_b128 v[16:19], v0 offset:6640
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x105c
	v_pk_fma_f32 v[132:133], v[4:5], v[162:163], v[132:133] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v60, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[60:61], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[60:61], v[162:163], v[68:69] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v60, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[60:61], v[160:161], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[60:61], v[162:163], v[72:73] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1064
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x103c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v62, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1034
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v63, 0, v0
	ds_read_u8 v60, v60
	ds_read_u8 v62, v62
	ds_read_u8 v61, v61
	ds_read_u8 v63, v63
	scratch_load_dwordx2 v[0:1], off, s0
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	s_movk_i32 s0, 0x1024
	s_waitcnt lgkmcnt(1)
	v_pk_fma_f32 v[96:97], v[60:61], v[160:161], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[60:61], v[162:163], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	ds_read_u8 v60, v60
	s_movk_i32 s0, 0x1014
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[60:61], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[60:61], v[162:163], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v60, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[60:61], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[60:61], v[162:163], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	ds_read_u8 v60, v60
	s_movk_i32 s0, 0x101c
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[60:61], v[160:161], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[60:61], v[162:163], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v60, 8, v62
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[60:61], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[60:61], v[162:163], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x102c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v61, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1044
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v62, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1054
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v178, 0, v0
	ds_read_u8 v60, v60
	ds_read_u8 v187, v178
	ds_read_u8 v146, v146
	ds_read_u8 v62, v62
	ds_read_u8 v61, v61
	scratch_load_dwordx2 v[0:1], off, s0
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	s_movk_i32 s0, 0x100c
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[138:139], v[60:61], v[160:161], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[60:61], v[162:163], v[136:137] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v60, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[60:61], v[160:161], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[60:61], v[162:163], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v60, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4092
	ds_read_u8 v60, v60
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v60, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v60
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[60:61], v[160:161], v[44:45] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v62
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[44:45], v[160:161], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[44:45], v[162:163], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[60:61], v[162:163], v[144:145] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4076
	ds_read_u8 v44, v44
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[44:45], v[160:161], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[44:45], v[162:163], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[44:45], v[160:161], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[44:45], v[162:163], v[152:153] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4060
	ds_read_u8 v44, v44
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[44:45], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[44:45], v[162:163], v[154:155] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[44:45], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[44:45], v[162:163], v[158:159] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4068
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4084
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v46, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1834
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v47, 0, v0
	ds_read_u8 v44, v44
	ds_read_u8 v187, v47
	ds_read_u8 v188, v46
	ds_read_u8 v45, v45
	scratch_load_dwordx2 v[0:1], off, off offset:4052
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[100:101], v[44:45], v[160:161], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[44:45], v[162:163], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[44:45], v[160:161], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[44:45], v[162:163], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4020
	ds_read_u8 v44, v44
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[44:45], v[160:161], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[44:45], v[162:163], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[44:45], v[160:161], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[44:45], v[162:163], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4036
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v45, 0, v0
	ds_read_u8 v44, v44
	ds_read_u8 v45, v45
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v44, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[122:123], v[44:45], v[160:161], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[44:45], v[162:163], v[112:113] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v44, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[44:45], v[160:161], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[44:45], v[162:163], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v44, 8, v63
	;;#ASMSTART
	v_cvt_f32_f16 v44, v44
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[44:45], v[160:161], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[44:45], v[162:163], v[116:117] op_sel_hi:[0,1,1]
	ds_read_b128 v[60:63], v2 offset:2160
	ds_read_b128 v[44:47], v2 offset:2288
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x17ec
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v146, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[146:147], v[160:161], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[146:147], v[162:163], v[118:119] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[146:147], v[160:161], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[146:147], v[162:163], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v160, 8, v186
	v_lshlrev_b32_e32 v163, 8, v183
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v163, v163
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3996
	ds_read_u8 v146, v146 offset:16384
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v161, v146
	;;#ASMEND
	v_lshlrev_b16_e32 v146, 8, v185
	;;#ASMSTART
	v_cvt_f32_f16 v162, v146
	;;#ASMEND
	v_lshrrev_b32_sdwa v146, v220, v20 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[134:135], v[146:147], v[162:163], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[146:147], v[160:161], v[164:165] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff00, v242
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[146:147], v[162:163], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[146:147], v[160:161], v[166:167] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v146, v220, v24 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[170:171], v[146:147], v[162:163], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[146:147], v[160:161], v[168:169] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff00, v246
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[146:147], v[162:163], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[146:147], v[160:161], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v146, v220, v28 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[174:175], v[146:147], v[162:163], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[146:147], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff00, v8
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[146:147], v[162:163], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[146:147], v[160:161], v[176:177] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v146, v220, v32 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[58:59], v[146:147], v[162:163], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[146:147], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff00, v12
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[146:147], v[162:163], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[146:147], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v146, v220, v36 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[68:69], v[146:147], v[162:163], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[146:147], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff00, v16
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[146:147], v[162:163], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[146:147], v[160:161], v[84:85] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3964
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v182, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3980
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v183, v183
	ds_read_u8 v182, v182
	scratch_load_dwordx2 v[0:1], off, off offset:3972
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[146:147], v[162:163], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[146:147], v[160:161], v[96:97] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3988
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v185, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4004
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v186, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4012
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v189, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4028
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v190, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:4044
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v191, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v190, v190
	ds_read_u8 v191, v191
	ds_read_u8 v189, v189
	ds_read_u8 v186, v186
	ds_read_u8 v185, v185
	scratch_load_dwordx2 v[0:1], off, off offset:3940
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[146:147], v[162:163], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[146:147], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v146, 8, v185
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[146:147], v[162:163], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[146:147], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3924
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[146:147], v[162:163], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[146:147], v[160:161], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[146:147], v[162:163], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[146:147], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3908
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[146:147], v[162:163], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[146:147], v[160:161], v[138:139] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[146:147], v[162:163], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[146:147], v[160:161], v[142:143] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v146, 8, v190
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[146:147], v[162:163], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[146:147], v[160:161], v[178:179] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v191
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[146:147], v[162:163], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[146:147], v[160:161], v[180:181] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3916
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v185, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3932
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v186, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3948
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v189, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3956
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v190, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v185, v185
	ds_read_u8 v190, v190
	ds_read_u8 v189, v189
	ds_read_u8 v186, v186
	scratch_load_dwordx2 v[0:1], off, off offset:3900
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[162:163], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[146:147], v[160:161], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v146, 8, v185
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[146:147], v[162:163], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[146:147], v[160:161], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3892
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[146:147], v[162:163], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[146:147], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[146:147], v[162:163], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[146:147], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3884
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[146:147], v[162:163], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[146:147], v[160:161], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[146:147], v[162:163], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[146:147], v[160:161], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	ds_read_u8 v146, v146
	s_movk_i32 s0, 0x17e4
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[146:147], v[162:163], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[146:147], v[160:161], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[146:147], v[162:163], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[146:147], v[160:161], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v146, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[146:147], v[162:163], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[146:147], v[160:161], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[146:147], v[162:163], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[146:147], v[160:161], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v146, 8, v183
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[116:117], v[146:147], v[162:163], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[146:147], v[160:161], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v146, v220, v60 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	s_nop 0
	v_pk_fma_f32 v[118:119], v[146:147], v[162:163], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[130:131], v[146:147], v[160:161], v[130:131] op_sel_hi:[0,1,1]
	v_and_b32_e32 v146, 0xff00, v44
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[128:129], v[146:147], v[162:163], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[146:147], v[160:161], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x17f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v160, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x17fc
	ds_read_u8 v160, v160 offset:16384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v162, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1804
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v161, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x180c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v163, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x181c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v182, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x17cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v0
	ds_read_u8 v185, v163 offset:16384
	ds_read_u8 v182, v182 offset:16384
	ds_read_u8 v216, v183 offset:16384
	ds_read_u8 v183, v161 offset:16384
	ds_read_u8 v146, v146 offset:16384
	scratch_load_dwordx2 v[0:1], off, off offset:3868
	ds_read_u8 v162, v162 offset:16384
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v161, 8, v160
	;;#ASMSTART
	v_cvt_f32_f16 v160, v184
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v161, v161
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v163, 8, v162
	;;#ASMSTART
	v_cvt_f32_f16 v162, v146
	;;#ASMEND
	v_lshrrev_b32_e32 v146, 16, v20
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v163, v163
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[146:147], v[160:161], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[146:147], v[162:163], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v146, v220, v242 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[146:147], v[160:161], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[146:147], v[162:163], v[132:133] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v146, 16, v24
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[146:147], v[160:161], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[146:147], v[162:163], v[170:171] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v146, v220, v246 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[146:147], v[160:161], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[146:147], v[162:163], v[172:173] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v146, 16, v28
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[146:147], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[146:147], v[162:163], v[174:175] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v146, v220, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[176:177], v[146:147], v[160:161], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[146:147], v[162:163], v[42:43] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v146, 16, v32
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[66:67], v[146:147], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[146:147], v[162:163], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v146, v220, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[70:71], v[146:147], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[146:147], v[162:163], v[64:65] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v146, 16, v36
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[146:147], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[146:147], v[162:163], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v146, v220, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[146:147], v[160:161], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[146:147], v[162:163], v[72:73] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v20, 24, v20
	v_lshlrev_b16_e32 v20, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v20, v20
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3820
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v184, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v186, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v186, v186
	ds_read_u8 v184, v184
	scratch_load_dwordx2 v[0:1], off, off offset:3828
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[96:97], v[146:147], v[160:161], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[146:147], v[162:163], v[86:87] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3852
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v187, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3876
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v188, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v188, v188
	ds_read_u8 v187, v187
	scratch_load_dwordx2 v[0:1], off, off offset:3796
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[146:147], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[146:147], v[162:163], v[74:75] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v146, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[146:147], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[146:147], v[162:163], v[76:77] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3780
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[146:147], v[160:161], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[146:147], v[162:163], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[146:147], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[146:147], v[162:163], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3788
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v187, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3812
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v188, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3836
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v189, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3860
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v191, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v191, v191
	ds_read_u8 v189, v189
	ds_read_u8 v188, v188
	ds_read_u8 v187, v187
	scratch_load_dwordx2 v[0:1], off, off offset:3748
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[138:139], v[146:147], v[160:161], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[146:147], v[162:163], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v146, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[146:147], v[160:161], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[146:147], v[162:163], v[140:141] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3724
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[178:179], v[146:147], v[160:161], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[146:147], v[162:163], v[144:145] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v188
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[146:147], v[160:161], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[162:163], v[148:149] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3700
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[146:147], v[160:161], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[146:147], v[162:163], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v189
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[146:147], v[160:161], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[146:147], v[162:163], v[152:153] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3684
	ds_read_u8 v146, v146
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[146:147], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[146:147], v[162:163], v[154:155] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v191
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[146:147], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[146:147], v[162:163], v[158:159] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3692
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v187, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3716
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v188, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3732
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v189, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3740
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v191, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3764
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v192, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v217, v189
	ds_read_u8 v218, v191
	ds_read_u8 v219, v192
	ds_read_u8 v221, v188
	ds_read_u8 v187, v187
	scratch_load_dwordx2 v[0:1], off, off offset:3676
	scratch_load_dwordx2 v[2:3], off, off offset:3572
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[146:147], v[160:161], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[146:147], v[162:163], v[98:99] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v146, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[146:147], v[160:161], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[146:147], v[162:163], v[102:103] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3620
	ds_read_u8 v146, v146
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3604
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[146:147], v[160:161], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[146:147], v[162:163], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v190
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[146:147], v[160:161], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[146:147], v[162:163], v[120:121] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	ds_read_u8 v187, v146
	v_lshlrev_b32_e32 v146, 8, v184
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[146:147], v[160:161], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[146:147], v[162:163], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v146, 8, v187
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[146:147], v[160:161], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[146:147], v[162:163], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v146, 8, v186
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[146:147], v[160:161], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[146:147], v[162:163], v[116:117] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v146, 16, v60
	v_lshlrev_b16_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[130:131], v[146:147], v[160:161], v[130:131] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[146:147], v[162:163], v[118:119] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v146, v220, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[146:147], v[160:161], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[128:129], v[146:147], v[162:163], v[128:129] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v160, 8, v183
	v_lshlrev_b32_e32 v161, 8, v185
	v_lshlrev_b16_e32 v162, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v160, v160
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v161, v161
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v162, v162
	;;#ASMEND
	s_movk_i32 s0, 0x10c4
	v_pk_fma_f32 v[164:165], v[20:21], v[160:161], v[164:165] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	ds_read_u8 v146, v146 offset:16384
	v_and_b32_e32 v0, 0xff000000, v242
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[0:1], v[160:161], v[166:167] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v163, v146
	;;#ASMEND
	v_pk_fma_f32 v[132:133], v[0:1], v[162:163], v[132:133] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v24
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[0:1], v[162:163], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[0:1], v[160:161], v[168:169] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v246
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[184:185], v[0:1], v[162:163], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[160:161], v[40:41] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v28
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[186:187], v[0:1], v[162:163], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[0:1], v[160:161], v[54:55] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v8
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[162:163], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[0:1], v[160:161], v[176:177] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v32
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[192:193], v[0:1], v[162:163], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[0:1], v[160:161], v[66:67] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v12
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[64:65], v[0:1], v[162:163], v[64:65] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[0:1], v[160:161], v[70:71] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v36
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[68:69], v[0:1], v[162:163], v[68:69] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[0:1], v[160:161], v[82:83] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v16
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[72:73], v[0:1], v[162:163], v[72:73] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[0:1], v[160:161], v[84:85] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3588
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x10e4
	v_pk_fma_f32 v[134:135], v[20:21], v[162:163], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v28, 8, v216
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1074
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[86:87], v[0:1], v[162:163], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[0:1], v[160:161], v[96:97] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3564
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	ds_read_u8 v4, v4
	ds_read_u8 v16, v16
	ds_read_u8 v12, v12
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[74:75], v[0:1], v[162:163], v[74:75] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[0:1], v[160:161], v[88:89] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[76:77], v[0:1], v[162:163], v[76:77] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[0:1], v[160:161], v[90:91] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3516
	scratch_load_dwordx2 v[2:3], off, off offset:3484
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3492
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[78:79], v[0:1], v[162:163], v[78:79] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[0:1], v[160:161], v[92:93] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[0:1], v[162:163], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[0:1], v[160:161], v[94:95] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x106c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3508
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[136:137], v[0:1], v[162:163], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[0:1], v[160:161], v[138:139] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[196:197], v[0:1], v[162:163], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[160:161], v[142:143] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1784
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3524
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[0:1], v[162:163], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[0:1], v[160:161], v[178:179] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[204:205], v[0:1], v[162:163], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[0:1], v[160:161], v[180:181] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:1692
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	ds_read_u8 v16, v16
	ds_read_u8 v12, v12
	ds_read_u8 v8, v8
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[0:1], v[162:163], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[0:1], v[160:161], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[0:1], v[162:163], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[214:215], v[0:1], v[160:161], v[50:51] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3468
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[222:223], v[0:1], v[162:163], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[0:1], v[160:161], v[156:157] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[0:1], v[162:163], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[228:229], v[0:1], v[160:161], v[52:53] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3460
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[230:231], v[0:1], v[162:163], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[0:1], v[160:161], v[100:101] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[0:1], v[162:163], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[0:1], v[160:161], v[104:105] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3444
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[0:1], v[162:163], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[236:237], v[0:1], v[160:161], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[0:1], v[162:163], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[0:1], v[160:161], v[110:111] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v217
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[0:1], v[162:163], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[0:1], v[160:161], v[122:123] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v218
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[0:1], v[162:163], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[0:1], v[160:161], v[124:125] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v219
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[0:1], v[162:163], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[0:1], v[160:161], v[126:127] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 24, v60
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[0:1], v[162:163], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[0:1], v[160:161], v[130:131] op_sel_hi:[0,1,1]
	v_and_b32_e32 v0, 0xff000000, v44
	v_lshrrev_b32_e32 v0, 16, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[0:1], v[162:163], v[128:129] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[0:1], v[160:161], v[56:57] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x179c
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x178c
	;;#ASMSTART
	v_cvt_f32_f16 v128, v28
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x17a4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x17ac
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x17b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x172c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v2
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v12, v12 offset:16384
	ds_read_u8 v24, v24 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v8, v8 offset:16384
	scratch_load_dwordx2 v[2:3], off, off offset:3348
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v131, v4
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v129, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v130, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[238:239], v[0:1], v[128:129], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[240:241], v[0:1], v[130:131], v[48:49] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3324
	v_lshlrev_b16_e32 v12, 8, v12
	v_lshlrev_b16_e32 v24, 8, v24
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3356
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3364
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3380
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v28, v28
	ds_read_u8 v16, v16
	ds_read_u8 v8, v8
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[0:1], v[128:129], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[0:1], v[130:131], v[52:53] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[0:1], v[128:129], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[0:1], v[130:131], v[58:59] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3300
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[0:1], v[128:129], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[0:1], v[130:131], v[98:99] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v61
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[216:217], v[0:1], v[128:129], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[218:219], v[0:1], v[130:131], v[106:107] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v45
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[128:129], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[0:1], v[130:131], v[110:111] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a17, v1
	v_accvgpr_write_b32 a16, v0
	v_lshlrev_b16_e32 v0, 8, v21
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[140:141], v[0:1], v[128:129], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[0:1], v[130:131], v[134:135] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v243
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[142:143], v[0:1], v[128:129], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[0:1], v[130:131], v[132:133] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[144:145], v[0:1], v[128:129], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[0:1], v[130:131], v[182:183] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v247
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[0:1], v[128:129], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[0:1], v[130:131], v[184:185] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v29
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[0:1], v[128:129], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[0:1], v[130:131], v[186:187] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v9
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[0:1], v[128:129], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[0:1], v[130:131], v[42:43] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v33
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[0:1], v[128:129], v[66:67] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[0:1], v[130:131], v[192:193] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v13
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[154:155], v[0:1], v[128:129], v[70:71] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[0:1], v[130:131], v[64:65] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v37
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[156:157], v[0:1], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[0:1], v[130:131], v[68:69] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v17
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[0:1], v[128:129], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[0:1], v[130:131], v[72:73] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[0:1], v[128:129], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[0:1], v[130:131], v[86:87] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3148
	v_accvgpr_write_b32 a15, v3
	v_accvgpr_write_b32 a14, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[0:1], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a19, v3
	v_accvgpr_write_b32 a18, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3092
	v_pk_fma_f32 v[112:113], v[0:1], v[130:131], v[74:75] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[0:1], v[128:129], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[0:1], v[130:131], v[76:77] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3100
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3108
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[0:1], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[0:1], v[130:131], v[78:79] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[0:1], v[128:129], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[0:1], v[130:131], v[80:81] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3084
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3132
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3172
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3188
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v4, v4
	ds_read_u8 v8, v8
	ds_read_u8 v16, v16
	ds_read_u8 v32, v32
	ds_read_u8 v28, v28
	scratch_load_dwordx2 v[2:3], off, off offset:3028
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[0:1], v[128:129], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[0:1], v[130:131], v[136:137] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[0:1], v[128:129], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[0:1], v[130:131], v[196:197] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[166:167], v[0:1], v[128:129], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[0:1], v[130:131], v[200:201] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[0:1], v[128:129], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[130:131], v[204:205] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3060
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3052
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[120:121], v[0:1], v[128:129], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[0:1], v[130:131], v[208:209] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[122:123], v[0:1], v[128:129], v[214:215] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[0:1], v[130:131], v[212:213] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3044
	;;#ASMSTART
	v_cvt_f32_f16 v212, v12
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3068
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[124:125], v[0:1], v[128:129], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[0:1], v[130:131], v[222:223] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[126:127], v[0:1], v[128:129], v[228:229] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[0:1], v[130:131], v[226:227] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3020
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3076
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v96, v28
	ds_read_u8 v60, v16
	ds_read_u8 v8, v8
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[0:1], v[128:129], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[0:1], v[130:131], v[230:231] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[0:1], v[128:129], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[0:1], v[130:131], v[102:103] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3004
	;;#ASMSTART
	v_cvt_f32_f16 v100, v24
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[208:209], v[0:1], v[128:129], v[236:237] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[0:1], v[130:131], v[234:235] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1744
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x171c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0 offset:16384
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1734
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v213, v0
	;;#ASMEND
	ds_read_u8 v0, v4 offset:16384
	v_lshlrev_b16_e32 v4, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v214, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v215, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[214:215], v[240:241] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[0:1], v[212:213], v[238:239] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3124
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1724
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x173c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1754
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x175c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1764
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16f4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v2
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v12, v12 offset:16384
	ds_read_u8 v28, v28 offset:16384
	ds_read_u8 v32, v32 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v16, v16 offset:16384
	scratch_load_dwordx2 v[2:3], off, off offset:3012
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v101, v4
	;;#ASMEND
	ds_read_u8 v4, v8 offset:16384
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v8, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v102, v8
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v32, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v88, v32
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v103, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3036
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v98, v8
	ds_read_u8 v242, v4
	scratch_load_dwordx2 v[2:3], off, s0
	v_lshlrev_b16_e32 v8, 8, v16
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[100:101], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[102:103], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3244
	;;#ASMSTART
	v_cvt_f32_f16 v92, v8
	;;#ASMEND
	v_lshlrev_b32_e32 v8, 8, v28
	s_movk_i32 s0, 0x16dc
	;;#ASMSTART
	v_cvt_f32_f16 v95, v8
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3180
	ds_read_u8 v4, v4 offset:16384
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v93, v4
	;;#ASMEND
	v_lshlrev_b16_e32 v4, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v94, v4
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3196
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v238, v8
	ds_read_u8 v239, v4
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16d4
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[94:95], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[0:1], v[92:93], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3340
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16e4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16ec
	ds_read_u8 v8, v8 offset:16384
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v89, v8
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16fc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1704
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x170c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v24, v24 offset:16384
	ds_read_u8 v28, v28 offset:16384
	ds_read_u8 v16, v16 offset:16384
	ds_read_u8 v4, v4 offset:16384
	scratch_load_dwordx2 v[2:3], off, off offset:3268
	ds_read_u8 v8, v12 offset:16384
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v12, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v85, v12
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v90, v4
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v91, v8
	;;#ASMEND
	v_lshlrev_b16_e32 v28, 8, v28
	;;#ASMSTART
	v_cvt_f32_f16 v80, v28
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3276
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v236, v8
	ds_read_u8 v237, v4
	scratch_load_dwordx2 v[2:3], off, s0
	v_lshlrev_b16_e32 v8, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v84, v8
	;;#ASMEND
	v_lshlrev_b16_e32 v8, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v86, v8
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[88:89], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[90:91], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3412
	s_movk_i32 s0, 0x169c
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3388
	ds_read_u8 v4, v4 offset:16384
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v87, v4
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3396
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3372
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3404
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v32, v4
	ds_read_u8 v221, v8
	ds_read_u8 v231, v16
	ds_read_u8 v232, v12
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[0:1], v[86:87], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[0:1], v[84:85], v[42:43] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x16ac
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16a4
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3476
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16b4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16bc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x16c4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1684
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v2
	ds_read_u8 v0, v0 offset:16384
	ds_read_u8 v4, v4 offset:16384
	ds_read_u8 v16, v16 offset:16384
	ds_read_u8 v24, v24 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v12, v12 offset:16384
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v81, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v16, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v64, v16
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v82, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:3420
	v_lshlrev_b32_e32 v4, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v83, v4
	;;#ASMEND
	v_lshlrev_b16_e32 v24, 8, v24
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v8, v8
	ds_read_u8 v147, v0
	scratch_load_dwordx2 v[2:3], off, s0
	s_movk_i32 s0, 0x1694
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[0:1], v[80:81], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[0:1], v[82:83], v[40:41] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[0:1], off, off offset:3580
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, s0
	ds_read_u8 v8, v8 offset:16384
	s_movk_i32 s0, 0x165c
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v65, v8
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3532
	ds_read_u8 v8, v12 offset:16384
	v_lshlrev_b16_e32 v12, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v66, v12
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v67, v8
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3540
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3548
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3500
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:3556
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v28, 0, v2
	ds_read_u8 v36, v0
	ds_read_u8 v44, v8
	ds_read_u8 v254, v12
	ds_read_u8 v255, v16
	ds_read_u8 v225, v28
	ds_read_u8 v224, v20
	scratch_load_dwordx2 v[0:1], off, s0
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v8, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	s_movk_i32 s0, 0x1674
	v_pk_fma_f32 v[40:41], v[8:9], v[66:67], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[8:9], v[64:65], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1664
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3628
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v16, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x166c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x167c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x168c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v68, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1644
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v69, 0, v0
	ds_read_u8 v8, v8 offset:16384
	ds_read_u8 v20, v20 offset:16384
	ds_read_u8 v76, v69 offset:16384
	ds_read_u8 v74, v68 offset:16384
	ds_read_u8 v36, v36 offset:16384
	scratch_load_dwordx2 v[0:1], off, off offset:3596
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v69, v8
	;;#ASMEND
	ds_read_u8 v8, v12 offset:16384
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b16_e32 v12, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v68, v24
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v70, v12
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v36, 8, v36
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v71, v8
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v72, v36
	;;#ASMEND
	v_lshlrev_b16_e32 v76, 8, v76
	;;#ASMSTART
	v_cvt_f32_f16 v76, v76
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3612
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v0
	ds_read_u8 v24, v16
	ds_read_u8 a13, v12
	ds_read_u8 v252, v8
	scratch_load_dwordx2 v[0:1], off, off offset:3652
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v8, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[42:43], v[8:9], v[68:69], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[8:9], v[70:71], v[40:41] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1654
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	ds_read_u8 v12, v12 offset:16384
	s_movk_i32 s0, 0x1614
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v73, v12
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3636
	ds_read_u8 v12, v24 offset:16384
	v_lshlrev_b16_e32 v24, 8, v74
	;;#ASMSTART
	v_cvt_f32_f16 v74, v24
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v75, v12
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3644
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	ds_read_u8 v36, v8
	ds_read_u8 a11, v24
	ds_read_u8 a12, v12
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1624
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v24, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[40:41], v[24:25], v[74:75], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[42:43], v[24:25], v[72:73], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x161c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3708
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v128, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x162c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v77, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x1634
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v78, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x163c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v79, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x164c
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v129, 0, v0
	scratch_load_dwordx2 v[0:1], off, s0
	s_movk_i32 s0, 0x62cc
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v130, 0, v0
	ds_read_u8 v24, v24 offset:16384
	ds_read_u8 v131, v77 offset:16384
	ds_read_u8 v36, v36 offset:16384
	ds_read_u8 v146, v78 offset:16384
	ds_read_u8 v222, v79 offset:16384
	ds_read_u8 v223, v129 offset:16384
	ds_read_u8 v130, v130 offset:16384
	scratch_load_dwordx2 v[0:1], off, off offset:3660
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v77, v24
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v24, 8, v131
	;;#ASMSTART
	v_cvt_f32_f16 v78, v24
	;;#ASMEND
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v36, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v79, v36
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3668
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	ds_read_u8 v128, v128
	ds_read_u8 a0, v36
	ds_read_u8 a10, v24
	scratch_load_dwordx2 v[0:1], off, off offset:3804
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b16_e32 v36, 8, v146
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v24, 8, v128
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[226:227], v[24:25], v[76:77], v[42:43] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[40:41], v[24:25], v[78:79], v[40:41] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v42, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v128, v36
	;;#ASMEND
	v_lshlrev_b16_e32 v36, 8, v223
	;;#ASMSTART
	v_cvt_f32_f16 v129, v42
	;;#ASMEND
	v_lshlrev_b32_e32 v42, 8, v130
	;;#ASMSTART
	v_cvt_f32_f16 v130, v36
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v131, v42
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3756
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3772
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v42, 0, v0
	ds_read_u8 v24, v24
	ds_read_u8 v222, v42
	ds_read_u8 v223, v36
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[24:25], v[130:131], v[40:41] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[24:25], v[128:129], v[226:227] op_sel_hi:[0,1,1]
	v_accvgpr_write_b32 a5, v3
	v_accvgpr_write_b32 a4, v2
	v_accvgpr_write_b32 a3, v1
	v_accvgpr_write_b32 a2, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2804
	v_lshlrev_b16_e32 v41, 8, v63
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2812
	ds_read_u8 v24, v24
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[24:25], v[214:215], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[24:25], v[212:213], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2820
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2828
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2836
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v226, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v227, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2852
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v228, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2860
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v229, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2868
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v230, 0, v0
	ds_read_u8 v24, v24
	ds_read_u8 v12, v146
	ds_read_u8 v251, v226
	ds_read_u8 v250, v227
	ds_read_u8 v16, v228
	ds_read_u8 v246, v229
	ds_read_u8 v20, v230
	ds_read_u8 v7, v36
	scratch_load_dwordx2 v[0:1], off, off offset:2876
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[24:25], v[100:101], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[24:25], v[102:103], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2884
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2892
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	ds_read_u8 v24, v24
	ds_read_u8 v28, v146
	ds_read_u8 v6, v36
	scratch_load_dwordx2 v[0:1], off, off offset:2908
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v2, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v2
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[24:25], v[94:95], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[24:25], v[92:93], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v2, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2916
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2924
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2932
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v97, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2940
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	ds_read_u8 v226, v2
	ds_read_u8 v240, v146
	ds_read_u8 v241, v97
	ds_read_u8 v40, v36
	ds_read_u8 v97, v24
	scratch_load_dwordx2 v[0:1], off, off offset:2956
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v24, 8, v226
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[24:25], v[88:89], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[24:25], v[90:91], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[24:25], v[86:87], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[24:25], v[84:85], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2964
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2972
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2980
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2988
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v226, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:2996
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v227, 0, v0
	ds_read_u8 v24, v24
	ds_read_u8 v5, v32
	ds_read_u8 v99, v36
	ds_read_u8 v235, v146
	ds_read_u8 v233, v227
	ds_read_u8 v234, v226
	scratch_load_dwordx2 v[0:1], off, off offset:3204
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[24:25], v[80:81], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[24:25], v[82:83], v[50:51] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v24, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[24:25], v[66:67], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[24:25], v[64:65], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3212
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3220
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3228
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v44, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3236
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3252
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v226, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3260
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v227, 0, v0
	ds_read_u8 v24, v24
	ds_read_u8 v4, v32
	ds_read_u8 v8, v36
	ds_read_u8 v230, v44
	ds_read_u8 v44, v146
	ds_read_u8 v36, v226
	ds_read_u8 v32, v227
	scratch_load_dwordx2 v[0:1], off, off offset:3308
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[24:25], v[68:69], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[24:25], v[70:71], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v24, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3316
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3332
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v226, 0, v0
	ds_read_u8 v227, v24
	ds_read_u8 v24, v226
	ds_read_u8 v253, v146
	scratch_load_dwordx2 v[0:1], off, off offset:3428
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v146, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[50:51], v[146:147], v[74:75], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[146:147], v[72:73], v[48:49] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3436
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v226, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3452
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v229, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3292
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v227, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3284
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v228, 0, v0
	ds_read_u8 v146, v146
	ds_read_u8 v227, v227
	ds_read_u8 v228, v228
	ds_read_u8 v229, v229
	ds_read_u8 v2, v226
	scratch_load_dwordx2 v[0:1], off, off offset:3116
	scratch_load_dwordx2 v[42:43], off, off offset:3156
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[48:49], v[146:147], v[76:77], v[48:49] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[146:147], v[78:79], v[50:51] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v146, 0, v0
	scratch_load_dwordx2 v[0:1], off, off offset:3140
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v226, 0, v42
	scratch_load_dwordx2 v[42:43], off, off offset:3164
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v1, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v42
	ds_read_u8 v146, v146
	ds_read_u8 v3, v226
	ds_read_u8 v226, v0
	ds_read_u8 v0, v1
	v_accvgpr_read_b32 v43, a19
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v1, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v1
	;;#ASMEND
	v_lshlrev_b16_e32 v1, 8, v60
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[60:61], v[214:215], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[60:61], v[212:213], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v7
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[60:61], v[100:101], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[60:61], v[102:103], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v6
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[60:61], v[94:95], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[60:61], v[92:93], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v97
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[60:61], v[88:89], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[60:61], v[90:91], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v221
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[60:61], v[86:87], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[60:61], v[84:85], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[60:61], v[80:81], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[60:61], v[82:83], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v254
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[60:61], v[66:67], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[60:61], v[64:65], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[52:53], v[60:61], v[68:69], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[60:61], v[70:71], v[54:55] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v253
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	v_pk_fma_f32 v[54:55], v[60:61], v[74:75], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[60:61], v[72:73], v[52:53] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v1, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v60, v1
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[52:53], v[60:61], v[76:77], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[54:55], v[60:61], v[78:79], v[54:55] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2772
	v_pk_fma_f32 v[54:55], v[60:61], v[130:131], v[54:55] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[52:53], v[60:61], v[128:129], v[52:53] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[50:51], v[146:147], v[130:131], v[50:51] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[48:49], v[146:147], v[128:129], v[48:49] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v2, 24, v61
	v_lshrrev_b32_e32 v4, 16, v62
	v_lshrrev_b32_e32 v5, 24, v62
	v_lshrrev_b32_sdwa v6, v220, v63 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v7, 16, v63
	v_accvgpr_read_b32 v42, a18
	v_accvgpr_write_b32 a6, v48
	v_accvgpr_write_b32 a7, v49
	v_accvgpr_write_b32 a8, v50
	v_accvgpr_write_b32 a9, v51
	v_and_b32_e32 v221, 0xff00, v249
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v12
	v_pk_fma_f32 v[58:59], v[60:61], v[214:215], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[212:213], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2780
	v_pk_fma_f32 v[56:57], v[60:61], v[100:101], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[60:61], v[102:103], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v12, 8, v62
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2788
	v_pk_fma_f32 v[58:59], v[60:61], v[94:95], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[92:93], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2796
	v_pk_fma_f32 v[56:57], v[60:61], v[88:89], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[60:61], v[90:91], v[58:59] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v99
	v_pk_fma_f32 v[58:59], v[60:61], v[86:87], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[84:85], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v255
	v_pk_fma_f32 v[56:57], v[60:61], v[80:81], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[60:61], v[82:83], v[58:59] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v8
	v_pk_fma_f32 v[58:59], v[60:61], v[66:67], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[64:65], v[56:57] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2900
	v_pk_fma_f32 v[56:57], v[60:61], v[68:69], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[60:61], v[70:71], v[58:59] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v8, 24, v63
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2948
	v_pk_fma_f32 v[58:59], v[60:61], v[74:75], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[72:73], v[56:57] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v1, 16, v61
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_pk_fma_f32 v[56:57], v[60:61], v[76:77], v[56:57] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[58:59], v[60:61], v[78:79], v[58:59] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v0, 8, v3
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_pk_fma_f32 v[58:59], v[60:61], v[130:131], v[58:59] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[56:57], v[60:61], v[128:129], v[56:57] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v0, v220, v61 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	;;#ASMSTART
	v_cvt_f32_f16 v60, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v3, v220, v62 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[62:63], v[60:61], v[214:215], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[60:61], v[212:213], v[216:217] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[146:147], v[100:101], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[146:147], v[102:103], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[146:147], v[94:95], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[146:147], v[92:93], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v12
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[146:147], v[88:89], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[146:147], v[90:91], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v3
	;;#ASMEND
	v_pk_fma_f32 v[62:63], v[146:147], v[86:87], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[146:147], v[84:85], v[60:61] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v4
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[60:61], v[146:147], v[80:81], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[146:147], v[82:83], v[62:63] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v0, 8, v5
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[2:3], off, off offset:2724
	v_pk_fma_f32 v[62:63], v[146:147], v[66:67], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[146:147], v[64:65], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v41
	;;#ASMEND
	scratch_load_dwordx2 v[4:5], off, off offset:2740
	v_pk_fma_f32 v[60:61], v[146:147], v[68:69], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[146:147], v[70:71], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v6
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v7
	scratch_load_dwordx2 v[6:7], off, off offset:2756
	v_pk_fma_f32 v[62:63], v[146:147], v[74:75], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[146:147], v[72:73], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v8
	v_pk_fma_f32 v[60:61], v[146:147], v[76:77], v[60:61] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[62:63], v[146:147], v[78:79], v[62:63] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v21 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[62:63], v[146:147], v[130:131], v[62:63] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[60:61], v[146:147], v[128:129], v[60:61] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v243
	v_pk_fma_f32 v[170:171], v[146:147], v[214:215], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[146:147], v[212:213], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v25 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[172:173], v[146:147], v[214:215], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[146:147], v[212:213], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v247
	v_pk_fma_f32 v[174:175], v[146:147], v[214:215], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[146:147], v[212:213], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v29 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[176:177], v[146:147], v[214:215], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[146:147], v[212:213], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v9
	v_pk_fma_f32 v[178:179], v[146:147], v[214:215], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[212:213], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v33 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[180:181], v[146:147], v[214:215], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[146:147], v[212:213], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v13
	v_pk_fma_f32 v[182:183], v[146:147], v[214:215], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[146:147], v[212:213], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v37 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[184:185], v[146:147], v[214:215], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[146:147], v[212:213], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v17
	v_pk_fma_f32 v[186:187], v[146:147], v[214:215], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[146:147], v[212:213], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v96
	v_pk_fma_f32 v[188:189], v[146:147], v[214:215], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[146:147], v[212:213], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2716
	v_pk_fma_f32 v[190:191], v[146:147], v[214:215], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[146:147], v[212:213], v[160:161] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v12, 24, v26
	v_lshlrev_b16_e32 v12, 8, v12
	v_lshlrev_b16_e32 v41, 8, v35
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2732
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, off offset:2748
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	scratch_load_dwordx2 v[6:7], off, off offset:2764
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v6
	ds_read_u8 v0, v0
	ds_read_u8 v3, v3
	ds_read_u8 v4, v4
	ds_read_u8 v5, v5
	ds_read_u8 v6, v6
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[146:147], v[214:215], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[146:147], v[212:213], v[42:43] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2700
	v_pk_fma_f32 v[114:115], v[146:147], v[214:215], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[146:147], v[212:213], v[106:107] op_sel_hi:[0,1,1]
	v_lshrrev_b32_sdwa v42, v220, v39 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b16_e32 v43, 8, v39
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[116:117], v[146:147], v[214:215], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[146:147], v[212:213], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v3
	scratch_load_dwordx2 v[2:3], off, off offset:2684
	v_pk_fma_f32 v[118:119], v[146:147], v[214:215], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[146:147], v[212:213], v[110:111] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v4
	v_pk_fma_f32 v[192:193], v[146:147], v[214:215], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[146:147], v[212:213], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v5
	v_pk_fma_f32 v[194:195], v[146:147], v[214:215], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[146:147], v[212:213], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v6
	v_pk_fma_f32 v[196:197], v[146:147], v[214:215], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[146:147], v[212:213], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2676
	scratch_load_dwordx2 v[4:5], off, off offset:2708
	v_pk_fma_f32 v[198:199], v[146:147], v[214:215], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[146:147], v[212:213], v[168:169] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2692
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	v_add_u32_e32 v2, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	ds_read_u8 v3, v3
	ds_read_u8 v2, v2
	scratch_load_dwordx2 v[4:5], off, off offset:2636
	scratch_load_dwordx2 v[6:7], off, off offset:2652
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[132:133], v[146:147], v[214:215], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[146:147], v[212:213], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2668
	v_pk_fma_f32 v[134:135], v[146:147], v[214:215], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[146:147], v[212:213], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[136:137], v[146:147], v[214:215], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[146:147], v[212:213], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v242
	v_pk_fma_f32 v[138:139], v[146:147], v[214:215], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[146:147], v[212:213], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v3
	scratch_load_dwordx2 v[2:3], off, off offset:2620
	v_pk_fma_f32 v[204:205], v[146:147], v[214:215], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[146:147], v[212:213], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v98
	v_pk_fma_f32 v[206:207], v[146:147], v[214:215], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[146:147], v[212:213], v[202:203] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v45
	v_pk_fma_f32 v[210:211], v[146:147], v[214:215], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[146:147], v[212:213], v[208:209] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_accvgpr_read_b32 v0, a16
	v_accvgpr_read_b32 v1, a17
	v_pk_fma_f32 v[98:99], v[146:147], v[214:215], v[0:1] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v0, a14
	v_accvgpr_read_b32 v1, a15
	v_pk_fma_f32 v[96:97], v[146:147], v[212:213], v[0:1] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v0, 16, v21
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v243 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[140:141], v[146:147], v[100:101], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[146:147], v[102:103], v[170:171] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v25
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[142:143], v[146:147], v[100:101], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[146:147], v[102:103], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v247 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[144:145], v[146:147], v[100:101], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[146:147], v[102:103], v[174:175] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v29
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[212:213], v[146:147], v[100:101], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[146:147], v[102:103], v[176:177] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[148:149], v[146:147], v[100:101], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[146:147], v[102:103], v[178:179] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v33
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[150:151], v[146:147], v[100:101], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[146:147], v[102:103], v[180:181] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[152:153], v[146:147], v[100:101], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[146:147], v[102:103], v[182:183] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v37
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[154:155], v[146:147], v[100:101], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[146:147], v[102:103], v[184:185] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[156:157], v[146:147], v[100:101], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[146:147], v[102:103], v[186:187] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v251
	v_pk_fma_f32 v[158:159], v[146:147], v[100:101], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[146:147], v[102:103], v[188:189] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v250
	v_pk_fma_f32 v[160:161], v[146:147], v[100:101], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[146:147], v[102:103], v[190:191] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v16
	v_pk_fma_f32 v[104:105], v[146:147], v[100:101], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[146:147], v[102:103], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v246
	v_pk_fma_f32 v[106:107], v[146:147], v[100:101], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[146:147], v[102:103], v[114:115] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v20
	v_pk_fma_f32 v[108:109], v[146:147], v[100:101], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[146:147], v[102:103], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2612
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2628
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, off offset:2644
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	scratch_load_dwordx2 v[6:7], off, off offset:2660
	v_pk_fma_f32 v[110:111], v[146:147], v[100:101], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[146:147], v[102:103], v[118:119] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v16, 24, v30
	v_lshrrev_b32_e32 v20, 24, v38
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	v_add_u32_e32 v4, 0, v4
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v6, 0, v6
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	ds_read_u8 v2, v2
	ds_read_u8 v3, v3
	ds_read_u8 v4, v4
	ds_read_u8 v5, v5
	ds_read_u8 v6, v6
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[162:163], v[146:147], v[100:101], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[146:147], v[102:103], v[192:193] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v2
	v_pk_fma_f32 v[164:165], v[146:147], v[100:101], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[146:147], v[102:103], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v3
	v_pk_fma_f32 v[166:167], v[146:147], v[100:101], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[146:147], v[102:103], v[196:197] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v4
	v_pk_fma_f32 v[168:169], v[146:147], v[100:101], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[146:147], v[102:103], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v5
	v_pk_fma_f32 v[120:121], v[146:147], v[100:101], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[146:147], v[102:103], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2604
	v_pk_fma_f32 v[122:123], v[146:147], v[100:101], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[146:147], v[102:103], v[134:135] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, off offset:2556
	scratch_load_dwordx2 v[4:5], off, off offset:2572
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v6
	v_pk_fma_f32 v[124:125], v[146:147], v[100:101], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[146:147], v[102:103], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2596
	v_pk_fma_f32 v[126:127], v[146:147], v[100:101], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[146:147], v[102:103], v[138:139] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v1, 8, v239
	;;#ASMSTART
	v_cvt_f32_f16 v146, v1
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[146:147], v[100:101], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[146:147], v[102:103], v[204:205] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[6:7], off, off offset:2588
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v238
	v_pk_fma_f32 v[202:203], v[146:147], v[100:101], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[146:147], v[102:103], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[208:209], v[146:147], v[100:101], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[210:211], v[146:147], v[102:103], v[210:211] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 24, v21
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[96:97], v[146:147], v[100:101], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v243
	v_lshrrev_b32_e32 v0, 16, v0
	v_pk_fma_f32 v[98:99], v[146:147], v[102:103], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[100:101], v[94:95], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[100:101], v[92:93], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 24, v25
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[170:171], v[140:141], v[94:95], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[140:141], v[92:93], v[142:143] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v247
	v_lshrrev_b32_e32 v0, 16, v0
	v_pk_fma_f32 v[172:173], v[142:143], v[94:95], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[142:143], v[92:93], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 24, v29
	v_lshlrev_b16_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v9
	v_lshrrev_b32_e32 v0, 16, v0
	v_pk_fma_f32 v[174:175], v[144:145], v[94:95], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[146:147], v[94:95], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[92:93], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 24, v33
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[178:179], v[146:147], v[94:95], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[146:147], v[92:93], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v13
	v_lshrrev_b32_e32 v0, 16, v0
	v_pk_fma_f32 v[180:181], v[146:147], v[94:95], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[146:147], v[92:93], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 24, v37
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[182:183], v[146:147], v[94:95], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[146:147], v[92:93], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v17
	v_lshrrev_b32_e32 v0, 16, v0
	v_pk_fma_f32 v[184:185], v[146:147], v[94:95], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[146:147], v[92:93], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v28
	v_pk_fma_f32 v[186:187], v[146:147], v[94:95], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[146:147], v[92:93], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2548
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2564
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, off offset:2580
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v5, 0, v6
	v_pk_fma_f32 v[188:189], v[146:147], v[94:95], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[146:147], v[92:93], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[144:145], v[92:93], v[212:213] op_sel_hi:[0,1,1]
	v_and_b32_e32 v28, 0xff000000, v10
	v_lshrrev_b32_e32 v17, 24, v34
	v_and_b32_e32 v29, 0xff000000, v14
	v_and_b32_e32 v21, 0xff000000, v244
	v_lshrrev_b32_sdwa v33, v220, v31 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b16_e32 v37, 8, v31
	v_lshrrev_b32_sdwa v13, v220, v27 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b16_e32 v25, 8, v27
	v_and_b32_e32 v238, 0xff00, v19
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v4, v4
	ds_read_u8 v5, v5
	ds_read_u8 v3, v3
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[146:147], v[94:95], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[146:147], v[92:93], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2532
	v_pk_fma_f32 v[114:115], v[146:147], v[94:95], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[146:147], v[92:93], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[116:117], v[146:147], v[94:95], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[146:147], v[92:93], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2516
	v_pk_fma_f32 v[118:119], v[146:147], v[94:95], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[146:147], v[92:93], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v3
	v_pk_fma_f32 v[190:191], v[146:147], v[94:95], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[146:147], v[92:93], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v4
	scratch_load_dwordx2 v[2:3], off, off offset:2500
	v_pk_fma_f32 v[192:193], v[146:147], v[94:95], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[146:147], v[92:93], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v5
	scratch_load_dwordx2 v[4:5], off, off offset:2524
	v_pk_fma_f32 v[194:195], v[146:147], v[94:95], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[146:147], v[92:93], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2492
	v_pk_fma_f32 v[196:197], v[146:147], v[94:95], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[146:147], v[92:93], v[168:169] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2508
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, off offset:2540
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	ds_read_u8 v2, v2
	ds_read_u8 v3, v3
	ds_read_u8 v4, v4
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[132:133], v[146:147], v[94:95], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[146:147], v[92:93], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v0, 8, v2
	v_pk_fma_f32 v[134:135], v[146:147], v[94:95], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[146:147], v[92:93], v[122:123] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v0, 8, v3
	v_pk_fma_f32 v[136:137], v[146:147], v[94:95], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[146:147], v[92:93], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v237
	v_pk_fma_f32 v[138:139], v[146:147], v[94:95], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[146:147], v[92:93], v[126:127] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v4
	v_pk_fma_f32 v[198:199], v[146:147], v[94:95], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[146:147], v[92:93], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v236
	v_pk_fma_f32 v[204:205], v[146:147], v[94:95], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[146:147], v[92:93], v[202:203] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff000000, v45
	v_lshrrev_b32_e32 v0, 16, v0
	v_pk_fma_f32 v[206:207], v[146:147], v[94:95], v[210:211] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[146:147], v[92:93], v[208:209] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v22
	v_pk_fma_f32 v[92:93], v[146:147], v[92:93], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v244
	v_pk_fma_f32 v[94:95], v[146:147], v[94:95], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[96:97], v[88:89], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v26
	v_pk_fma_f32 v[96:97], v[96:97], v[90:91], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[100:101], v[88:89], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v248
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v30
	v_pk_fma_f32 v[100:101], v[100:101], v[90:91], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[146:147], v[88:89], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[146:147], v[90:91], v[174:175] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v10
	v_pk_fma_f32 v[142:143], v[140:141], v[88:89], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[140:141], v[90:91], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[88:89], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[146:147], v[90:91], v[176:177] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v34
	v_pk_fma_f32 v[150:151], v[146:147], v[88:89], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[146:147], v[90:91], v[178:179] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v14
	v_pk_fma_f32 v[152:153], v[146:147], v[88:89], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[146:147], v[90:91], v[180:181] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v38
	v_pk_fma_f32 v[154:155], v[146:147], v[88:89], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[146:147], v[90:91], v[182:183] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v18
	v_pk_fma_f32 v[156:157], v[146:147], v[88:89], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[146:147], v[90:91], v[184:185] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v40
	v_pk_fma_f32 v[158:159], v[146:147], v[88:89], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[146:147], v[90:91], v[186:187] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2468
	v_pk_fma_f32 v[160:161], v[146:147], v[88:89], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[146:147], v[90:91], v[188:189] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, off offset:2444
	scratch_load_dwordx2 v[4:5], off, off offset:2476
	v_lshlrev_b32_e32 v236, 8, v15
	v_and_b32_e32 v237, 0xff00, v15
	v_lshrrev_b32_sdwa v40, v220, v35 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshlrev_b32_e32 v45, 8, v245
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v241
	v_pk_fma_f32 v[104:105], v[146:147], v[88:89], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[146:147], v[90:91], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2452
	v_pk_fma_f32 v[106:107], v[146:147], v[88:89], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[146:147], v[90:91], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v240
	v_pk_fma_f32 v[108:109], v[146:147], v[88:89], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[146:147], v[90:91], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2436
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2460
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, off offset:2484
	v_pk_fma_f32 v[110:111], v[146:147], v[88:89], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[146:147], v[90:91], v[118:119] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v240, 16, v35
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v4, v4
	ds_read_u8 v3, v3
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[146:147], v[88:89], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[146:147], v[90:91], v[190:191] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2428
	v_pk_fma_f32 v[164:165], v[146:147], v[88:89], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[146:147], v[90:91], v[192:193] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[166:167], v[146:147], v[88:89], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[146:147], v[90:91], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2420
	v_pk_fma_f32 v[168:169], v[146:147], v[88:89], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[146:147], v[90:91], v[196:197] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v3
	v_pk_fma_f32 v[120:121], v[146:147], v[88:89], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[132:133], v[146:147], v[90:91], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2412
	v_pk_fma_f32 v[122:123], v[146:147], v[88:89], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[134:135], v[146:147], v[90:91], v[134:135] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, off offset:2404
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v4
	v_pk_fma_f32 v[124:125], v[146:147], v[88:89], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[146:147], v[90:91], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2396
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	v_pk_fma_f32 v[126:127], v[146:147], v[88:89], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[138:139], v[146:147], v[90:91], v[138:139] op_sel_hi:[0,1,1]
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	scratch_load_dwordx2 v[2:3], off, off offset:2364
	scratch_load_dwordx2 v[4:5], off, off offset:2380
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[194:195], v[146:147], v[88:89], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[146:147], v[90:91], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v232
	v_pk_fma_f32 v[198:199], v[146:147], v[88:89], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[200:201], v[146:147], v[90:91], v[204:205] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v46
	v_pk_fma_f32 v[202:203], v[146:147], v[88:89], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[146:147], v[90:91], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v22 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[88:89], v[146:147], v[88:89], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v92, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v244
	v_pk_fma_f32 v[90:91], v[146:147], v[90:91], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[92:93], v[86:87], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v26 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[92:93], v[92:93], v[84:85], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[96:97], v[86:87], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v248
	v_pk_fma_f32 v[96:97], v[96:97], v[84:85], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[100:101], v[86:87], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v30 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[100:101], v[100:101], v[84:85], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[140:141], v[86:87], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[140:141], v[84:85], v[144:145] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v10
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v34 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[170:171], v[144:145], v[86:87], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[144:145], v[84:85], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[86:87], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[146:147], v[84:85], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v14
	v_pk_fma_f32 v[172:173], v[146:147], v[86:87], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[146:147], v[84:85], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_sdwa v0, v220, v38 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_pk_fma_f32 v[174:175], v[146:147], v[86:87], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[146:147], v[84:85], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v18
	v_pk_fma_f32 v[176:177], v[146:147], v[86:87], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[146:147], v[84:85], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v231
	v_pk_fma_f32 v[178:179], v[146:147], v[86:87], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[146:147], v[84:85], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2356
	v_pk_fma_f32 v[180:181], v[146:147], v[86:87], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[146:147], v[84:85], v[160:161] op_sel_hi:[0,1,1]
	v_and_b32_e32 v231, 0xff00, v11
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2372
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	scratch_load_dwordx2 v[4:5], off, off offset:2388
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v4, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v4, v4
	ds_read_u8 v3, v3
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[146:147], v[86:87], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[146:147], v[84:85], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2340
	v_pk_fma_f32 v[114:115], v[146:147], v[86:87], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[146:147], v[84:85], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[116:117], v[146:147], v[86:87], v[116:117] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[146:147], v[84:85], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2332
	v_pk_fma_f32 v[118:119], v[146:147], v[86:87], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[146:147], v[84:85], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v3
	v_pk_fma_f32 v[182:183], v[146:147], v[86:87], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[146:147], v[84:85], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2316
	scratch_load_dwordx2 v[2:3], off, off offset:2308
	v_pk_fma_f32 v[184:185], v[146:147], v[86:87], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[146:147], v[84:85], v[164:165] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v4
	v_pk_fma_f32 v[186:187], v[146:147], v[86:87], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[146:147], v[84:85], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2300
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2324
	scratch_load_dwordx2 v[4:5], off, off offset:2348
	v_pk_fma_f32 v[188:189], v[146:147], v[86:87], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[146:147], v[84:85], v[168:169] op_sel_hi:[0,1,1]
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v2, 0, v2
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v4
	ds_read_u8 v0, v0
	ds_read_u8 v3, v3
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	scratch_load_dwordx2 v[6:7], off, off offset:2252
	scratch_load_dwordx2 v[8:9], off, off offset:2268
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[132:133], v[146:147], v[86:87], v[132:133] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[146:147], v[84:85], v[120:121] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2292
	v_pk_fma_f32 v[134:135], v[146:147], v[86:87], v[134:135] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[146:147], v[84:85], v[122:123] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[136:137], v[146:147], v[86:87], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[146:147], v[84:85], v[124:125] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2284
	v_pk_fma_f32 v[138:139], v[146:147], v[86:87], v[138:139] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[146:147], v[84:85], v[126:127] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v3
	v_pk_fma_f32 v[190:191], v[146:147], v[86:87], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[192:193], v[146:147], v[84:85], v[194:195] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	v_and_b32_e32 v0, 0xff00, v46
	v_pk_fma_f32 v[194:195], v[146:147], v[86:87], v[200:201] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[146:147], v[84:85], v[198:199] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v22
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[198:199], v[4:5], v[86:87], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[4:5], v[84:85], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[146:147], v[84:85], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v88, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v244 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[86:87], v[146:147], v[86:87], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[88:89], v[80:81], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v92, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v26
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[88:89], v[88:89], v[82:83], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[92:93], v[80:81], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v96, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v248 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[92:93], v[92:93], v[82:83], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[96:97], v[80:81], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v30
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[96:97], v[96:97], v[82:83], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[100:101], v[80:81], v[140:141] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[200:201], v[140:141], v[80:81], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[140:141], v[82:83], v[170:171] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v34
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[150:151], v[140:141], v[80:81], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[140:141], v[82:83], v[148:149] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[152:153], v[140:141], v[80:81], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[140:141], v[82:83], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshrrev_b32_e32 v0, 16, v38
	v_lshlrev_b16_e32 v0, 8, v0
	v_pk_fma_f32 v[154:155], v[140:141], v[80:81], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[140:141], v[82:83], v[174:175] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b32_sdwa v0, v220, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_pk_fma_f32 v[156:157], v[140:141], v[80:81], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[176:177], v[140:141], v[82:83], v[176:177] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v235
	v_pk_fma_f32 v[158:159], v[140:141], v[80:81], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[140:141], v[82:83], v[178:179] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2244
	v_pk_fma_f32 v[160:161], v[140:141], v[80:81], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[180:181], v[140:141], v[82:83], v[180:181] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[2:3], off, off offset:2220
	v_and_b32_e32 v26, 0xff000000, v248
	v_and_b32_e32 v145, 0xff000000, v46
	v_pk_fma_f32 v[100:101], v[100:101], v[82:83], v[142:143] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v10, 16, v21
	;;#ASMSTART
	v_cvt_f32_f16 v10, v10
	;;#ASMEND
	v_lshlrev_b32_sdwa v142, v220, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_e32 v143, 8, v47
	v_lshlrev_b32_sdwa v144, v220, v245 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshlrev_b32_e32 v147, 8, v249
	v_and_b32_e32 v146, 0xff00, v245
	v_lshrrev_b32_e32 v145, 16, v145
	;;#ASMSTART
	v_cvt_f32_f16 v144, v144
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v234
	v_pk_fma_f32 v[104:105], v[140:141], v[80:81], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[140:141], v[82:83], v[112:113] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2228
	v_pk_fma_f32 v[106:107], v[140:141], v[80:81], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[140:141], v[82:83], v[114:115] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v140, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v233
	v_pk_fma_f32 v[202:203], v[140:141], v[82:83], v[116:117] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2212
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	scratch_load_dwordx2 v[2:3], off, off offset:2236
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v3, 0, v6
	scratch_load_dwordx2 v[6:7], off, off offset:2260
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v7, 0, v8
	scratch_load_dwordx2 v[8:9], off, off offset:2276
	v_pk_fma_f32 v[110:111], v[116:117], v[80:81], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[204:205], v[116:117], v[82:83], v[118:119] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[140:141], v[80:81], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v141, v220, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_sdwa v9, v220, v23 dst_sel:BYTE_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
	v_lshrrev_b32_e32 v119, 24, v23
	v_lshlrev_b32_sdwa v140, v220, v249 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_lshrrev_b32_e32 v118, 24, v39
	;;#ASMSTART
	v_cvt_f32_f16 v140, v140
	;;#ASMEND
	v_add_u32_e32 v0, 0, v0
	v_add_u32_e32 v2, 0, v2
	v_add_u32_e32 v6, 0, v6
	v_add_u32_e32 v8, 0, v8
	ds_read_u8 v0, v0
	ds_read_u8 v3, v3
	ds_read_u8 v6, v6
	ds_read_u8 v7, v7
	ds_read_u8 v8, v8
	ds_read_u8 v2, v2
	ds_read_u8 v1, v1
	s_waitcnt lgkmcnt(6)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[116:117], v[80:81], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[182:183], v[116:117], v[82:83], v[182:183] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2204
	v_pk_fma_f32 v[164:165], v[116:117], v[80:81], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[116:117], v[82:83], v[184:185] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v0, 0, v0
	ds_read_u8 v0, v0
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v2
	v_pk_fma_f32 v[166:167], v[116:117], v[80:81], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[186:187], v[116:117], v[82:83], v[186:187] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v3
	v_pk_fma_f32 v[168:169], v[116:117], v[80:81], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[188:189], v[116:117], v[82:83], v[188:189] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v6
	v_pk_fma_f32 v[206:207], v[116:117], v[80:81], v[120:121] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[116:117], v[82:83], v[132:133] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v7
	v_pk_fma_f32 v[210:211], v[116:117], v[80:81], v[122:123] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[116:117], v[82:83], v[134:135] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_lshlrev_b16_e32 v0, 8, v8
	v_pk_fma_f32 v[214:215], v[116:117], v[80:81], v[124:125] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[116:117], v[82:83], v[136:137] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	scratch_load_dwordx2 v[0:1], off, off offset:2188
	scratch_load_dwordx2 v[2:3], off, off offset:2196
	v_pk_fma_f32 v[218:219], v[116:117], v[80:81], v[126:127] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[116:117], v[82:83], v[138:139] op_sel_hi:[0,1,1]
	v_and_b32_e32 v132, 0xff000000, v18
	;;#ASMSTART
	v_cvt_f32_f16 v18, v12
	;;#ASMEND
	v_lshrrev_b32_e32 v12, 16, v26
	;;#ASMSTART
	v_cvt_f32_f16 v26, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v16
	;;#ASMSTART
	v_cvt_f32_f16 v34, v12
	;;#ASMEND
	v_lshrrev_b32_e32 v12, 16, v28
	v_and_b32_e32 v126, 0xff000000, v11
	v_and_b32_e32 v121, 0xff000000, v15
	v_pk_fma_f32 v[14:15], v[10:11], v[66:67], v[92:93] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v135, 16, v31
	v_lshrrev_b32_e32 v120, 24, v31
	v_pk_fma_f32 v[30:31], v[26:27], v[66:67], v[100:101] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v127, 16, v27
	v_lshrrev_b32_e32 v134, 16, v23
	v_lshlrev_b16_e32 v8, 8, v23
	v_and_b32_e32 v139, 0xff00, v47
	v_lshlrev_b32_sdwa v138, v220, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v122, 0xff000000, v47
	v_lshlrev_b32_sdwa v137, v220, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	v_and_b32_e32 v124, 0xff000000, v19
	v_lshrrev_b32_e32 v136, 16, v39
	v_pk_fma_f32 v[38:39], v[34:35], v[66:67], v[170:171] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v134, 8, v134
	v_lshlrev_b16_e32 v127, 8, v127
	;;#ASMSTART
	v_cvt_f32_f16 v134, v134
	;;#ASMEND
	v_and_b32_e32 v123, 0xff000000, v249
	v_and_b32_e32 v125, 0xff000000, v245
	;;#ASMSTART
	v_cvt_f32_f16 v138, v138
	;;#ASMEND
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v0, 0, v0
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v1, 0, v2
	ds_read_u8 v0, v0
	ds_read_u8 v1, v1
	v_lshrrev_b32_e32 v2, 24, v22
	v_lshlrev_b16_e32 v2, 8, v2
	;;#ASMSTART
	v_cvt_f32_f16 v2, v2
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v0, 8, v0
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v0, 8, v1
	v_pk_fma_f32 v[192:193], v[116:117], v[80:81], v[192:193] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[116:117], v[82:83], v[190:191] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v116, v0
	;;#ASMEND
	v_lshlrev_b32_e32 v0, 8, v224
	;;#ASMSTART
	v_cvt_f32_f16 v0, v0
	;;#ASMEND
	v_pk_fma_f32 v[234:235], v[0:1], v[80:81], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[0:1], v[82:83], v[198:199] op_sel_hi:[0,1,1]
	v_lshlrev_b32_sdwa v0, v220, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_2
	;;#ASMSTART
	v_cvt_f32_f16 v4, v0
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v46, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v17
	v_pk_fma_f32 v[194:195], v[116:117], v[82:83], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[4:5], v[80:81], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[4:5], v[82:83], v[86:87] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v82, v12
	;;#ASMEND
	v_lshrrev_b32_e32 v12, 16, v29
	scratch_load_dwordx2 v[16:17], off, off offset:2148
	;;#ASMSTART
	v_cvt_f32_f16 v86, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v20
	scratch_load_dwordx2 v[20:21], off, off offset:2164
	v_pk_fma_f32 v[6:7], v[2:3], v[66:67], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[2:3], v[64:65], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v90, v12
	;;#ASMEND
	v_lshrrev_b32_e32 v12, 16, v132
	v_lshlrev_b32_e32 v224, 8, v11
	v_pk_fma_f32 v[10:11], v[10:11], v[64:65], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v94, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v225
	;;#ASMSTART
	v_cvt_f32_f16 v28, v12
	;;#ASMEND
	scratch_load_dwordx2 v[48:49], off, off offset:2180
	v_pk_fma_f32 v[196:197], v[116:117], v[80:81], v[196:197] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v117, 24, v27
	v_pk_fma_f32 v[26:27], v[26:27], v[64:65], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[46:47], v[66:67], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[82:83], v[66:67], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[82:83], v[64:65], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[86:87], v[66:67], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[86:87], v[64:65], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[18:19], v[66:67], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[90:91], v[66:67], v[176:177] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[90:91], v[64:65], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[94:95], v[66:67], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[94:95], v[64:65], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[46:47], v[64:65], v[150:151] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v220, 8, v19
	v_pk_fma_f32 v[18:19], v[18:19], v[64:65], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[28:29], v[66:67], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[28:29], v[64:65], v[160:161] op_sel_hi:[0,1,1]
	v_lshrrev_b32_e32 v116, 24, v35
	v_pk_fma_f32 v[34:35], v[34:35], v[64:65], v[200:201] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(2)
	v_add_u32_e32 v12, 0, v16
	scratch_load_dwordx2 v[16:17], off, off offset:2156
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v20
	scratch_load_dwordx2 v[20:21], off, off offset:2172
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v21, 0, v48
	v_add_u32_e32 v16, 0, v16
	v_add_u32_e32 v20, 0, v20
	ds_read_u8 v12, v12
	ds_read_u8 v21, v21
	ds_read_u8 v20, v20
	ds_read_u8 v17, v17
	ds_read_u8 v16, v16
	scratch_load_dwordx2 v[48:49], off, off offset:2132
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v100, v12
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[100:101], v[66:67], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v12, 8, v16
	v_pk_fma_f32 v[100:101], v[100:101], v[64:65], v[104:105] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v104, v12
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[104:105], v[66:67], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[104:105], v[64:65], v[106:107] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v48
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v106, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v17
	scratch_load_dwordx2 v[16:17], off, off offset:2124
	v_pk_fma_f32 v[114:115], v[106:107], v[66:67], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[106:107], v[64:65], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v108, v12
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[108:109], v[66:67], v[204:205] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[108:109], v[64:65], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v16
	scratch_load_dwordx2 v[16:17], off, off offset:2092
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v110, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v20
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[132:133], v[66:67], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[132:133], v[64:65], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[150:151], v[110:111], v[66:67], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[110:111], v[64:65], v[162:163] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v16
	ds_read_u8 v12, v12
	scratch_load_dwordx2 v[16:17], off, off offset:2060
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v21
	scratch_load_dwordx2 v[20:21], off, off offset:2116
	v_pk_fma_f32 v[156:157], v[132:133], v[66:67], v[186:187] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[132:133], v[64:65], v[166:167] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[132:133], v[66:67], v[188:189] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[132:133], v[64:65], v[168:169] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v12, 0, v16
	scratch_load_dwordx2 v[16:17], off, off offset:2084
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v17, 0, v20
	scratch_load_dwordx2 v[20:21], off, off offset:2140
	v_add_u32_e32 v16, 0, v16
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v20, 0, v20
	ds_read_u8 v12, v12
	ds_read_u8 v182, v20
	ds_read_u8 v17, v17
	ds_read_u8 v16, v16
	scratch_load_dwordx2 v[20:21], off, off offset:2020
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[132:133], v[66:67], v[208:209] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v12, 8, v16
	v_pk_fma_f32 v[166:167], v[132:133], v[64:65], v[206:207] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[132:133], v[66:67], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[132:133], v[64:65], v[210:211] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v20
	ds_read_u8 v12, v12
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v17
	v_pk_fma_f32 v[172:173], v[132:133], v[66:67], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[132:133], v[64:65], v[214:215] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_lshlrev_b32_e32 v12, 8, v252
	v_pk_fma_f32 v[176:177], v[132:133], v[66:67], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[178:179], v[132:133], v[64:65], v[218:219] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v20, v12
	;;#ASMEND
	v_lshlrev_b16_e32 v12, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v132, v12
	;;#ASMEND
	v_pk_fma_f32 v[182:183], v[132:133], v[66:67], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[184:185], v[132:133], v[64:65], v[196:197] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v8
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[132:133], v[68:69], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[132:133], v[70:71], v[6:7] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v45
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[132:133], v[68:69], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[132:133], v[70:71], v[14:15] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v25
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[132:133], v[68:69], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[132:133], v[70:71], v[22:23] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v147
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[132:133], v[68:69], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[132:133], v[70:71], v[30:31] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v37
	;;#ASMEND
	v_pk_fma_f32 v[34:35], v[132:133], v[68:69], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[132:133], v[70:71], v[38:39] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v132, v224
	;;#ASMEND
	v_pk_fma_f32 v[188:189], v[132:133], v[68:69], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v41
	;;#ASMEND
	v_pk_fma_f32 v[180:181], v[20:21], v[66:67], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[20:21], v[64:65], v[192:193] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a13
	v_pk_fma_f32 v[192:193], v[46:47], v[68:69], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[46:47], v[70:71], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v236
	;;#ASMEND
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v16, v12
	;;#ASMEND
	v_pk_fma_f32 v[186:187], v[16:17], v[66:67], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[196:197], v[46:47], v[68:69], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[198:199], v[46:47], v[70:71], v[88:89] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v43
	;;#ASMEND
	v_pk_fma_f32 v[200:201], v[46:47], v[68:69], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[202:203], v[46:47], v[70:71], v[92:93] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v220
	;;#ASMEND
	v_lshlrev_b16_e32 v8, 8, v230
	v_pk_fma_f32 v[204:205], v[46:47], v[68:69], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[206:207], v[46:47], v[70:71], v[96:97] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v46, v8
	;;#ASMEND
	v_lshlrev_b32_e32 v8, 8, v44
	;;#ASMSTART
	v_cvt_f32_f16 v44, v8
	;;#ASMEND
	v_lshlrev_b16_e32 v8, 8, v36
	;;#ASMSTART
	v_cvt_f32_f16 v36, v8
	;;#ASMEND
	v_pk_fma_f32 v[214:215], v[36:37], v[68:69], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[216:217], v[36:37], v[70:71], v[112:113] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[36:37], off, off offset:1972
	v_pk_fma_f32 v[210:211], v[44:45], v[68:69], v[100:101] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[212:213], v[44:45], v[70:71], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[16:17], v[64:65], v[234:235] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[46:47], v[68:69], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[208:209], v[46:47], v[70:71], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[190:191], v[132:133], v[70:71], v[80:81] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v36
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v36, v8
	;;#ASMEND
	v_pk_fma_f32 v[104:105], v[36:37], v[68:69], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[36:37], v[70:71], v[114:115] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[36:37], off, off offset:1956
	v_lshlrev_b16_e32 v8, 8, v32
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_pk_fma_f32 v[100:101], v[32:33], v[68:69], v[108:109] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[32:33], v[70:71], v[148:149] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v36
	scratch_load_dwordx2 v[36:37], off, off offset:1964
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v12, 0, v36
	scratch_load_dwordx2 v[36:37], off, off offset:1980
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v36
	scratch_load_dwordx2 v[36:37], off, off offset:1996
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v32, 0, v36
	scratch_load_dwordx2 v[36:37], off, off offset:2012
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v36, 0, v36
	ds_read_u8 v8, v8
	ds_read_u8 v36, v36
	ds_read_u8 v37, v32
	ds_read_u8 v25, v25
	ds_read_u8 v12, v12
	scratch_load_dwordx2 v[44:45], off, off offset:1948
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_pk_fma_f32 v[148:149], v[32:33], v[68:69], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v8, 8, v12
	v_pk_fma_f32 v[150:151], v[32:33], v[70:71], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_pk_fma_f32 v[108:109], v[32:33], v[68:69], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[152:153], v[32:33], v[70:71], v[152:153] op_sel_hi:[0,1,1]
	v_accvgpr_read_b32 v12, a12
	v_lshlrev_b32_e32 v12, 8, v12
	;;#ASMSTART
	v_cvt_f32_f16 v12, v12
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v44
	scratch_load_dwordx2 v[44:45], off, off offset:1940
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_lshlrev_b16_e32 v8, 8, v25
	v_pk_fma_f32 v[154:155], v[32:33], v[68:69], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[156:157], v[32:33], v[70:71], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_pk_fma_f32 v[110:111], v[32:33], v[68:69], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[32:33], v[70:71], v[160:161] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v44
	scratch_load_dwordx2 v[44:45], off, off offset:1932
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_lshlrev_b16_e32 v8, 8, v37
	v_pk_fma_f32 v[160:161], v[32:33], v[68:69], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[32:33], v[70:71], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_pk_fma_f32 v[112:113], v[32:33], v[68:69], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[32:33], v[70:71], v[168:169] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v44
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_lshlrev_b16_e32 v8, 8, v36
	scratch_load_dwordx2 v[36:37], off, off offset:1924
	v_pk_fma_f32 v[166:167], v[32:33], v[68:69], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[168:169], v[32:33], v[70:71], v[172:173] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v32, v8
	;;#ASMEND
	v_pk_fma_f32 v[172:173], v[12:13], v[68:69], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[12:13], v[70:71], v[180:181] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[32:33], v[68:69], v[178:179] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[32:33], v[70:71], v[176:177] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v8, 0, v36
	ds_read_u8 v8, v8
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v12, v8
	;;#ASMEND
	v_accvgpr_read_b32 v8, a11
	v_lshlrev_b32_e32 v8, 8, v8
	;;#ASMSTART
	v_cvt_f32_f16 v8, v8
	;;#ASMEND
	v_pk_fma_f32 v[90:91], v[8:9], v[68:69], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[8:9], v[70:71], v[186:187] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v8, v9
	;;#ASMEND
	v_pk_fma_f32 v[92:93], v[8:9], v[72:73], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v146
	;;#ASMEND
	v_pk_fma_f32 v[84:85], v[2:3], v[74:75], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[2:3], v[72:73], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v13
	;;#ASMEND
	v_pk_fma_f32 v[46:47], v[2:3], v[74:75], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[2:3], v[72:73], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v221
	;;#ASMEND
	v_pk_fma_f32 v[44:45], v[2:3], v[74:75], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[80:81], v[2:3], v[72:73], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v33
	;;#ASMEND
	v_pk_fma_f32 v[36:37], v[2:3], v[74:75], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[2:3], v[72:73], v[34:35] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v231
	;;#ASMEND
	v_pk_fma_f32 v[26:27], v[2:3], v[74:75], v[190:191] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[2:3], v[72:73], v[188:189] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v40
	;;#ASMEND
	v_pk_fma_f32 v[18:19], v[2:3], v[74:75], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[2:3], v[72:73], v[192:193] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v237
	;;#ASMEND
	v_pk_fma_f32 v[16:17], v[2:3], v[74:75], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[2:3], v[72:73], v[196:197] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v42
	;;#ASMEND
	v_pk_fma_f32 v[10:11], v[2:3], v[74:75], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[2:3], v[72:73], v[200:201] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v2, v238
	;;#ASMEND
	v_pk_fma_f32 v[94:95], v[12:13], v[68:69], v[184:185] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[12:13], v[70:71], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[8:9], v[74:75], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[2:3], v[74:75], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[2:3], v[72:73], v[204:205] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v2, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v6, v2
	;;#ASMEND
	v_pk_fma_f32 v[2:3], v[6:7], v[74:75], v[208:209] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[6:7], v[72:73], v[28:29] op_sel_hi:[0,1,1]
	scratch_load_dwordx2 v[28:29], off, off offset:1868
	scratch_load_dwordx2 v[32:33], off, off offset:1916
	scratch_load_dwordx2 v[34:35], off, off offset:1860
	scratch_load_dwordx2 v[40:41], off, off offset:2004
	scratch_load_dwordx2 v[24:25], off, off offset:1836
	v_pk_fma_f32 v[92:93], v[134:135], v[76:77], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[134:135], v[78:79], v[86:87] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v135, 8, v135
	;;#ASMSTART
	v_cvt_f32_f16 v134, v139
	;;#ASMEND
	v_pk_fma_f32 v[80:81], v[140:141], v[76:77], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[140:141], v[78:79], v[44:45] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v142
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v142, v141
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v25, 0, v28
	scratch_load_dwordx2 v[28:29], off, off offset:1908
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v29, 0, v32
	scratch_load_dwordx2 v[32:33], off, off offset:1884
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v33, 0, v34
	scratch_load_dwordx2 v[34:35], off, off offset:1900
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v40
	scratch_load_dwordx2 v[40:41], off, off offset:1988
	v_add_u32_e32 v24, 0, v24
	v_add_u32_e32 v28, 0, v28
	v_add_u32_e32 v32, 0, v32
	v_add_u32_e32 v34, 0, v34
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v40, 0, v40
	ds_read_u8 v40, v40
	ds_read_u8 v41, v35
	ds_read_u8 v24, v24
	scratch_load_dwordx2 v[42:43], off, off offset:1876
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v40, 8, v40
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b32_e32 v24, 8, v24
	;;#ASMSTART
	v_cvt_f32_f16 v24, v24
	;;#ASMEND
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v35, 0, v42
	ds_read_u8 v42, v29
	ds_read_u8 v43, v28
	ds_read_u8 v147, v35
	ds_read_u8 v146, v34
	ds_read_u8 v132, v33
	ds_read_u8 v176, v32
	ds_read_u8 v25, v25
	scratch_load_dwordx2 v[48:49], off, off offset:1828
	s_waitcnt lgkmcnt(3)
	v_lshlrev_b32_e32 v146, 8, v146
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[150:151], v[146:147], v[74:75], v[150:151] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[148:149], v[146:147], v[72:73], v[148:149] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v147
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[152:153], v[146:147], v[74:75], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[146:147], v[72:73], v[108:109] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v43, 8, v43
	;;#ASMSTART
	v_cvt_f32_f16 v146, v43
	;;#ASMEND
	v_lshlrev_b16_e32 v42, 8, v42
	s_waitcnt lgkmcnt(2)
	v_lshlrev_b32_e32 v132, 8, v132
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[106:107], v[132:133], v[74:75], v[106:107] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[132:133], v[72:73], v[104:105] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(0)
	v_pk_fma_f32 v[32:33], v[24:25], v[74:75], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[24:25], v[72:73], v[210:211] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v24, 8, v25
	;;#ASMSTART
	v_cvt_f32_f16 v28, v24
	;;#ASMEND
	v_pk_fma_f32 v[24:25], v[28:29], v[74:75], v[216:217] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[28:29], v[72:73], v[214:215] op_sel_hi:[0,1,1]
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v177, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:1820
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v178, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:1844
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v179, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2052
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v180, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2100
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v181, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:1852
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v182, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:1892
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2036
	ds_read_u8 v177, v177
	ds_read_u8 v178, v178
	ds_read_u8 v185, v180
	ds_read_u8 v180, v183
	ds_read_u8 v179, v179
	ds_read_u8 v182, v182
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v184, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2028
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2044
	ds_read_u8 v187, v183
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2068
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v186, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2108
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v188, 0, v48
	scratch_load_dwordx2 v[48:49], off, off offset:2076
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v189, 0, v48
	ds_read_u8 v189, v189
	ds_read_u8 v191, v188
	ds_read_u8 v193, v186
	ds_read_u8 v195, v183
	ds_read_u8 v181, v181
	ds_read_u8 v201, v184
	scratch_load_dword v48, off, s0
	scratch_load_dwordx2 v[50:51], off, off offset:1700
	scratch_load_dwordx2 v[198:199], off, off offset:1812
	s_movk_i32 s0, 0x410
	.loc	1 5138 51
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v192, 6, v48
	.loc	1 5138 38 is_stmt 0
	v_or_b32_e32 v205, s8, v192
	v_or_b32_e32 v147, 0x7c, v205
	.loc	1 5147 32 is_stmt 1
	v_pk_fma_f32 v[156:157], v[146:147], v[74:75], v[156:157] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[154:155], v[146:147], v[72:73], v[154:155] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v42
	;;#ASMEND
	v_pk_fma_f32 v[158:159], v[146:147], v[74:75], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[146:147], v[72:73], v[110:111] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(11)
	v_lshlrev_b32_e32 v146, 8, v178
	s_waitcnt vmcnt(1)
	v_add_u32_e32 v178, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1708
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[162:163], v[146:147], v[74:75], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[160:161], v[146:147], v[72:73], v[160:161] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v177
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[164:165], v[146:147], v[74:75], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[146:147], v[72:73], v[112:113] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(8)
	v_lshlrev_b32_e32 v146, 8, v179
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[168:169], v[146:147], v[74:75], v[168:169] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[166:167], v[146:147], v[72:73], v[166:167] op_sel_hi:[0,1,1]
	s_waitcnt lgkmcnt(7)
	v_lshlrev_b16_e32 v146, 8, v182
	.loc	1 5139 51
	v_lshlrev_b32_e32 v132, 2, v48
	v_and_b32_e32 v183, 0xfc, v132
	.loc	1 5147 32
	v_lshlrev_b16_e32 v132, 8, v176
	;;#ASMSTART
	v_cvt_f32_f16 v132, v132
	;;#ASMEND
	v_pk_fma_f32 v[102:103], v[132:133], v[74:75], v[102:103] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[132:133], v[72:73], v[100:101] op_sel_hi:[0,1,1]
	.loc	1 5139 38
	v_or_b32_e32 v132, s9, v183
	.loc	1 5147 32
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_accvgpr_read_b32 v42, a10
	v_pk_fma_f32 v[170:171], v[146:147], v[74:75], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[114:115], v[146:147], v[72:73], v[114:115] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v146, 8, v42
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[174:175], v[146:147], v[74:75], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[172:173], v[146:147], v[72:73], v[172:173] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v146, 8, v180
	;;#ASMSTART
	v_cvt_f32_f16 v146, v146
	;;#ASMEND
	v_pk_fma_f32 v[98:99], v[146:147], v[74:75], v[98:99] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[146:147], v[72:73], v[94:95] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v146, v145
	;;#ASMEND
	v_accvgpr_read_b32 v145, a0
	v_lshlrev_b32_e32 v145, 8, v145
	.loc	1 5138 38
	v_or_b32_e32 v177, 0x6c, v205
	.loc	1 5147 32
	;;#ASMSTART
	v_cvt_f32_f16 v176, v145
	;;#ASMEND
	v_pk_fma_f32 v[88:89], v[144:145], v[76:77], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[144:145], v[78:79], v[84:85] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v127
	;;#ASMEND
	v_lshlrev_b16_e32 v127, 8, v240
	v_pk_fma_f32 v[96:97], v[176:177], v[74:75], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[176:177], v[72:73], v[90:91] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v176, v143
	;;#ASMEND
	v_pk_fma_f32 v[82:83], v[144:145], v[76:77], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[144:145], v[78:79], v[46:47] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v135
	;;#ASMEND
	v_lshlrev_b16_e32 v135, 8, v136
	;;#ASMSTART
	v_cvt_f32_f16 v136, v127
	;;#ASMEND
	v_pk_fma_f32 v[38:39], v[144:145], v[76:77], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[144:145], v[78:79], v[36:37] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v135
	;;#ASMEND
	v_lshlrev_b16_e32 v135, 8, v229
	v_lshlrev_b32_e32 v180, 8, v228
	.loc	1 5138 38
	v_or_b32_e32 v179, 0x68, v205
	.loc	1 5147 32
	v_pk_fma_f32 v[4:5], v[146:147], v[66:67], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[146:147], v[64:65], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[176:177], v[68:69], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[176:177], v[70:71], v[4:5] op_sel_hi:[0,1,1]
	.loc	1 5138 38
	v_or_b32_e32 v209, 0x70, v205
	v_or_b32_e32 v211, 0x64, v205
	v_or_b32_e32 v215, 0x60, v205
	v_or_b32_e32 v217, 0x5c, v205
	v_or_b32_e32 v221, 0x58, v205
	v_or_b32_e32 v235, 0x54, v205
	v_or_b32_e32 v237, 0x50, v205
	v_or_b32_e32 v239, 0x4c, v205
	v_or_b32_e32 v241, 0x48, v205
	v_or_b32_e32 v48, 0x78, v205
	v_or_b32_e32 v43, 0x74, v205
	v_or_b32_e32 v42, 8, v205
	v_or_b32_e32 v242, 0x44, v205
	v_or_b32_e32 v243, 64, v205
	v_or_b32_e32 v244, 60, v205
	v_or_b32_e32 v245, 56, v205
	v_or_b32_e32 v246, 52, v205
	v_or_b32_e32 v247, 48, v205
	v_or_b32_e32 v248, 44, v205
	v_or_b32_e32 v249, 40, v205
	v_or_b32_e32 v250, 36, v205
	.loc	1 5147 32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v182, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1716
	.loc	1 5138 38
	v_or_b32_e32 v251, 32, v205
	v_or_b32_e32 v252, 28, v205
	v_or_b32_e32 v253, 24, v205
	v_or_b32_e32 v254, 20, v205
	v_or_b32_e32 v255, 16, v205
	v_or_b32_e32 v133, 12, v205
	.loc	1 5152 33
	v_mul_lo_u32 v146, v251, s15
	v_mul_lo_u32 v176, v217, s15
	.loc	1 5147 32
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v183, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1724
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v184, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1732
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v186, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1748
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v188, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1756
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v190, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1740
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v194, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1764
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v196, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1772
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v214, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1780
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v216, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1788
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v218, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1796
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v219, 0, v50
	scratch_load_dwordx2 v[50:51], off, off offset:1804
	ds_read_u8 v127, v194
	ds_read_u8 v139, v190
	ds_read_u8 v141, v188
	ds_read_u8 v143, v186
	ds_read_u8 v145, v184
	ds_read_u8 v183, v183
	ds_read_u8 v182, v182
	ds_read_u8 v184, v178
	s_waitcnt lgkmcnt(4)
	v_pk_fma_f32 v[20:21], v[142:143], v[76:77], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[142:143], v[78:79], v[16:17] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v142, v40
	;;#ASMEND
	v_lshlrev_b16_e32 v40, 8, v41
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b16_e32 v41, 8, v182
	;;#ASMSTART
	v_cvt_f32_f16 v182, v40
	;;#ASMEND
	ds_read_u8 v40, v196
	;;#ASMSTART
	v_cvt_f32_f16 v178, v135
	;;#ASMEND
	s_waitcnt lgkmcnt(1)
	v_lshlrev_b32_e32 v135, 8, v184
	;;#ASMSTART
	v_cvt_f32_f16 v184, v41
	;;#ASMEND
	v_lshlrev_b16_e32 v41, 8, v145
	v_pk_fma_f32 v[30:31], v[140:141], v[76:77], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[140:141], v[78:79], v[26:27] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v137
	;;#ASMEND
	v_lshlrev_b16_e32 v137, 8, v227
	;;#ASMSTART
	v_cvt_f32_f16 v186, v41
	;;#ASMEND
	v_lshlrev_b16_e32 v41, 8, v139
	s_waitcnt lgkmcnt(0)
	v_lshlrev_b16_e32 v40, 8, v40
	v_pk_fma_f32 v[22:23], v[136:137], v[76:77], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[136:137], v[78:79], v[18:19] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v180
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v180, v137
	;;#ASMEND
	v_lshlrev_b32_e32 v137, 8, v183
	;;#ASMSTART
	v_cvt_f32_f16 v190, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v194, v40
	;;#ASMEND
	v_lshlrev_b16_e32 v40, 8, v119
	v_lshrrev_b32_e32 v41, 16, v122
	s_waitcnt vmcnt(0)
	v_add_u32_e32 v51, 0, v198
	v_pk_fma_f32 v[14:15], v[144:145], v[76:77], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[144:145], v[78:79], v[10:11] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v144, v135
	;;#ASMEND
	v_pk_fma_f32 v[12:13], v[140:141], v[76:77], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[140:141], v[78:79], v[8:9] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v140, v137
	;;#ASMEND
	v_lshlrev_b32_e32 v137, 8, v143
	v_pk_fma_f32 v[196:197], v[142:143], v[76:77], v[104:105] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[142:143], v[142:143], v[78:79], v[106:107] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v106, v41
	;;#ASMEND
	v_pk_fma_f32 v[198:199], v[182:183], v[76:77], v[100:101] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v100, v40
	;;#ASMEND
	v_lshlrev_b16_e32 v40, 8, v117
	v_lshlrev_b16_e32 v41, 8, v120
	v_lshrrev_b32_e32 v101, 16, v123
	v_pk_fma_f32 v[148:149], v[144:145], v[76:77], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[144:145], v[144:145], v[78:79], v[150:151] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v150, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v200, v101
	;;#ASMEND
	v_pk_fma_f32 v[202:203], v[184:185], v[76:77], v[108:109] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v108, v41
	;;#ASMEND
	v_lshlrev_b16_e32 v40, 8, v116
	v_lshlrev_b16_e32 v41, 8, v118
	v_lshrrev_b32_e32 v101, 16, v121
	v_lshlrev_b16_e32 v135, 8, v141
	v_pk_fma_f32 v[6:7], v[178:179], v[76:77], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[178:179], v[78:79], v[2:3] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v137
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v188, v135
	;;#ASMEND
	v_lshrrev_b32_e32 v105, 16, v125
	v_pk_fma_f32 v[154:155], v[140:141], v[76:77], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[140:141], v[140:141], v[78:79], v[156:157] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v156, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v204, v101
	;;#ASMEND
	v_pk_fma_f32 v[206:207], v[186:187], v[76:77], v[110:111] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[158:159], v[186:187], v[78:79], v[158:159] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v186, v41
	;;#ASMEND
	v_lshlrev_b16_e32 v40, 8, v226
	v_lshlrev_b16_e32 v41, 8, v201
	v_lshlrev_b32_e32 v101, 8, v185
	v_pk_fma_f32 v[182:183], v[182:183], v[78:79], v[102:103] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v102, v105
	;;#ASMEND
	v_pk_fma_f32 v[160:161], v[178:179], v[76:77], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[162:163], v[178:179], v[78:79], v[162:163] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v178, v40
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v210, v101
	;;#ASMEND
	v_pk_fma_f32 v[212:213], v[188:189], v[76:77], v[112:113] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[164:165], v[188:189], v[78:79], v[164:165] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v188, v41
	;;#ASMEND
	v_lshrrev_b32_e32 v103, 16, v126
	v_add_u32_e32 v49, 0, v50
	ds_read_u8 v40, v51
	ds_read_u8 v41, v49
	ds_read_u8 v49, v219
	ds_read_u8 v51, v218
	ds_read_u8 v101, v216
	ds_read_u8 v105, v214
	s_waitcnt lgkmcnt(5)
	v_lshlrev_b16_e32 v40, 8, v40
	s_waitcnt lgkmcnt(4)
	v_lshlrev_b32_e32 v41, 8, v41
	;;#ASMSTART
	v_cvt_f32_f16 v236, v41
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v238, v40
	;;#ASMEND
	.loc	1 5153 21
	s_waitcnt lgkmcnt(0)
	s_barrier
	scratch_load_dwordx2 v[40:41], off, off offset:1612
	.loc	1 5147 32
	v_pk_fma_f32 v[152:153], v[184:185], v[78:79], v[152:153] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v184, v103
	;;#ASMEND
	v_lshrrev_b32_e32 v103, 16, v124
	v_lshlrev_b32_e32 v135, 8, v222
	;;#ASMSTART
	v_cvt_f32_f16 v208, v103
	;;#ASMEND
	v_lshlrev_b32_e32 v103, 8, v181
	v_lshlrev_b32_e32 v127, 8, v127
	v_pk_fma_f32 v[34:35], v[136:137], v[76:77], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[136:137], v[78:79], v[32:33] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v136, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v214, v103
	;;#ASMEND
	v_lshlrev_b16_e32 v103, 8, v187
	v_lshlrev_b32_e32 v105, 8, v105
	v_lshlrev_b32_e32 v51, 8, v51
	v_pk_fma_f32 v[4:5], v[134:135], v[74:75], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[134:135], v[72:73], v[0:1] op_sel_hi:[0,1,1]
	v_lshlrev_b32_e32 v127, 8, v223
	v_pk_fma_f32 v[28:29], v[180:181], v[76:77], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[180:181], v[78:79], v[24:25] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v180, v127
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v104, v135
	;;#ASMEND
	v_lshlrev_b16_e32 v107, 8, v193
	v_lshlrev_b32_e32 v109, 8, v195
	v_lshlrev_b32_e32 v110, 8, v189
	v_pk_fma_f32 v[166:167], v[136:137], v[76:77], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[136:137], v[136:137], v[78:79], v[168:169] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v168, v103
	;;#ASMEND
	v_pk_fma_f32 v[218:219], v[190:191], v[76:77], v[114:115] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[170:171], v[190:191], v[78:79], v[170:171] op_sel_hi:[0,1,1]
	v_lshlrev_b16_e32 v103, 8, v191
	v_lshlrev_b16_e32 v101, 8, v101
	v_pk_fma_f32 v[172:173], v[180:181], v[76:77], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[174:175], v[180:181], v[78:79], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[224:225], v[194:195], v[76:77], v[94:95] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[194:195], v[194:195], v[78:79], v[98:99] op_sel_hi:[0,1,1]
	;;#ASMSTART
	v_cvt_f32_f16 v228, v51
	;;#ASMEND
	v_accvgpr_read_b32 v51, a1
	v_pk_fma_f32 v[230:231], v[104:105], v[76:77], v[90:91] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[232:233], v[104:105], v[78:79], v[96:97] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[138:139], v[76:77], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[138:139], v[78:79], v[4:5] op_sel_hi:[0,1,1]
	.loc	1 5138 38
	v_or_b32_e32 v50, 4, v205
	.loc	1 5147 32
	;;#ASMSTART
	v_cvt_f32_f16 v216, v109
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v190, v107
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v220, v110
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v180, v103
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v222, v105
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v226, v101
	;;#ASMEND
	v_lshlrev_b16_e32 v49, 8, v49
	v_lshlrev_b32_e32 v51, 8, v51
	;;#ASMSTART
	v_cvt_f32_f16 v234, v49
	;;#ASMEND
	;;#ASMSTART
	v_cvt_f32_f16 v240, v51
	;;#ASMEND
	v_pk_fma_f32 v[114:115], v[106:107], v[130:131], v[4:5] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[112:113], v[106:107], v[128:129], v[0:1] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[122:123], v[100:101], v[130:131], v[86:87] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[120:121], v[100:101], v[128:129], v[92:93] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[126:127], v[102:103], v[130:131], v[84:85] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[124:125], v[102:103], v[128:129], v[88:89] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[90:91], v[150:151], v[130:131], v[46:47] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[88:89], v[150:151], v[128:129], v[82:83] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[102:103], v[200:201], v[130:131], v[44:45] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[100:101], v[200:201], v[128:129], v[80:81] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[110:111], v[108:109], v[130:131], v[36:37] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[108:109], v[108:109], v[128:129], v[38:39] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[118:119], v[184:185], v[130:131], v[26:27] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[116:117], v[184:185], v[128:129], v[30:31] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[74:75], v[156:157], v[130:131], v[18:19] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[72:73], v[156:157], v[128:129], v[22:23] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[86:87], v[204:205], v[130:131], v[16:17] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[84:85], v[204:205], v[128:129], v[20:21] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[98:99], v[186:187], v[130:131], v[10:11] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[96:97], v[186:187], v[128:129], v[14:15] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[106:107], v[208:209], v[130:131], v[8:9] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[104:105], v[208:209], v[128:129], v[12:13] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[38:39], v[178:179], v[130:131], v[2:3] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[36:37], v[178:179], v[128:129], v[6:7] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[70:71], v[210:211], v[130:131], v[32:33] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[68:69], v[210:211], v[128:129], v[34:35] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[82:83], v[188:189], v[130:131], v[24:25] op_sel_hi:[0,1,1]
	.loc	1 5153 21
	s_waitcnt vmcnt(0)
	v_mad_u32_u24 v40, v192, s0, v40
	v_lshl_add_u32 v193, v40, 2, 0
	v_mul_i32_i24_e32 v40, 0xfffffcf4, v192
	.loc	1 5147 32
	v_pk_fma_f32 v[80:81], v[188:189], v[128:129], v[28:29] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[94:95], v[214:215], v[130:131], v[142:143] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[92:93], v[214:215], v[128:129], v[196:197] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[22:23], v[168:169], v[130:131], v[182:183] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[20:21], v[168:169], v[128:129], v[198:199] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[34:35], v[216:217], v[130:131], v[144:145] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[32:33], v[216:217], v[128:129], v[148:149] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[66:67], v[190:191], v[130:131], v[152:153] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[64:65], v[190:191], v[128:129], v[202:203] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[78:79], v[220:221], v[130:131], v[140:141] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[76:77], v[220:221], v[128:129], v[154:155] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[10:11], v[180:181], v[130:131], v[158:159] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[8:9], v[180:181], v[128:129], v[206:207] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[18:19], v[222:223], v[130:131], v[162:163] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[16:17], v[222:223], v[128:129], v[160:161] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[30:31], v[226:227], v[130:131], v[164:165] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[28:29], v[226:227], v[128:129], v[212:213] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[46:47], v[228:229], v[130:131], v[136:137] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[44:45], v[228:229], v[128:129], v[166:167] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[2:3], v[234:235], v[130:131], v[170:171] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[0:1], v[234:235], v[128:129], v[218:219] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[6:7], v[236:237], v[130:131], v[174:175] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[4:5], v[236:237], v[128:129], v[172:173] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[14:15], v[238:239], v[130:131], v[194:195] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[12:13], v[238:239], v[128:129], v[224:225] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[26:27], v[240:241], v[130:131], v[232:233] op_sel_hi:[0,1,1]
	v_pk_fma_f32 v[24:25], v[240:241], v[128:129], v[230:231] op_sel_hi:[0,1,1]
	.loc	1 5153 21
	v_lshl_add_u32 v192, v40, 2, v193
	.loc	1 5152 33
	v_mul_lo_u32 v130, v50, s15
	v_mul_lo_u32 v134, v42, s15
	v_mul_lo_u32 v188, v43, s15
	v_mul_lo_u32 v190, v48, s15
	.loc	1 5153 21
	ds_write_b128 v193, a[2:5]
	ds_write_b128 v193, a[6:9] offset:1040
	ds_write_b128 v193, v[52:55] offset:2080
	ds_write_b128 v193, v[56:59] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[40:43], v192
	ds_read_b128 v[48:51], v192 offset:4160
	ds_read_b128 v[52:55], v192 offset:8320
	ds_read_b128 v[56:59], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[60:63]
	ds_write_b128 v193, v[112:115] offset:1040
	ds_write_b128 v193, v[120:123] offset:2080
	ds_write_b128 v193, v[124:127] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[60:63], v192
	ds_read_b128 v[112:115], v192 offset:4160
	ds_read_b128 v[120:123], v192 offset:8320
	ds_read_b128 v[124:127], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[88:91]
	ds_write_b128 v193, v[100:103] offset:1040
	ds_write_b128 v193, v[108:111] offset:2080
	ds_write_b128 v193, v[116:119] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[88:91], v192
	ds_read_b128 v[100:103], v192 offset:4160
	ds_read_b128 v[108:111], v192 offset:8320
	ds_read_b128 v[116:119], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[72:75]
	ds_write_b128 v193, v[84:87] offset:1040
	ds_write_b128 v193, v[96:99] offset:2080
	ds_write_b128 v193, v[104:107] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[72:75], v192
	ds_read_b128 v[84:87], v192 offset:4160
	ds_read_b128 v[96:99], v192 offset:8320
	ds_read_b128 v[104:107], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[36:39]
	ds_write_b128 v193, v[68:71] offset:1040
	ds_write_b128 v193, v[80:83] offset:2080
	ds_write_b128 v193, v[92:95] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[36:39], v192
	ds_read_b128 v[68:71], v192 offset:4160
	ds_read_b128 v[80:83], v192 offset:8320
	ds_read_b128 v[92:95], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[20:23]
	ds_write_b128 v193, v[32:35] offset:1040
	ds_write_b128 v193, v[64:67] offset:2080
	ds_write_b128 v193, v[76:79] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[20:23], v192
	ds_read_b128 v[32:35], v192 offset:4160
	ds_read_b128 v[64:67], v192 offset:8320
	ds_read_b128 v[76:79], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[8:11]
	ds_write_b128 v193, v[16:19] offset:1040
	ds_write_b128 v193, v[28:31] offset:2080
	ds_write_b128 v193, v[44:47] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[8:11], v192
	ds_read_b128 v[16:19], v192 offset:4160
	ds_read_b128 v[28:31], v192 offset:8320
	ds_read_b128 v[44:47], v192 offset:12480
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_write_b128 v193, v[0:3]
	ds_write_b128 v193, v[4:7] offset:1040
	ds_write_b128 v193, v[12:15] offset:2080
	ds_write_b128 v193, v[24:27] offset:3120
	s_waitcnt lgkmcnt(0)
	s_barrier
	ds_read_b128 v[0:3], v192
	ds_read_b128 v[4:7], v192 offset:4160
	ds_read_b128 v[12:15], v192 offset:8320
	ds_read_b128 v[24:27], v192 offset:12480
	.loc	1 5152 33
	v_mul_lo_u32 v128, v205, s15
	v_mul_lo_u32 v136, v133, s15
	v_mul_lo_u32 v138, v255, s15
	v_mul_lo_u32 v140, v254, s15
	v_mul_lo_u32 v142, v253, s15
	v_mul_lo_u32 v144, v252, s15
	v_mul_lo_u32 v148, v250, s15
	v_mul_lo_u32 v150, v249, s15
	v_mul_lo_u32 v152, v248, s15
	v_mul_lo_u32 v154, v247, s15
	v_mul_lo_u32 v156, v246, s15
	v_mul_lo_u32 v158, v245, s15
	v_mul_lo_u32 v160, v244, s15
	v_mul_lo_u32 v162, v243, s15
	v_mul_lo_u32 v164, v242, s15
	v_mul_lo_u32 v166, v241, s15
	v_mul_lo_u32 v168, v239, s15
	v_mul_lo_u32 v170, v237, s15
	v_mul_lo_u32 v172, v235, s15
	v_mul_lo_u32 v174, v221, s15
	v_mul_lo_u32 v178, v215, s15
	v_mul_lo_u32 v180, v211, s15
	v_mul_lo_u32 v182, v179, s15
	v_mul_lo_u32 v184, v177, s15
	v_mul_lo_u32 v186, v209, s15
	v_mul_lo_u32 v194, v147, s15
	.loc	1 5152 21 is_stmt 0
	v_ashrrev_i32_e32 v129, 31, v128
	.loc	1 5152 52
	v_ashrrev_i32_e32 v133, 31, v132
	.loc	1 5152 21
	v_lshl_add_u64 v[128:129], v[128:129], 2, s[12:13]
	v_ashrrev_i32_e32 v131, 31, v130
	v_ashrrev_i32_e32 v135, 31, v134
	v_ashrrev_i32_e32 v137, 31, v136
	v_ashrrev_i32_e32 v139, 31, v138
	v_ashrrev_i32_e32 v141, 31, v140
	v_ashrrev_i32_e32 v143, 31, v142
	v_ashrrev_i32_e32 v145, 31, v144
	v_ashrrev_i32_e32 v147, 31, v146
	v_ashrrev_i32_e32 v149, 31, v148
	v_ashrrev_i32_e32 v151, 31, v150
	v_ashrrev_i32_e32 v153, 31, v152
	v_ashrrev_i32_e32 v155, 31, v154
	v_ashrrev_i32_e32 v157, 31, v156
	v_ashrrev_i32_e32 v159, 31, v158
	v_ashrrev_i32_e32 v161, 31, v160
	v_ashrrev_i32_e32 v163, 31, v162
	v_ashrrev_i32_e32 v165, 31, v164
	v_ashrrev_i32_e32 v167, 31, v166
	v_ashrrev_i32_e32 v169, 31, v168
	v_ashrrev_i32_e32 v171, 31, v170
	v_ashrrev_i32_e32 v173, 31, v172
	v_ashrrev_i32_e32 v175, 31, v174
	v_ashrrev_i32_e32 v177, 31, v176
	v_ashrrev_i32_e32 v179, 31, v178
	v_ashrrev_i32_e32 v181, 31, v180
	v_ashrrev_i32_e32 v183, 31, v182
	v_ashrrev_i32_e32 v185, 31, v184
	v_ashrrev_i32_e32 v187, 31, v186
	v_ashrrev_i32_e32 v189, 31, v188
	v_ashrrev_i32_e32 v191, 31, v190
	v_ashrrev_i32_e32 v195, 31, v194
	.loc	1 5152 52
	v_lshlrev_b64 v[196:197], 2, v[132:133]
	.loc	1 5152 21
	v_lshl_add_u64 v[130:131], v[130:131], 2, s[12:13]
	v_lshl_add_u64 v[134:135], v[134:135], 2, s[12:13]
	v_lshl_add_u64 v[136:137], v[136:137], 2, s[12:13]
	v_lshl_add_u64 v[138:139], v[138:139], 2, s[12:13]
	v_lshl_add_u64 v[140:141], v[140:141], 2, s[12:13]
	v_lshl_add_u64 v[142:143], v[142:143], 2, s[12:13]
	v_lshl_add_u64 v[144:145], v[144:145], 2, s[12:13]
	v_lshl_add_u64 v[146:147], v[146:147], 2, s[12:13]
	v_lshl_add_u64 v[148:149], v[148:149], 2, s[12:13]
	v_lshl_add_u64 v[150:151], v[150:151], 2, s[12:13]
	v_lshl_add_u64 v[152:153], v[152:153], 2, s[12:13]
	v_lshl_add_u64 v[154:155], v[154:155], 2, s[12:13]
	v_lshl_add_u64 v[156:157], v[156:157], 2, s[12:13]
	v_lshl_add_u64 v[158:159], v[158:159], 2, s[12:13]
	v_lshl_add_u64 v[160:161], v[160:161], 2, s[12:13]
	v_lshl_add_u64 v[162:163], v[162:163], 2, s[12:13]
	v_lshl_add_u64 v[164:165], v[164:165], 2, s[12:13]
	v_lshl_add_u64 v[166:167], v[166:167], 2, s[12:13]
	v_lshl_add_u64 v[168:169], v[168:169], 2, s[12:13]
	v_lshl_add_u64 v[170:171], v[170:171], 2, s[12:13]
	v_lshl_add_u64 v[172:173], v[172:173], 2, s[12:13]
	v_lshl_add_u64 v[174:175], v[174:175], 2, s[12:13]
	v_lshl_add_u64 v[176:177], v[176:177], 2, s[12:13]
	v_lshl_add_u64 v[178:179], v[178:179], 2, s[12:13]
	v_lshl_add_u64 v[180:181], v[180:181], 2, s[12:13]
	v_lshl_add_u64 v[182:183], v[182:183], 2, s[12:13]
	v_lshl_add_u64 v[184:185], v[184:185], 2, s[12:13]
	v_lshl_add_u64 v[186:187], v[186:187], 2, s[12:13]
	v_lshl_add_u64 v[188:189], v[188:189], 2, s[12:13]
	v_lshl_add_u64 v[190:191], v[190:191], 2, s[12:13]
	v_lshl_add_u64 v[194:195], v[194:195], 2, s[12:13]
	.loc	1 5152 52
	v_lshl_add_u64 v[128:129], v[128:129], 0, v[196:197]
	v_lshl_add_u64 v[130:131], v[130:131], 0, v[196:197]
	v_lshl_add_u64 v[132:133], v[134:135], 0, v[196:197]
	v_lshl_add_u64 v[134:135], v[136:137], 0, v[196:197]
	v_lshl_add_u64 v[136:137], v[138:139], 0, v[196:197]
	v_lshl_add_u64 v[138:139], v[140:141], 0, v[196:197]
	v_lshl_add_u64 v[140:141], v[142:143], 0, v[196:197]
	v_lshl_add_u64 v[142:143], v[144:145], 0, v[196:197]
	v_lshl_add_u64 v[144:145], v[146:147], 0, v[196:197]
	v_lshl_add_u64 v[146:147], v[148:149], 0, v[196:197]
	v_lshl_add_u64 v[148:149], v[150:151], 0, v[196:197]
	v_lshl_add_u64 v[150:151], v[152:153], 0, v[196:197]
	v_lshl_add_u64 v[152:153], v[154:155], 0, v[196:197]
	v_lshl_add_u64 v[154:155], v[156:157], 0, v[196:197]
	v_lshl_add_u64 v[156:157], v[158:159], 0, v[196:197]
	v_lshl_add_u64 v[158:159], v[160:161], 0, v[196:197]
	v_lshl_add_u64 v[160:161], v[162:163], 0, v[196:197]
	v_lshl_add_u64 v[162:163], v[164:165], 0, v[196:197]
	v_lshl_add_u64 v[164:165], v[166:167], 0, v[196:197]
	v_lshl_add_u64 v[166:167], v[168:169], 0, v[196:197]
	v_lshl_add_u64 v[168:169], v[170:171], 0, v[196:197]
	v_lshl_add_u64 v[170:171], v[172:173], 0, v[196:197]
	v_lshl_add_u64 v[172:173], v[174:175], 0, v[196:197]
	v_lshl_add_u64 v[174:175], v[176:177], 0, v[196:197]
	v_lshl_add_u64 v[176:177], v[178:179], 0, v[196:197]
	v_lshl_add_u64 v[178:179], v[180:181], 0, v[196:197]
	v_lshl_add_u64 v[180:181], v[182:183], 0, v[196:197]
	v_lshl_add_u64 v[182:183], v[184:185], 0, v[196:197]
	v_lshl_add_u64 v[184:185], v[186:187], 0, v[196:197]
	v_lshl_add_u64 v[186:187], v[188:189], 0, v[196:197]
	v_lshl_add_u64 v[188:189], v[190:191], 0, v[196:197]
	v_lshl_add_u64 v[190:191], v[194:195], 0, v[196:197]
	.loc	1 5153 21 is_stmt 1
	global_store_dwordx4 v[128:129], v[40:43], off
	global_store_dwordx4 v[130:131], v[48:51], off
	global_store_dwordx4 v[132:133], v[52:55], off
	global_store_dwordx4 v[134:135], v[56:59], off
	global_store_dwordx4 v[136:137], v[60:63], off
	global_store_dwordx4 v[138:139], v[112:115], off
	global_store_dwordx4 v[140:141], v[120:123], off
	global_store_dwordx4 v[142:143], v[124:127], off
	global_store_dwordx4 v[144:145], v[88:91], off
	global_store_dwordx4 v[146:147], v[100:103], off
	global_store_dwordx4 v[148:149], v[108:111], off
	global_store_dwordx4 v[150:151], v[116:119], off
	global_store_dwordx4 v[152:153], v[72:75], off
	global_store_dwordx4 v[154:155], v[84:87], off
	global_store_dwordx4 v[156:157], v[96:99], off
	global_store_dwordx4 v[158:159], v[104:107], off
	global_store_dwordx4 v[160:161], v[36:39], off
	global_store_dwordx4 v[162:163], v[68:71], off
	global_store_dwordx4 v[164:165], v[80:83], off
	global_store_dwordx4 v[166:167], v[92:95], off
	global_store_dwordx4 v[168:169], v[20:23], off
	global_store_dwordx4 v[170:171], v[32:35], off
	global_store_dwordx4 v[172:173], v[64:67], off
	global_store_dwordx4 v[174:175], v[76:79], off
	global_store_dwordx4 v[176:177], v[8:11], off
	global_store_dwordx4 v[178:179], v[16:19], off
	global_store_dwordx4 v[180:181], v[28:31], off
	global_store_dwordx4 v[182:183], v[44:47], off
	s_waitcnt lgkmcnt(3)
	global_store_dwordx4 v[184:185], v[0:3], off
	s_waitcnt lgkmcnt(2)
	global_store_dwordx4 v[186:187], v[4:7], off
	s_waitcnt lgkmcnt(1)
	global_store_dwordx4 v[188:189], v[12:15], off
	s_waitcnt lgkmcnt(0)
	global_store_dwordx4 v[190:191], v[24:27], off
	.loc	1 5153 4 is_stmt 0
	s_endpgm
.Ltmp8:
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel matmul_kernel
		.amdhsa_group_segment_fixed_size 0
		.amdhsa_private_segment_fixed_size 27056
		.amdhsa_kernarg_size 48
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length 0
		.amdhsa_user_sgpr_kernarg_preload_offset 0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_enable_private_segment 1
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 0
		.amdhsa_system_sgpr_workgroup_id_z 0
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 512
		.amdhsa_next_free_sgpr 22
		.amdhsa_accum_offset 256
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.text
.Lfunc_end0:
	.size	matmul_kernel, .Lfunc_end0-matmul_kernel
	.cfi_endproc

	.p2alignl 6, 3212836864
	.fill 256, 4, 3212836864
	.section	.debug_abbrev,"",@progbits
	.byte	1
	.byte	17
	.byte	1
	.byte	37
	.byte	14
	.byte	19
	.byte	5
	.byte	3
	.byte	14
	.byte	16
	.byte	23
	.byte	27
	.byte	14
	.byte	17
	.byte	1
	.byte	18
	.byte	6
	.byte	0
	.byte	0
	.byte	2
	.byte	46
	.byte	0
	.byte	3
	.byte	14
	.byte	32
	.byte	11
	.byte	0
	.byte	0
	.byte	3
	.byte	46
	.byte	1
	.byte	17
	.byte	1
	.byte	18
	.byte	6
	.byte	49
	.byte	19
	.byte	0
	.byte	0
	.byte	4
	.byte	29
	.byte	0
	.byte	49
	.byte	19
	.byte	17
	.byte	1
	.byte	18
	.byte	6
	.byte	88
	.byte	11
	.byte	89
	.byte	5
	.byte	87
	.byte	11
	.byte	0
	.byte	0
	.byte	5
	.byte	29
	.byte	0
	.byte	49
	.byte	19
	.byte	85
	.byte	23
	.byte	88
	.byte	11
	.byte	89
	.byte	5
	.byte	87
	.byte	11
	.byte	0
	.byte	0
	.byte	0
	.section	.debug_info,"",@progbits
.Lcu_begin0:
	.long	.Ldebug_info_end0-.Ldebug_info_start0
.Ldebug_info_start0:
	.short	4
	.long	.debug_abbrev
	.byte	8
	.byte	1
	.long	.Linfo_string0
	.short	2
	.long	.Linfo_string1
	.long	.Lline_table_start0
	.long	.Linfo_string2
	.quad	.Lfunc_begin0
	.long	.Lfunc_end0-.Lfunc_begin0
	.byte	2
	.long	.Linfo_string3
	.byte	1
	.byte	3
	.quad	.Lfunc_begin0
	.long	.Lfunc_end0-.Lfunc_begin0
	.long	42
	.byte	4
	.long	42
	.quad	.Ltmp0
	.long	.Ltmp1-.Ltmp0
	.byte	1
	.short	5135
	.byte	27
	.byte	5
	.long	42
	.long	.Ldebug_ranges0
	.byte	1
	.short	5144
	.byte	36
	.byte	0
	.byte	0
.Ldebug_info_end0:
	.section	.debug_ranges,"",@progbits
.Ldebug_ranges0:
	.quad	.Ltmp2-.Lfunc_begin0
	.quad	.Ltmp3-.Lfunc_begin0
	.quad	.Ltmp4-.Lfunc_begin0
	.quad	.Ltmp5-.Lfunc_begin0
	.quad	.Ltmp6-.Lfunc_begin0
	.quad	.Ltmp7-.Lfunc_begin0
	.quad	0
	.quad	0
	.section	.debug_str,"MS",@progbits,1
.Linfo_string0:
	.asciz	"triton"
.Linfo_string1:
	.asciz	"test_core.py"
.Linfo_string2:
	.asciz	"/triton/python/test/unit/language"
.Linfo_string3:
	.asciz	"matmul_kernel"
	.section	".note.GNU-stack","",@progbits
	.amdgpu_metadata
---
amdhsa.kernels:
  - .agpr_count:     256
    .args:
      - .address_space:  global
        .offset:         0
        .size:           8
        .value_kind:     global_buffer
      - .address_space:  global
        .offset:         8
        .size:           8
        .value_kind:     global_buffer
      - .address_space:  global
        .offset:         16
        .size:           8
        .value_kind:     global_buffer
      - .offset:         24
        .size:           4
        .value_kind:     by_value
      - .offset:         28
        .size:           4
        .value_kind:     by_value
      - .offset:         32
        .size:           4
        .value_kind:     by_value
      - .offset:         36
        .size:           4
        .value_kind:     by_value
      - .offset:         40
        .size:           4
        .value_kind:     by_value
      - .offset:         44
        .size:           4
        .value_kind:     by_value
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 48
    .max_flat_workgroup_size: 256
    .name:           matmul_kernel
    .private_segment_fixed_size: 27056
    .sgpr_count:     28
    .sgpr_spill_count: 0
    .symbol:         matmul_kernel.kd
    .vgpr_count:     512
    .vgpr_spill_count: 14301
    .wavefront_size: 64
amdhsa.target:   amdgcn-amd-amdhsa--gfx942
amdhsa.version:
  - 1
  - 1
...

	.end_amdgpu_metadata
	.section	.debug_line,"",@progbits
.Lline_table_start0:
