# FPGA Wordle Game# FPGA Wordle Game# FPGA Wordle Game



à¹‚à¸›à¸£à¹€à¸ˆà¸à¸•à¹Œà¹€à¸à¸¡ Wordle à¸šà¸™ FPGA 2 à¸šà¸­à¸£à¹Œà¸” à¹ƒà¸Šà¹‰ VHDL à¹à¸¥à¸° Xilinx ISE



## ğŸ¯ Project OverviewA hardware implementation of the popular Wordle word-guessing game using dual Spartan-6 FPGA boards with VGA display output and PS/2 keyboard input.à¹‚à¸›à¸£à¹€à¸ˆà¸à¸•à¹Œà¹€à¸à¸¡ Wordle à¸šà¸™ FPGA 2 à¸šà¸­à¸£à¹Œà¸” à¹ƒà¸Šà¹‰ VHDL à¹à¸¥à¸° Xilinx ISE



à¹€à¸à¸¡ Wordle à¸—à¸³à¸‡à¸²à¸™à¸šà¸™ FPGA 2 à¸šà¸­à¸£à¹Œà¸” à¹à¸¢à¸à¸«à¸™à¹‰à¸²à¸—à¸µà¹ˆ:

- **FPGA #1**: à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸šà¸„à¸³à¸—à¸²à¸¢à¹à¸¥à¸°à¹€à¸›à¸£à¸µà¸¢à¸šà¹€à¸—à¸µà¸¢à¸šà¸à¸±à¸šà¸„à¸³à¸•à¸­à¸š

- **FPGA #2**: à¹à¸ªà¸”à¸‡à¸œà¸¥à¸šà¸™ VGA à¹à¸¥à¸°à¸£à¸±à¸š input à¸ˆà¸²à¸ PS/2 keyboard## ğŸ¯ Project Overview## à¸ªà¸–à¸²à¸›à¸±à¸•à¸¢à¸à¸£à¸£à¸¡



**à¸„à¸¸à¸“à¸ªà¸¡à¸šà¸±à¸•à¸´:**

- VGA output: 640Ã—480 @ 60Hz, 3-bit RGB (8 à¸ªà¸µ)

- PS/2 keyboard inputThis project implements a fully functional Wordle game on FPGA hardware, featuring:### FPGA Board #1: Game Logic

- Serial communication: 2.5 MHz synchronous protocol

- Word database: 16 à¸„à¸³à¹€à¸à¹‡à¸šà¹ƒà¸™ ROM- **Dual-FPGA architecture**: Separate boards for game logic and display/input- à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸šà¸„à¸³à¸—à¸²à¸¢ (Word Comparator)



---- **VGA output**: 640Ã—480 @ 60Hz with 3-bit RGB color (8 colors)- à¹€à¸à¹‡à¸šà¸„à¸³à¸•à¸­à¸š (Word ROM)



## ğŸ“ Project Structure- **PS/2 keyboard input**: Type guesses using a standard keyboard- à¸ˆà¸±à¸”à¸à¸²à¸£à¸ªà¸–à¸²à¸™à¸°à¹€à¸à¸¡ (FSM)



```- **Serial communication**: Game state transferred between FPGAs at 115200 baud- Serial Communication Transmitter

fpga-wordle/

â”œâ”€â”€ fpga1_logic/              # FPGA #1: Game Logic- **On-board word database**: 40 five-letter words stored in ROM

â”‚   â”œâ”€â”€ fpga1_top_serial.vhd

â”‚   â”œâ”€â”€ word_comparator_20mhz.vhd**à¹„à¸Ÿà¸¥à¹Œà¸«à¸¥à¸±à¸:**

â”‚   â”œâ”€â”€ word_rom_20mhz.vhd

â”‚   â””â”€â”€ fpga1_constraints_final.ucf## ğŸ› ï¸ Hardware Requirements- `fpga1_logic/fpga1_top_serial.vhd` - Top-level entity

â”‚

â”œâ”€â”€ fpga2_vga/                # FPGA #2: Display & Input- `fpga1_logic/word_comparator_20mhz.vhd` - à¹€à¸›à¸£à¸µà¸¢à¸šà¹€à¸—à¸µà¸¢à¸šà¸„à¸³

â”‚   â”œâ”€â”€ fpga2_top_3bit_rgb_Version2.vhd

â”‚   â”œâ”€â”€ display_renderer_3bit_rgb_Version2.vhd### Required Components- `fpga1_logic/word_rom_20mhz.vhd` - à¹€à¸à¹‡à¸šà¸„à¸³à¸•à¸­à¸š 16 à¸„à¸³

â”‚   â”œâ”€â”€ vga_controller_20mhz.vhd

â”‚   â”œâ”€â”€ ps2_keyboard_20mhz.vhd- **2Ã— Surveyor SV6 boards** (Spartan-6 XC6SLX9 FPGA)- `fpga1_logic/fpga1_constraints_final.ucf` - Pin constraints

â”‚   â”œâ”€â”€ clock_generator.vhd

â”‚   â”œâ”€â”€ char_rom.vhd- **VGA monitor** (supports 640Ã—480 @ 60Hz)

â”‚   â”œâ”€â”€ fpga2_constraints_3bit_rgb_Version2.ucf

â”‚   â””â”€â”€ archive/              # à¹„à¸Ÿà¸¥à¹Œà¸—à¸”à¸ªà¸­à¸šà¹€à¸à¹ˆà¸²- **PS/2 keyboard**### FPGA Board #2: Display & Input

â”‚

â”œâ”€â”€ shared_modules/           # à¹‚à¸¡à¸”à¸¹à¸¥à¸—à¸µà¹ˆà¹ƒà¸Šà¹‰à¸£à¹ˆà¸§à¸¡à¸à¸±à¸™- **VGA cable** (connected to FPGA2)- VGA Display (3-bit RGB, 8 à¸ªà¸µ)

â”‚   â”œâ”€â”€ serial_transmitter.vhd

â”‚   â”œâ”€â”€ serial_receiver.vhd- **PS/2 cable or adapter** (connected to FPGA2)- PS/2 Keyboard Input

â”‚   â””â”€â”€ README.md

â”‚- **Serial cable** (connects FPGA1 â†” FPGA2)- Display Renderer

â”œâ”€â”€ archive/                  # à¹„à¸Ÿà¸¥à¹Œà¸—à¸µà¹ˆà¹„à¸¡à¹ˆà¹„à¸”à¹‰à¹ƒà¸Šà¹‰à¹à¸¥à¹‰à¸§

â”‚   â”œâ”€â”€ serial_transmitter_simple.vhd- **USB cables** for programming both FPGAs- Serial Communication Receiver

â”‚   â”œâ”€â”€ serial_communication_tb.vhd

â”‚   â””â”€â”€ README.md

â”‚

â”œâ”€â”€ ARCHITECTURE.md           # à¸ªà¸–à¸²à¸›à¸±à¸•à¸¢à¸à¸£à¸£à¸¡à¸£à¸°à¸šà¸š### Board Specifications**à¹„à¸Ÿà¸¥à¹Œà¸«à¸¥à¸±à¸:**

â”œâ”€â”€ CONNECTION_GUIDE.md       # à¸„à¸¹à¹ˆà¸¡à¸·à¸­à¸•à¹ˆà¸­à¸ªà¸²à¸¢

â”œâ”€â”€ CORRECT_WIRING.md         # à¸à¸²à¸£à¸•à¹ˆà¸­à¸ªà¸²à¸¢à¸—à¸µà¹ˆà¸–à¸¹à¸à¸•à¹‰à¸­à¸‡- **FPGA**: Spartan-6 XC6SLX9-2TQG144- `fpga2_vga/fpga2_top_3bit_rgb_Version2.vhd` - Top-level entity

â”œâ”€â”€ FINAL_CONFIG.md           # à¸à¸²à¸£à¸•à¸±à¹‰à¸‡à¸„à¹ˆà¸²à¸ªà¸¸à¸”à¸—à¹‰à¸²à¸¢

â””â”€â”€ README.md                 # à¹„à¸Ÿà¸¥à¹Œà¸™à¸µà¹‰- **Clock**: 20 MHz on-board oscillator- `fpga2_vga/display_renderer_3bit_rgb_Version2.vhd` - à¹à¸ªà¸”à¸‡à¸œà¸¥à¸•à¸²à¸£à¸²à¸‡

```

- **I/O**: Standard 2.54mm headers- `fpga2_vga/vga_controller_20mhz.vhd` - VGA timing

---

- **Programming**: USB JTAG interface- `fpga2_vga/ps2_keyboard_20mhz.vhd` - Keyboard input

## ğŸ› ï¸ Hardware Requirements

- `fpga2_vga/char_rom.vhd` - Character ROM

### Required Components

- **2Ã— Spartan-6 XC6SLX9 FPGA boards** (144-pin TQFP)## ğŸ—ï¸ System Architecture- `fpga2_vga/fpga2_constraints_3bit_rgb_Version2.ucf` - Pin constraints

- **VGA monitor** (640Ã—480 @ 60Hz)

- **PS/2 keyboard**

- **8Ã— jumper wires** (Female-to-Female, ~15cm)

- **2Ã— USB cables** for programming```### Serial Communication



### Board Specificationsâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”- **FPGA2 â†’ FPGA1**: à¸ªà¹ˆà¸‡à¸„à¸³à¸—à¸²à¸¢ (40 bits = 5 letters)

- **FPGA:** Xilinx Spartan-6 XC6SLX9-2TQG144C

- **Clock:** 20 MHz onboard oscillatorâ”‚                     FPGA WORDLE SYSTEM                  â”‚- **FPGA1 â†’ FPGA2**: à¸ªà¹ˆà¸‡à¸œà¸¥à¸¥à¸±à¸à¸˜à¹Œ (15 bits = 5Ã—3 bits à¸ªà¸µ)

- **I/O:** 102 user I/O pins

- **Memory:** 576 Kb block RAMâ””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜



---**à¹„à¸Ÿà¸¥à¹Œà¸—à¸µà¹ˆà¹ƒà¸Šà¹‰à¸£à¹ˆà¸§à¸¡à¸à¸±à¸™:**



## ğŸ”Œ Wiring Connections    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         Serial          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”- `serial_receiver.vhd` - à¸£à¸±à¸šà¸‚à¹‰à¸­à¸¡à¸¹à¸¥ serial



### FPGA #1 â†” FPGA #2 Serial Communication    â”‚     FPGA 1       â”‚â—„â”€â”€â”€â”€â”€â”€115200 baudâ”€â”€â”€â”€â”€â”€â–ºâ”‚     FPGA 2       â”‚- `serial_transmitter.vhd` - à¸ªà¹ˆà¸‡à¸‚à¹‰à¸­à¸¡à¸¹à¸¥ serial



**Pin-to-Pin Straight-Through Wiring:**    â”‚   Game Logic     â”‚                         â”‚  Display/Input   â”‚- `serial_communication_tb.vhd` - Testbench



| Signal | FPGA #2 Pin | â†” | FPGA #1 Pin | Direction |    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

|--------|-------------|---|-------------|-----------|

| serial_tx_data | P5 | â†” | P5 | FPGA2 â†’ FPGA1 |            â”‚                                              â”‚## à¸ªà¸µ (3-bit RGB)

| serial_tx_clk | P7 | â†” | P7 | FPGA2 â†’ FPGA1 |

| data_valid | P9 | â†” | P9 | FPGA2 â†’ FPGA1 |            â”‚                                              â”œâ”€â–º VGA Monitor- ğŸŸ© **à¹€à¸‚à¸µà¸¢à¸§ (010)**: à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡à¹à¸¥à¸°à¸•à¸³à¹à¸«à¸™à¹ˆà¸‡à¸–à¸¹à¸

| serial_rx_data | P11 | â†” | P11 | FPGA1 â†’ FPGA2 |

| serial_rx_clk | P14 | â†” | P14 | FPGA1 â†’ FPGA2 |            â”‚                                              â”‚   (640Ã—480@60Hz)- ğŸŸ¨ **à¹€à¸«à¸¥à¸·à¸­à¸‡ (110)**: à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡à¹à¸•à¹ˆà¸•à¸³à¹à¸«à¸™à¹ˆà¸‡à¸œà¸´à¸”

| acknowledge | P16 | â†” | P16 | FPGA1 â†’ FPGA2 |

| result_valid | P21 | â†” | P21 | FPGA1 â†’ FPGA2 |            â”œâ”€â–º Word ROM (40 words)                       â”‚- ğŸŸ£ **à¸¡à¹ˆà¸§à¸‡ (101)**: à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¹„à¸¡à¹ˆà¸¡à¸µà¹ƒà¸™à¸„à¸³à¸•à¸­à¸š (à¹à¸—à¸™à¸ªà¸µà¹€à¸—à¸²)

| **GND** | **GND** | â†” | **GND** | **Common Ground** |

            â”œâ”€â–º Word Comparator                           â””â”€â–º PS/2 Keyboard- âšª **à¸‚à¸²à¸§ (111)**: à¸‚à¸­à¸šà¹à¸¥à¸°à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£

âš ï¸ **à¸ªà¸³à¸„à¸±à¸:** à¸•à¹‰à¸­à¸‡à¸•à¹ˆà¸­ GND à¸£à¸°à¸«à¸§à¹ˆà¸²à¸‡ 2 à¸šà¸­à¸£à¹Œà¸”!

            â””â”€â–º Serial Transmitter                             (A-Z input)- âš« **à¸”à¸³ (000)**: à¸à¸·à¹‰à¸™à¸«à¸¥à¸±à¸‡

ğŸ“„ à¸£à¸²à¸¢à¸¥à¸°à¹€à¸­à¸µà¸¢à¸”à¹€à¸à¸´à¹ˆà¸¡à¹€à¸•à¸´à¸¡: [CONNECTION_GUIDE.md](CONNECTION_GUIDE.md)



---

Clock: 20 MHz (input) â†’ DCM â†’ 50 MHz â†’ 25 MHz (VGA pixel clock)## Clock

## ğŸš€ Getting Started

```- à¸—à¸±à¹‰à¸‡ 2 FPGA à¹ƒà¸Šà¹‰ Clock 20 MHz

### Prerequisites

- **Xilinx ISE Design Suite 14.7** (or later)- Serial Clock: 2.5 MHz (à¸ªà¸³à¸«à¸£à¸±à¸šà¸à¸²à¸£à¸ªà¸·à¹ˆà¸­à¸ªà¸²à¸£)

- **iMPACT** programmer tool

- **Git** (for cloning repository)### FPGA 1: Game Logic Board- VGA Pixel Clock: 10 MHz (divider à¸ˆà¸²à¸ 20 MHz)



### Installation- **Purpose**: Manages game state and word checking



1. **Clone repository:**- **Components**:## à¸à¸²à¸£à¹ƒà¸Šà¹‰à¸‡à¸²à¸™

```bash

git clone https://github.com/1AmatsuxD1/fpga-wordle.git  - `word_rom_20mhz.vhd`: 40-word database1. à¹€à¸›à¸´à¸”à¹‚à¸›à¸£à¹€à¸ˆà¸à¸•à¹Œà¸”à¹‰à¸§à¸¢ Xilinx ISE

cd fpga-wordle

```  - `word_comparator_20mhz.vhd`: Checks guesses and assigns colors2. Synthesize à¹à¸•à¹ˆà¸¥à¸° FPGA à¹à¸¢à¸à¸à¸±à¸™



2. **Open ISE projects:**  - `serial_transmitter.vhd`: Sends results to FPGA23. Program à¸¥à¸‡ FPGA board

   - FPGA #1: Open `fpga1_logic/fpga1_top_serial.xise`

   - FPGA #2: Open `fpga2_vga/fpga2_top_3bit_rgb_Version2.xise`- **Top-level**: `fpga1_top_serial.vhd`4. à¹€à¸Šà¸·à¹ˆà¸­à¸¡à¸•à¹ˆà¸­à¸ªà¸²à¸¢ serial à¸£à¸°à¸«à¸§à¹ˆà¸²à¸‡ 2 à¸šà¸­à¸£à¹Œà¸”



3. **Synthesize and Program:**- **Constraints**: `fpga1_constraints_final.ucf`5. à¹€à¸¥à¹ˆà¸™à¹€à¸à¸¡ Wordle!



   **For both FPGAs:**

   - Double-click "Synthesize - XST"

   - Double-click "Implement Design"### FPGA 2: Display/Input Board## à¸à¸²à¸£à¸à¸±à¸’à¸™à¸²

   - Double-click "Generate Programming File"

   - Upload `.bit` file using iMPACT- **Purpose**: Handles VGA output and keyboard input- **à¸ à¸²à¸©à¸²**: VHDL



4. **Connect wiring** à¸•à¸²à¸¡à¸•à¸²à¸£à¸²à¸‡à¸”à¹‰à¸²à¸™à¸šà¸™- **Components**:- **à¹€à¸„à¸£à¸·à¹ˆà¸­à¸‡à¸¡à¸·à¸­**: Xilinx ISE



5. **Connect peripherals:**  - `clock_generator.vhd`: DCM-based 25 MHz pixel clock generator- **FPGA**: Spartan-3E à¸«à¸£à¸·à¸­ Spartan-6

   - VGA monitor â†’ FPGA #2

   - PS/2 keyboard â†’ FPGA #2  - `vga_controller_20mhz.vhd`: VGA timing (H-sync, V-sync)



6. **Power on** à¹à¸¥à¸°à¹€à¸£à¸´à¹ˆà¸¡à¹€à¸¥à¹ˆà¸™!  - `display_renderer_3bit_rgb_Version2.vhd`: Renders 6Ã—5 game grid## License



---  - `char_rom.vhd`: 8Ã—8 pixel font for A-Z charactersMIT License



## ğŸ® How to Play  - `ps2_keyboard_20mhz.vhd`: Keyboard input handler

  - `serial_receiver.vhd`: Receives game state from FPGA1

1. **à¸à¸´à¸¡à¸à¹Œà¸„à¸³à¸—à¸²à¸¢** (5 à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£ A-Z)- **Top-level**: `fpga2_top_3bit_rgb_Version2.vhd`

2. **à¸à¸” Enter** à¹€à¸à¸·à¹ˆà¸­à¸ªà¹ˆà¸‡à¸„à¸³à¸—à¸²à¸¢- **Constraints**: `fpga2_constraints_3bit_rgb_Version2.ucf`

3. **à¸”à¸¹à¸ªà¸µ** à¸šà¸™à¸«à¸™à¹‰à¸²à¸ˆà¸­:- **Standalone test**: `fpga2_standalone_working.vhd` (VGA + keyboard only)

   - ğŸŸ¢ **à¹€à¸‚à¸µà¸¢à¸§** = à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡à¹à¸¥à¸°à¸­à¸¢à¸¹à¹ˆà¸•à¸³à¹à¸«à¸™à¹ˆà¸‡à¸–à¸¹à¸

   - ğŸŸ¡ **à¹€à¸«à¸¥à¸·à¸­à¸‡** = à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¸¡à¸µà¹ƒà¸™à¸„à¸³à¸•à¸­à¸šà¹à¸•à¹ˆà¸•à¸³à¹à¸«à¸™à¹ˆà¸‡à¸œà¸´à¸”## ğŸ“ Project Structure

   - âš« **à¹€à¸—à¸² (Magenta)** = à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¹„à¸¡à¹ˆà¸¡à¸µà¹ƒà¸™à¸„à¸³à¸•à¸­à¸š

4. **à¹€à¸¥à¹ˆà¸™à¸•à¹ˆà¸­** à¸ˆà¸™à¸à¸§à¹ˆà¸²à¸ˆà¸°à¹€à¸”à¸²à¸–à¸¹à¸à¸«à¸£à¸·à¸­à¸„à¸£à¸š 6 à¸„à¸£à¸±à¹‰à¸‡```

wordle/

**à¸•à¸±à¸§à¸­à¸¢à¹ˆà¸²à¸‡à¸„à¸³à¹ƒà¸™à¹€à¸à¸¡:**â”œâ”€â”€ README.md                          # This file

- APPLE, GRAPE, LEMON, PEACH, MANGOâ”œâ”€â”€ ARCHITECTURE.md                    # Detailed system architecture

- TIGER, EAGLE, MOUSE, HORSE, SNAKEâ”œâ”€â”€ DEVELOPMENT_NOTES.md               # Development history and troubleshooting

- à¹à¸¥à¸°à¸­à¸·à¹ˆà¸™à¹† à¸­à¸µà¸ 6 à¸„à¸³â”œâ”€â”€ .github/

â”‚   â””â”€â”€ copilot-instructions.md        # AI assistant guidelines

---â”œâ”€â”€ .gitignore                         # Xilinx ISE build artifacts

â”‚

## ğŸ¨ Display Featuresâ”œâ”€â”€ fpga1_logic/                       # FPGA 1: Game Logic

â”‚   â”œâ”€â”€ fpga1_top_serial.vhd          # Top-level entity

- **à¸«à¸™à¹‰à¸²à¸ˆà¸­ VGA:** 640Ã—480 @ 60Hzâ”‚   â”œâ”€â”€ fpga1_constraints_final.ucf   # Pin assignments

- **à¸ªà¸µ:** 3-bit RGB (8 à¸ªà¸µ)â”‚   â”œâ”€â”€ word_rom_20mhz.vhd            # 40-word database

- **Title:** "WORDLE" à¸ªà¸µà¹€à¸‚à¸µà¸¢à¸§à¸”à¹‰à¸²à¸™à¸šà¸™â”‚   â””â”€â”€ word_comparator_20mhz.vhd     # Word checking logic

- **Grid:** 6Ã—5 (6 à¹à¸–à¸§ Ã— 5 à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£)â”‚

- **Font:** 8Ã—8 ASCII character ROM, scaled 4Ã— â†’ 32Ã—32 pixelsâ”œâ”€â”€ fpga2_vga/                         # FPGA 2: Display/Input

â”‚   â”œâ”€â”€ fpga2_top_3bit_rgb_Version2.vhd           # Top-level entity (full system)

---â”‚   â”œâ”€â”€ fpga2_constraints_3bit_rgb_Version2.ucf   # Pin assignments

â”‚   â”œâ”€â”€ fpga2_standalone_working.vhd   # Standalone test (no serial)

## ğŸ”§ Technical Detailsâ”‚   â”œâ”€â”€ fpga2_standalone_working.ucf   # Standalone constraints

â”‚   â”œâ”€â”€ clock_generator.vhd            # DCM: 20MHz â†’ 25MHz

### Clock Architectureâ”‚   â”œâ”€â”€ vga_controller_20mhz.vhd       # VGA timing generator

- **Main Clock:** 20 MHz (onboard oscillator)â”‚   â”œâ”€â”€ display_renderer_3bit_rgb_Version2.vhd  # Game grid renderer

- **DCM Output:** 50 MHzâ”‚   â”œâ”€â”€ char_rom.vhd                   # Character font ROM

- **VGA Pixel Clock:** 25 MHz (50 MHz Ã· 2)â”‚   â”œâ”€â”€ ps2_keyboard_20mhz.vhd         # Keyboard input

- **Serial Clock:** 2.5 MHz (20 MHz Ã· 8)â”‚   â””â”€â”€ archive/                       # Old test files (not used)

â”‚       â”œâ”€â”€ vga_test_*.vhd

### Serial Communication Protocolâ”‚       â””â”€â”€ fpga2_standalone_test.vhd

- **Type:** Synchronous Serialâ”‚

- **Clock:** 2.5 MHzâ”œâ”€â”€ serial_communication_tb.vhd        # Serial communication testbench

- **Data Width:** 40 bits (word guess), 15 bits (result)â”œâ”€â”€ serial_receiver.vhd                # Serial RX (shared)

- **Timing:** â””â”€â”€ serial_transmitter.vhd             # Serial TX (shared)

  - Transmitter sends data on falling edge```

  - Receiver samples data on rising edge

- **Synchronization:** 3-stage synchronizer for metastability protection## ğŸš€ Quick Start Guide



---### 1. Setup Development Environment

- Install **Xilinx ISE 14.7** (Windows/Linux)

## ğŸ› Bug Fixes (2025-11-05)- Install **iMPACT** programmer for USB JTAG

- Clone this repository:

### Bug #1: Missing First Bit  ```bash

**à¸›à¸±à¸à¸«à¸²:** Receiver à¸à¸¥à¸²à¸”à¸šà¸´à¸•à¹à¸£à¸ (MSB)    git clone https://github.com/tachhh/fpga-wordle.git

**à¹à¸à¹‰à¹„à¸‚:** à¸­à¹ˆà¸²à¸™à¸šà¸´à¸•à¹à¸£à¸à¸—à¸±à¸™à¸—à¸µà¹ƒà¸™ IDLE state à¹à¸¥à¸°à¸•à¸±à¹‰à¸‡ `bit_counter = 1`  cd fpga-wordle

  ```

### Bug #2: Race Condition

**à¸›à¸±à¸à¸«à¸²:** à¸ªà¹ˆà¸‡à¸‚à¹‰à¸­à¸¡à¸¹à¸¥à¹à¸¥à¸° clock à¸à¸£à¹‰à¸­à¸¡à¸à¸±à¸™  ### 2. Build FPGA1 (Game Logic)

**à¹à¸à¹‰à¹„à¸‚:** à¸ªà¹ˆà¸‡à¸‚à¹‰à¸­à¸¡à¸¹à¸¥à¸—à¸µà¹ˆ falling edge à¹à¸—à¸™ rising edge1. Open Xilinx ISE

2. Create new project: `fpga1_logic/fpga1_wordle`

ğŸ“„ à¸£à¸²à¸¢à¸¥à¸°à¹€à¸­à¸µà¸¢à¸”: [shared_modules/README.md](shared_modules/README.md)3. Add files:

   - `fpga1_top_serial.vhd`

---   - `word_rom_20mhz.vhd`

   - `word_comparator_20mhz.vhd`

## ğŸ“š Documentation   - `serial_transmitter.vhd`

   - `fpga1_constraints_final.ucf`

- **[ARCHITECTURE.md](ARCHITECTURE.md)** - à¸ªà¸–à¸²à¸›à¸±à¸•à¸¢à¸à¸£à¸£à¸¡à¸£à¸°à¸šà¸šà¹‚à¸”à¸¢à¸¥à¸°à¹€à¸­à¸µà¸¢à¸”4. Set top-level entity: `fpga1_top_serial`

- **[CONNECTION_GUIDE.md](CONNECTION_GUIDE.md)** - à¸„à¸¹à¹ˆà¸¡à¸·à¸­à¸à¸²à¸£à¸•à¹ˆà¸­à¸ªà¸²à¸¢à¸—à¸±à¹‰à¸‡à¸«à¸¡à¸”5. Synthesize â†’ Implement â†’ Generate bitstream

- **[CORRECT_WIRING.md](CORRECT_WIRING.md)** - à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸šà¸à¸²à¸£à¸•à¹ˆà¸­à¸ªà¸²à¸¢à¸—à¸µà¹ˆà¸–à¸¹à¸à¸•à¹‰à¸­à¸‡6. Flash to FPGA1 board via iMPACT

- **[FINAL_CONFIG.md](FINAL_CONFIG.md)** - à¸à¸²à¸£à¸•à¸±à¹‰à¸‡à¸„à¹ˆà¸²à¸ªà¸¸à¸”à¸—à¹‰à¸²à¸¢

### 3. Build FPGA2 (Display/Input)

---1. Open Xilinx ISE

2. Create new project: `fpga2_vga/fpga2_vga`

## ğŸ¤ Contributing3. Add files:

   - `fpga2_top_3bit_rgb_Version2.vhd`

Contributions are welcome! Please:   - `clock_generator.vhd`

1. Fork the repository   - `vga_controller_20mhz.vhd`

2. Create a feature branch   - `display_renderer_3bit_rgb_Version2.vhd`

3. Make your changes   - `char_rom.vhd`

4. Submit a pull request   - `ps2_keyboard_20mhz.vhd`

   - `serial_receiver.vhd`

---   - `fpga2_constraints_3bit_rgb_Version2.ucf`

4. Set top-level entity: `fpga2_top_3bit_rgb_Version2`

## ğŸ“ License5. Synthesize â†’ Implement â†’ Generate bitstream

6. Flash to FPGA2 board via iMPACT

This project is open source and available under the MIT License.

### 4. Hardware Connections

---1. Connect VGA cable: FPGA2 K4 connector â†’ VGA monitor

2. Connect PS/2 keyboard: FPGA2 K2 connector â†’ PS/2 keyboard

## ğŸ‘¥ Authors3. Connect serial cable: FPGA1 TX pin â†’ FPGA2 RX pin (with ground)

4. Power on both boards

**1AmatsuxD1** - Initial work and development5. Turn on VGA monitor



---### 5. Play Wordle!

- **Type letters A-Z** on keyboard (uppercase only)

## ğŸ“ Contact- **Backspace**: Delete last letter

- **Enter**: Submit 5-letter guess

For questions or issues, please open an issue on GitHub.- **Colors**:

  - ğŸŸ© **Green**: Correct letter, correct position

**Repository:** https://github.com/1AmatsuxD1/fpga-wordle  - ğŸŸ¨ **Yellow**: Correct letter, wrong position

  - ğŸŸª **Magenta**: Letter not in word (using magenta instead of gray for 3-bit RGB)
- **Win**: Guess the word in 6 tries or less!

## ğŸ§ª Testing

### Standalone FPGA2 Test (No FPGA1 Required)
Test VGA display and keyboard without connecting FPGA1:

1. Build `fpga2_standalone_working.vhd` instead of `fpga2_top_3bit_rgb_Version2.vhd`
2. Use `fpga2_standalone_working.ucf` constraints
3. Flash to FPGA2
4. Should see 6Ã—5 grid on VGA monitor
5. Type letters to fill grid
6. Press Enter to see test color pattern (green-yellow-magenta-yellow-green)

### Debug Indicators
- **LED L0** (FPGA2): DCM locked indicator (should be ON)
- If LED is OFF: Clock generation failed, check oscillator

## ğŸ¨ VGA Display Details

### Resolution & Timing
- **Resolution**: 640Ã—480 pixels @ 60Hz
- **Pixel clock**: 25 MHz (generated from 20 MHz via DCM)
- **Sync polarity**: Negative (active LOW)
- **H-Sync**: 800 total cycles (640 visible, 96 sync pulse)
- **V-Sync**: 525 total lines (480 visible, 2 sync pulse)

### Color Encoding (3-bit RGB)
| Color   | RGB | Hex | Usage                    |
|---------|-----|-----|--------------------------|
| Black   | 000 | 0   | Background               |
| Red     | 100 | 4   | (unused)                 |
| Green   | 010 | 2   | Correct position         |
| Yellow  | 110 | 6   | Wrong position           |
| Blue    | 001 | 1   | (unused)                 |
| Magenta | 101 | 5   | Not in word (gray)       |
| Cyan    | 011 | 3   | (unused)                 |
| White   | 111 | 7   | Text/borders             |

### Game Grid Layout
- **Grid size**: 6 rows Ã— 5 columns
- **Cell size**: 60Ã—60 pixels (with 2px border)
- **Character size**: 40Ã—40 pixels (8Ã—8 font scaled 5Ã—)
- **Total grid area**: 300Ã—360 pixels
- **Position**: Centered on screen

## ğŸ“ Pin Assignments

### FPGA1 Pins (Game Logic)
| Signal | Pin | Description           |
|--------|-----|-----------------------|
| clk    | P54 | 20 MHz clock input    |
| rst    | P60 | Reset button          |
| rx     | P50 | Serial receive (from FPGA2) |
| tx     | P51 | Serial transmit (to FPGA2)  |

### FPGA2 Pins (Display/Input)
| Signal    | Pin  | Description                |
|-----------|------|----------------------------|
| clk       | P54  | 20 MHz clock input         |
| rst       | P60  | Reset button               |
| vga_hsync | P126 | VGA horizontal sync (K4)   |
| vga_vsync | P131 | VGA vertical sync (K4)     |
| vga_r     | P133 | VGA red output (K4)        |
| vga_g     | P137 | VGA green output (K4)      |
| vga_b     | P139 | VGA blue output (K4)       |
| ps2_clk   | P43  | PS/2 keyboard clock (K2)   |
| ps2_data  | P44  | PS/2 keyboard data (K2)    |
| rx        | P50  | Serial receive (from FPGA1)|
| tx        | P51  | Serial transmit (to FPGA1) |
| led_locked| P82  | DCM lock LED (L0)          |

## ğŸ”§ Troubleshooting

### VGA Display Issues
- **No display**: Check DCM lock LED (L0). Should be ON.
- **Flickering**: Ensure 20 MHz oscillator is stable
- **Wrong colors**: Verify 3-bit RGB pin connections (P133/P137/P139)
- **Timing issues**: Confirm pixel clock is exactly 25 MHz

### Keyboard Issues
- **No response**: Check PS/2 cable connection (clock + data pins)
- **Wrong characters**: Only uppercase A-Z supported
- **Stuck keys**: Power cycle keyboard

### Serial Communication Issues
- **No color feedback**: Check serial connection (TX1â†’RX2, GND common)
- **Corrupt data**: Verify baud rate is 115200 on both FPGAs
- **Timeout**: Check FPGA1 is running and transmitting

### Compilation Errors
- **DCM_SP not found**: Ensure Spartan-6 device selected in project
- **Port mismatch**: Check entity declarations match component instantiations
- **Timing not met**: Reduce clock constraints or optimize logic

## ğŸ“š Additional Resources

- **ARCHITECTURE.md**: Detailed technical documentation
- **DEVELOPMENT_NOTES.md**: Development history, known issues, solutions
- **.github/copilot-instructions.md**: Guidelines for AI assistants
- **Serial testbench**: `serial_communication_tb.vhd` (simulation only)

## ğŸ¤ Contributing

This is a personal project, but suggestions and improvements are welcome!

## ğŸ“„ License

Educational project - free to use and modify.

## ğŸ‘¨â€ğŸ’» Author

Developed for FPGA digital design course using Surveyor SV6 boards.

---

**Status**: âœ… VGA display working | â³ Keyboard integration pending | â³ Full dual-FPGA system pending

**Last Updated**: November 2025
