
---------- Begin Simulation Statistics ----------
final_tick                               1322299576149                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128408                       # Simulator instruction rate (inst/s)
host_mem_usage                                4682012                       # Number of bytes of host memory used
host_op_rate                                   239403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   554.07                       # Real time elapsed on the host
host_tick_rate                               52246280                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71146407                       # Number of instructions simulated
sim_ops                                     132644981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028948                       # Number of seconds simulated
sim_ticks                                 28947868533                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            4                       # Number of ops (including micro ops) committed
system.cpu0.dcache.prefetcher.num_hwpf_issued        81299                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit          388                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified       105297                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage         2851                       # number of prefetches that crossed the page
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               4                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         4                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    4                       # Number of integer alu accesses
system.cpu0.num_int_insts                           4                       # number of integer instructions
system.cpu0.num_int_register_reads                  6                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         4                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       304487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops        11515                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests       609861                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops        11515                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests       249550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops         1547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests       503203                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops         1547                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                   28                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dcache.prefetcher.num_hwpf_issued          171                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified          171                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       113569                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          498                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        25938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        56296                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          238                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16989                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        481987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   200441                       # Number of branches fetched
system.switch_cpus0.committedInsts             998619                       # Number of instructions committed
system.switch_cpus0.committedOps              1420563                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses               4975                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                   18                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses             193988                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  191                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1199410                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                   55                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5851422                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5851421.494254                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1215129                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      1185624                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       198133                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        191444                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               191444                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       191441                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            3                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               1522                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.505746                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1417422                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1417422                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      2442641                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1023551                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts               4961                       # Number of load instructions
system.switch_cpus0.num_mem_refs               198946                       # number of memory refs
system.switch_cpus0.num_store_insts            193985                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         3130      0.22%      0.22% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1218426     85.77%     85.99% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               9      0.00%     85.99% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv               50      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              2      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            4960      0.35%     86.34% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           2544      0.18%     86.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            1      0.00%     86.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       191441     13.48%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1420563                       # Class of executed instruction
system.switch_cpus1.Branches                   224834                       # Number of branches fetched
system.switch_cpus1.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus1.committedOps              2024684                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             291888                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             213202                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1267697                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5851422                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5851421.494254                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       839766                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       449805                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts       102459                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         16406                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                16406                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        27540                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        14430                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             106054                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.505746                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      2003876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             2003876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4247890                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1572123                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             291886                       # Number of load instructions
system.switch_cpus1.num_mem_refs               505086                       # number of memory refs
system.switch_cpus1.num_store_insts            213200                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6797      0.34%      0.34% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1497763     73.98%     74.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             941      0.05%     74.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2289      0.11%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            654      0.03%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2624      0.13%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2630      0.13%     74.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5900      0.29%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          289904     14.32%     89.37% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         212546     10.50%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1982      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          654      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2024684                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups      4519247                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect       158368                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted      4526751                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      3979656                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups      4519247                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses       539591                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups      4647709                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS        49422                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted        99963                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       24189565                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      22692648                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts       158368                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches         3900916                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events       142518                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitNonSpecStalls          267                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.commitSquashedInsts      2046446                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     19147784                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     27903490                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     62123788                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.449160                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     1.279878                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     53224983     85.68%     85.68% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      1617753      2.60%     88.28% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      2559710      4.12%     92.40% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      1223585      1.97%     94.37% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      1261115      2.03%     96.40% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5      1520097      2.45%     98.85% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6       307716      0.50%     99.34% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7       266311      0.43%     99.77% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8       142518      0.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     62123788                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts         3514281                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls        40618                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       27831492                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads             267050                       # Number of loads committed
system.switch_cpus_10.commit.membars              160                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass        68707      0.25%      0.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     23916604     85.71%     85.96% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult          394      0.00%     85.96% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv         2122      0.01%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd          128      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt          214      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc          214      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     85.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead       266558      0.96%     86.92% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite       134824      0.48%     87.41% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead          492      0.00%     87.41% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite      3513233     12.59%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     27903490                       # Class of committed instruction
system.switch_cpus_10.commit.refs             3915107                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         19147784                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           27903490                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    3.319858                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              3.319858                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     55359752                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts     31327395                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles       2753336                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles        1334067                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles       158644                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles      2871719                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses           390425                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                717                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          3686507                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses               3520                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches          4647709                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines         588872                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           60341159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes        70169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles         3615                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts            22108100                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles         2092                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.SquashCycles       317288                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.073114                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles      1972011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      4029078                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             0.347787                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     62477521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     0.529479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     1.718124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      55982691     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1        595533      0.95%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2        647893      1.04%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3        646413      1.03%     92.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4        607914      0.97%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5        594947      0.95%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6        603214      0.97%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       2167026      3.47%     98.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8        631890      1.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     62477521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads        3524907                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes          1412                       # number of floating regfile writes
system.switch_cpus_10.idleCycles              1090400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts       212302                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches       4038919                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          0.458529                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs           4075407                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         3686382                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles       200195                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts       473721                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts       233834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      3766606                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts     29949347                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts       389025                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts       329778                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts     29147716                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents          402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents      2554835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles       158644                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles      2555220                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked          494                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads        10277                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses         4784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         1887                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads       206671                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores       118549                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents         1887                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect       160031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect        52271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers       23469735                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count           29061724                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.618995                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       14527650                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            0.457176                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent            29076860                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads      37767272                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     21254853                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.301218                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.301218                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass       111259      0.38%      0.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     25208468     85.52%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult          537      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv         2230      0.01%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd          132      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     85.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt          322      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc          255      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     85.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead       414457      1.41%     87.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite       176226      0.60%     87.91% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead         5868      0.02%     87.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      3557740     12.07%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total     29477494                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses      3564340                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      7128665                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      3525144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes      3632161                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt           106739                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.003621                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu       105556     98.89%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead          837      0.78%     99.68% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite          323      0.30%     99.98% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead           10      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite           13      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses     25908634                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    114431749                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses     25536580                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes     28363447                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded        29949007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued       29477494                       # Number of instructions issued
system.switch_cpus_10.iq.iqNonSpecInstsAdded          340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqSquashedInstsExamined      2045857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued        21166                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.iqSquashedOperandsExamined      2340661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     62477521                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     0.471810                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     1.297144                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     53181964     85.12%     85.12% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      1575626      2.52%     87.64% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      2760657      4.42%     92.06% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      1059658      1.70%     93.76% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      1132055      1.81%     95.57% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      2093356      3.35%     98.92% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6       543072      0.87%     99.79% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7       100916      0.16%     99.95% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8        30217      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     62477521                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                0.463717                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses           588872                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                498                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads         2938                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores        14446                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads       473721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      3766606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     12228981                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              63567921                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles      2770207                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps     42590804                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents         4063                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles       3809874                       # Number of cycles rename is idle
system.switch_cpus_10.rename.ROBFullEvents          575                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups     81988065                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts     30693220                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands     45748170                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles        3144489                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents     51853189                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles       158644                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles     52593359                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps       3157366                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups      3591479                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups     40028056                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles          945                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts           53                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts       17917517                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads          91931206                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes         60254792                       # The number of ROB writes
system.switch_cpus_10.timesIdled                20137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     11057939                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1169522                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      9023671                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5355515                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     11057939                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5702424                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     16550371                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3689714                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       840705                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       45117913                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      24972178                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1185104                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        11228889                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4322707                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     24799157                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     50000000                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    101296235                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     59737737                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.695682                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.433090                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     29797822     49.88%     49.88% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      8003277     13.40%     63.28% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      7181715     12.02%     75.30% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5224511      8.75%     84.05% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1423653      2.38%     86.43% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1210351      2.03%     88.46% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1087935      1.82%     90.28% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1485766      2.49%     92.76% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4322707      7.24%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     59737737                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          835183                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2640252                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts      100231536                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14568827                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       350600      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     74963742     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        48696      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       116627      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        33365      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       133460      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       133746      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       300571      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     14468203     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10613279     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       100624      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        33322      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    101296235                       # Class of committed instruction
system.switch_cpus_11.commit.refs            25215428                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         50000000                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          101296235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.271358                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.271358                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     14470659                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    139378750                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      25704896                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       22028371                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1189930                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       168671                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         16544150                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6375                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11585147                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         16550371                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       13204682                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           35320486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       394321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          270                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            70030811                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        18037                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       132500                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2379860                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.260357                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     26901312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      9045229                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.101669                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     63562535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.277421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.305302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      40241432     63.31%     63.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1727289      2.72%     66.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        773006      1.22%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1714125      2.70%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1228830      1.93%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1702766      2.68%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1859394      2.93%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2768076      4.35%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11547617     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     63562535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1417699                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        748387                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 5386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1564562                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12540028                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.816666                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          28126694                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11585063                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      9287360                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     18282736                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        44926                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       751003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     12455859                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    126095250                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     16541631                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1954852                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    115481697                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        23022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents        15707                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1189930                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        46144                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5767122                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        13615                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6338                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        15240                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3713909                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1809258                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6338                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1346602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       217960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      135307036                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          114387509                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576456                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       77998524                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.799453                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           114749335                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     185280380                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     89441204                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.786560                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.786560                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       645251      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     87402092     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        48696      0.04%     75.02% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       117644      0.10%     75.12% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        33391      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       133516      0.11%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       136168      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       301973      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16630748     14.16%     89.79% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11709318      9.97%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       234473      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        43279      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    117436549                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       986955                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1972810                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       851144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1282785                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           520273                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004430                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       428337     82.33%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        51656      9.93%     92.26% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        36255      6.97%     99.23% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          412      0.08%     99.31% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         3613      0.69%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    116324616                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    297053571                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    113536365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    149616896                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       126013802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      117436549                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        81448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     24799015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        70475                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        64787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     34179244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     63562535                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.847575                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.001889                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     25244916     39.72%     39.72% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7689789     12.10%     51.81% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9804501     15.42%     67.24% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6726096     10.58%     77.82% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6322722      9.95%     87.77% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3949296      6.21%     93.98% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2372696      3.73%     97.71% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       934226      1.47%     99.18% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       518293      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     63562535                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.847418                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         13238209                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              33553                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      3112913                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       688552                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     18282736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     12455859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     51312733                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              63567921                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles     13351831                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps    101988260                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       243823                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      26406201                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       414378                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       160534                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    337345376                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    134729545                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    135509416                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       21438466                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        31319                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1189930                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       752951                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      33521154                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1671534                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    219415655                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       423148                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        26660                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1122349                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        26660                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         181510422                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        256057608                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             120406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200917                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8625                       # Transaction distribution
system.membus.trans_dist::ReadExReq            152039                       # Transaction distribution
system.membus.trans_dist::ReadExResp           152038                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120406                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       693150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total       693150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        61281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        61281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 754431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port     28353408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total     28353408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1941696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1941696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30295104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            272445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  272445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              272445                       # Request fanout histogram
system.membus.reqLayer4.occupancy           558945499                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          555203148                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69610764                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  28947868533                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   28947866031                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_hits::.cpu0.dcache.prefetcher           51                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::.switch_cpus_10.inst         9537                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::.switch_cpus_10.data         1961                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::total          11549                       # number of demand (read+write) hits
system.cpu0.l3cache.overall_hits::.cpu0.dcache.prefetcher           51                       # number of overall hits
system.cpu0.l3cache.overall_hits::.switch_cpus_10.inst         9537                       # number of overall hits
system.cpu0.l3cache.overall_hits::.switch_cpus_10.data         1961                       # number of overall hits
system.cpu0.l3cache.overall_hits::total         11549                       # number of overall hits
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.dcache.prefetcher        80449                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst          728                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data         6268                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst         8252                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data       146409                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total       242107                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.dcache.prefetcher        80449                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst          728                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data         6268                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst         8252                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data       146409                       # number of overall misses
system.cpu0.l3cache.overall_misses::total       242107                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.cpu0.dcache.prefetcher  11949488676                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     57347091                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data    572292051                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst    913121163                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data  19504296381                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total  32996545362                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.cpu0.dcache.prefetcher  11949488676                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     57347091                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data    572292051                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst    913121163                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data  19504296381                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total  32996545362                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.dcache.prefetcher        80500                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst          728                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data         6268                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst        17789                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data       148370                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total       253656                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.dcache.prefetcher        80500                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst          728                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data         6268                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst        17789                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data       148370                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total       253656                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.dcache.prefetcher     0.999366                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst     0.463882                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data     0.986783                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total     0.954470                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.dcache.prefetcher     0.999366                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst     0.463882                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data     0.986783                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total     0.954470                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 148534.956009                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 78773.476648                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 91303.773293                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 110654.527751                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 133217.878553                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 136289.100943                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 148534.956009                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 78773.476648                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 91303.773293                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 110654.527751                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 133217.878553                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 136289.100943                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.writebacks::.writebacks       200916                       # number of writebacks
system.cpu0.l3cache.writebacks::total          200916                       # number of writebacks
system.cpu0.l3cache.demand_mshr_misses::.cpu0.dcache.prefetcher        80449                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst          728                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data         6268                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst         8252                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data       146409                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total       242106                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.cpu0.dcache.prefetcher        80449                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst          728                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data         6268                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst         8252                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data       146409                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total       242106                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher  11915941443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     57043515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    569678295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst    909680079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data  19443244245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total  32895587577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher  11915941443                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     57043515                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    569678295                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst    909680079                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data  19443244245                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total  32895587577                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.999366                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.463882                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.986783                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.954466                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.999366                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.463882                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.986783                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.954466                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 148117.956009                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78356.476648                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 90886.773293                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 110237.527751                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 132800.881401                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 135872.665597                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 148117.956009                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78356.476648                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 90886.773293                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 110237.527751                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 132800.881401                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 135872.665597                       # average overall mshr miss latency
system.cpu0.l3cache.replacements               209338                       # number of replacements
system.cpu0.l3cache.WritebackDirty_hits::.cpu0.dcache.prefetcher        79429                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus0.data         6189                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus_10.data       144407                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::total       230025                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_accesses::.cpu0.dcache.prefetcher        79429                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus0.data         6189                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus_10.data       144407                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::total       230025                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.CleanEvict_mshr_misses::.switch_cpus0.inst            1                       # number of CleanEvict MSHR misses
system.cpu0.l3cache.CleanEvict_mshr_misses::.switch_cpus_10.inst         1145                       # number of CleanEvict MSHR misses
system.cpu0.l3cache.CleanEvict_mshr_misses::total         1146                       # number of CleanEvict MSHR misses
system.cpu0.l3cache.CleanEvict_mshr_miss_rate::.switch_cpus0.inst          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l3cache.CleanEvict_mshr_miss_rate::.switch_cpus_10.inst          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l3cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l3cache.UpgradeReq_hits::.switch_cpus_10.data            2                       # number of UpgradeReq hits
system.cpu0.l3cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l3cache.UpgradeReq_accesses::.switch_cpus_10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_hits::.switch_cpus_10.data          151                       # number of ReadExReq hits
system.cpu0.l3cache.ReadExReq_hits::total          151                       # number of ReadExReq hits
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data         6182                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data       145834                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total       152016                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    565602954                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data  19450070952                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total  20015673906                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data         6182                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data       145985                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total       152167                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.998966                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total     0.999008                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91491.904562                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 133371.305402                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 131668.205360                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         6182                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data       145834                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total       152016                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    563025060                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  19389258591                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total  19952283651                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.998966                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total     0.999008                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 91074.904562                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 132954.308261                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 131251.208103                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_hits::.cpu0.dcache.prefetcher           51                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus_10.inst         9537                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus_10.data         1810                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::total        11398                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher        80449                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          728                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data           86                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst         8252                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data          575                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total        90091                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher  11949488676                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     57347091                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data      6689097                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst    913121163                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data     54225429                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total  12980871456                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher        80500                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          728                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst        17789                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data         2385                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total       101489                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.999366                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.463882                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.241090                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total     0.887692                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 148534.956009                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 78773.476648                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 77780.197674                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 110654.527751                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 94305.093913                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 144086.217891                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher        80449                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          728                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data           86                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst         8252                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data          575                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total        90090                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher  11915941443                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     57043515                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      6653235                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst    909680079                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     53985654                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total  12943303926                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.999366                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.463882                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.241090                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.887682                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 148117.956009                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 78356.476648                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 77363.197674                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 110237.527751                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 93888.093913                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 143670.817249                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse         654.867613                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs            502056                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs          242106                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs            2.073703                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.003541                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.dcache.prefetcher   213.549081                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     3.810101                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data    18.444426                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst    31.446749                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data   387.613715                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.006517                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000116                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000563                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000960                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.011829                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.019985                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1022        10697                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_blocks::1024        22071                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::1          260                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::2         2452                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::3         7952                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2         4805                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3        16629                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1022     0.326447                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.673553                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses         8293354                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses        8293354                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1198661                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst       513933                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1712595                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1198661                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst       513933                       # number of overall hits
system.cpu0.icache.overall_hits::total        1712595                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          749                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        74893                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         75643                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          749                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        74893                       # number of overall misses
system.cpu0.icache.overall_misses::total        75643                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     63605427                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst   2076206613                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2139812040                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     63605427                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst   2076206613                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2139812040                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1199410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst       588826                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1788238                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1199410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst       588826                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1788238                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.500000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000624                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.127190                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.042300                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.500000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000624                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.127190                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.042300                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 84920.463284                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 27722.305329                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28288.302156                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 84920.463284                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 27722.305329                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28288.302156                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        32847                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             1143                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.737533                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        69005                       # number of writebacks
system.cpu0.icache.writebacks::total            69005                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst         6126                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6126                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst         6126                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6126                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          749                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        68767                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        69516                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          749                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        68767                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        69516                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     63293094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst   1591025447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1654318541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     63293094                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst   1591025447                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1654318541                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000624                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.116787                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.038874                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000624                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.116787                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.038874                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84503.463284                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 23136.467303                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23797.665875                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84503.463284                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 23136.467303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23797.665875                       # average overall mshr miss latency
system.cpu0.icache.replacements                 69005                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1198661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst       513933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1712595                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          749                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        74893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        75643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     63605427                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst   2076206613                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2139812040                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1199410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst       588826                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1788238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000624                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.127190                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.042300                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 84920.463284                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 27722.305329                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28288.302156                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst         6126                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6126                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          749                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        68767                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        69516                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     63293094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst   1591025447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1654318541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.116787                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.038874                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 84503.463284                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 23136.467303                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23797.665875                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           10.820225                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1782112                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            69517                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            25.635629                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.000788                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.975450                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     9.843987                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.001905                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.019227                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.021133                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14375421                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14375421                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp       101489                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::WritebackDirty       430941                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::CleanEvict        27942                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq       152167                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp       152166                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq       101489                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side       756860                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side     30955520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                     209338                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic             12858624                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples       462996                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean       0.003341                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev      0.057707                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0            461449     99.67%     99.67% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1              1547      0.33%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total        462996                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy     401731642                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy    317321988                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       192472                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data      3875940                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4068412                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       192472                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data      3875940                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4068412                       # number of overall hits
system.cpu0.dcache.demand_misses::.switch_cpus0.data         6491                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data       151678                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158169                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         6491                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data       151678                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158169                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    635492988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  20957344963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21592837951                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    635492988                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  20957344963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21592837951                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       198963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data      4027618                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4226581                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       198963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data      4027618                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4226581                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.032624                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.037659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.032624                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.037659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037422                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 97903.710984                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 138169.971670                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 136517.509442                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 97903.710984                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 138169.971670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 136517.509442                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        14283                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              642                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.247664                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches              148                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks       232391                       # number of writebacks
system.cpu0.dcache.writebacks::total           232391                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data         2460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2683                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data         2460                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2683                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         6268                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data       149218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       155486                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher        80507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         6268                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data       149218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       235993                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    621960921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  20720982691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21342943612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher  12533268471                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    621960921                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  20720982691                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  33876212083                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.031503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.037049                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036788                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.031503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.037049                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055835                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 99227.970804                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 138863.828030                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137266.015024                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 155679.238712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 99227.970804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 138863.828030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 143547.529304                       # average overall mshr miss latency
system.cpu0.dcache.replacements                235344                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data         4889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data       374910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         379799                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data           86                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data         4567                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         4653                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data      7408005                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data    167379213                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    174787218                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data         4975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data       379477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       384452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.017286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.012035                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012103                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 86139.593023                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 36649.707248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37564.413926                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data         1591                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1591                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data           86                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data         2976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data      7372143                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data    109514625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    116886768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017286                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.007842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 85722.593023                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 36799.269153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38173.340300                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       187583                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      3501030                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3688613                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         6405                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       147111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       153516                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    628084983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  20789965750                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21418050733                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       193988                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      3648141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3842129                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.033018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.040325                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.039956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 98061.667916                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 141321.626187                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 139516.732673                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          223                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data          869                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1092                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         6182                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       146242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       152424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    614588778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  20611468066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21226056844                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.031868                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.040087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039672                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 99415.848916                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 140940.824565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 139256.658033                       # average WriteReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher        80507                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total        80507                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher  12533268471                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total  12533268471                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 155679.238712                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 155679.238712                       # average HardPFReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           11.189861                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4304409                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           235856                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.250157                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351861072                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     3.826363                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.487254                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     6.876244                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.007473                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000952                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.013430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.021855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          175                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::1          142                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.341797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         34048504                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        34048504                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.cpu0.dcache.prefetcher            7                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst           21                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst        50978                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data          712                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          51718                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.cpu0.dcache.prefetcher            7                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst           21                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst        50978                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data          712                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         51718                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.dcache.prefetcher        80500                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          728                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         6268                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst        17789                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data       148370                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       253656                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.dcache.prefetcher        80500                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          728                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         6268                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst        17789                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data       148370                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       253656                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.cpu0.dcache.prefetcher  12499634940                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     61900731                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    611502978                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst   1191873570                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  20466867072                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  34831779291                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.cpu0.dcache.prefetcher  12499634940                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     61900731                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    611502978                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst   1191873570                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  20466867072                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  34831779291                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.dcache.prefetcher        80507                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          749                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data         6268                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst        68767                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data       149082                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       305374                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.dcache.prefetcher        80507                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          749                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data         6268                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst        68767                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data       149082                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       305374                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.dcache.prefetcher     0.999913                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.971963                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.258685                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.995224                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.830640                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.dcache.prefetcher     0.999913                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.971963                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.258685                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.995224                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.830640                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 155274.968199                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85028.476648                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97559.505105                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 67000.594187                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 137944.780427                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 137318.964625                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 155274.968199                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85028.476648                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97559.505105                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 67000.594187                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 137944.780427                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 137318.964625                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       230025                       # number of writebacks
system.cpu0.l2cache.writebacks::total          230025                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.cpu0.dcache.prefetcher        80500                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          728                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         6268                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst        17789                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data       148370                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       253655                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.cpu0.dcache.prefetcher        80500                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          728                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         6268                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst        17789                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data       148370                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       253655                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher  12466066440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     61597155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    608889222                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst   1184455557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  20404997199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  34726005573                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher  12466066440                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     61597155                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    608889222                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst   1184455557                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  20404997199                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  34726005573                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.999913                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.971963                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.258685                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.995224                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.830637                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.999913                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.971963                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.258685                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.995224                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.830637                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 154857.968199                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84611.476648                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97142.505105                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 66583.594187                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 137527.783238                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 136902.507630                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 154857.968199                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84611.476648                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97142.505105                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 66583.594187                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 137527.783238                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 136902.507630                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               259434                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.cpu0.dcache.prefetcher        80156                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data         6190                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data       146045                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       232391                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.cpu0.dcache.prefetcher        80156                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data         6190                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data       146045                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       232391                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.cpu0.inst            1                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus0.inst          742                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus_10.inst        68250                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        68993                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.cpu0.inst            1                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus0.inst          742                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus_10.inst        68250                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        68993                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.CleanEvict_mshr_misses::.cpu0.dcache.prefetcher            5                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::.switch_cpus_10.data          120                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          125                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_10.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data          136                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          136                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data          138                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          138                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.014493                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.014493                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data        46704                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        46704                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.014493                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        23352                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        23352                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data          121                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          121                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         6182                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       145985                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       152167                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    604275951                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  20365880097                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  20970156048                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         6182                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       146106                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       152288                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.999172                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.999205                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 97747.646555                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 139506.662308                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 137810.143119                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         6182                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       145985                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       152167                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    601698057                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  20305004769                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  20906702826                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.999172                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999205                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 97330.646555                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 139089.665164                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 137393.145859                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus0.inst           21                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst        50978                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        50999                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst          728                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst        17789                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total        18518                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst     61900731                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst   1191873570                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total   1253774301                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst          749                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst        68767                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        69517                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.971963                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.258685                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.266381                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 85028.476648                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 67000.594187                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 67705.708014                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst          728                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst        17789                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        18517                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     61597155                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst   1184455557                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   1246052712                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.971963                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.258685                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.266367                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 84611.476648                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 66583.594187                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67292.364422                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.cpu0.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data          591                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          598                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher        80500                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data           86                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data         2385                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        82971                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher  12499634940                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data      7227027                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    100986975                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  12607848942                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher        80507                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data         2976                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        83569                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.999913                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.801411                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.992844                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 155274.968199                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84035.197674                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 42342.547170                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 151954.887153                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher        80500                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data           86                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         2385                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        82971                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher  12466066440                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      7191165                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     99992430                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  12573250035                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.999913                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.801411                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.992844                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 154857.968199                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83618.197674                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 41925.547170                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 151537.887153                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          88.443244                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            609720                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          263530                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.313664                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.001114                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.dcache.prefetcher    27.677598                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.481423                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     3.407253                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     8.053273                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data    48.822584                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.006757                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000118                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.000832                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.001966                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.011920                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.021593                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022          909                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         3187                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::1          260                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          616                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2616                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.221924                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.778076                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        10021098                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       10021098                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       153086                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       462416                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        69005                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        33909                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq          138                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp          138                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       152288                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       152287                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        69517                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        83569                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       208039                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       707333                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           915372                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      8865408                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     29967808                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          38833216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     260981                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             14721600                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       566493                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.020350                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.141194                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            554965     97.97%     97.97% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1             11528      2.03%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        566493                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     528529040                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    295117978                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     86967012                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   28947866031                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           20                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             20                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           20                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            20                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.dcache.prefetcher           17                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        28804                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        30338                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.dcache.prefetcher           17                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        28804                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        30338                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.cpu1.dcache.prefetcher      1796030                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     24991644                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    186275151                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     18959322                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   5075665620                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   5307687767                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.cpu1.dcache.prefetcher      1796030                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     24991644                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    186275151                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     18959322                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   5075665620                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   5307687767                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.dcache.prefetcher           17                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1231                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        28824                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        30358                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.dcache.prefetcher           17                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1231                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        28824                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        30358                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999306                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999341                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999306                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999341                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 105648.823529                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 126220.424242                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 151320.187652                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 220457.232558                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 176213.915428                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 174951.801932                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 105648.823529                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 126220.424242                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 151320.187652                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 220457.232558                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 176213.915428                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 174951.801932                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l3cache.writebacks::total               1                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.cpu1.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        28804                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        30336                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.cpu1.dcache.prefetcher           17                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        28804                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        30336                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1788941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     24909078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    185761824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     18923460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   5063654352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   5295037655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1788941                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     24909078                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    185761824                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     18923460                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   5063654352                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   5295037655                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999306                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999275                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999306                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999275                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 105231.823529                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 125803.424242                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 150903.187652                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 220040.232558                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 175796.915428                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 174546.336201                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 105231.823529                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 125803.424242                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 150903.187652                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 220040.232558                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 175796.915428                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 174546.336201                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  843                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.cpu1.dcache.prefetcher            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.cpu1.dcache.prefetcher            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      1913613                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       138444                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2052057                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 91124.428571                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       138444                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 89219.869565                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      1904856                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       138027                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2042883                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 90707.428571                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       138027                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 92858.318182                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           20                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           20                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           17                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        28803                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        30315                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1796030                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     24991644                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    184361538                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     18959322                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   5075527176                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   5305635710                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher           17                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        28823                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        30335                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999306                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999341                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 105648.823529                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 126220.424242                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 152364.907438                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 220457.232558                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 176215.226747                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 175016.846776                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           17                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28803                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        30314                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1788941                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     24909078                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    183856968                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     18923460                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   5063516325                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   5292994772                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999306                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999308                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 105231.823529                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 125803.424242                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 151947.907438                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 220040.232558                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 175798.226747                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 174605.620241                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         321.574609                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             56296                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           30338                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.855627                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.021892                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.021892                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.194330                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     4.152155                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    25.539863                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.609920                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   290.034557                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000006                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000127                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000779                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000049                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.008851                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.009814                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1022           16                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        29479                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2          967                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3         9630                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        18803                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.899628                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          931074                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         931074                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1267499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     13204578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14472078                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1267499                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     13204578                       # number of overall hits
system.cpu1.icache.overall_hits::total       14472078                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          102                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           301                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          102                       # number of overall misses
system.cpu1.icache.overall_misses::total          301                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     26642964                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     23023404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     49666368                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     26642964                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     23023404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     49666368                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1267697                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     13204680                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14472379                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1267697                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     13204680                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14472379                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 134560.424242                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 225719.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165004.544850                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 134560.424242                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 225719.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165004.544850                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3692                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   167.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     26560398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     19640700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     46201098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     26560398                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     19640700                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     46201098                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 134143.424242                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 228380.232558                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162679.922535                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 134143.424242                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 228380.232558                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162679.922535                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1267499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     13204578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14472078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          301                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     26642964                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     23023404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     49666368                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1267697                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     13204680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14472379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 134560.424242                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 225719.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165004.544850                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     26560398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     19640700                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     46201098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 134143.424242                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 228380.232558                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162679.922535                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            6.001413                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14472363                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         50780.221053                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.021892                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     4.330676                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.648845                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000043                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.008458                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.003220                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        115779317                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       115779317                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        30335                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        26772                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        30335                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        86654                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1943424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        843                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        31201                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.007628                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.087006                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             30963     99.24%     99.24% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               238      0.76%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         31201                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      23481281                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     37975356                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       503772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     21313381                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21817153                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       503772                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     21313381                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21817153                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        89480                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90799                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1318                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        89480                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90799                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    197194713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data  10671663006                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10868857719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    197194713                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data  10671663006                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10868857719                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       505090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     21402861                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21907952                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       505090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     21402861                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21907952                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004181                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004181                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 149616.625948                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 119263.109142                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119702.394509                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 149616.625948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 119263.109142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119702.394509                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          639                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   319.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches              171                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks          177                       # number of writebacks
system.cpu1.dcache.writebacks::total              177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        34072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        34072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34072                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        55408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher          171                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        55408                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56897                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    196645107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   5492977536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5689622643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      2914285                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    196645107                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   5492977536                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5692536928                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002589                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002589                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002589                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002597                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 149199.625948                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 99136.903263                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100300.085375                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 17042.602339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 149199.625948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 99136.903263                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100049.860766                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 56386                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       290591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10666822                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10957413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        89354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90651                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    195105960                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data  10670561709                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10865667669                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       291888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10756176                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11048064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 150428.650732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 119418.959521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119862.634378                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        34072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        55282                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56579                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    194565111                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   5491928781                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5686493892                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005121                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 150011.650732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 99343.887359                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100505.379947                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       213181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10646559                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10859740                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2088753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1101297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3190050                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       213202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10646685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10859888                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 99464.428571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  8740.452381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21554.391892                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2079996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data      1048755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3128751                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 99047.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  8323.452381                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21284.020408                       # average WriteReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher          171                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total          171                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher      2914285                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total      2914285                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 17042.602339                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 17042.602339                       # average HardPFReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           11.018355                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21874051                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56898                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           384.443232                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000507                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.025990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.580710                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     9.411148                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.003087                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.018381                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.021520                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        175320514                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       175320514                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.cpu1.dcache.prefetcher          154                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           87                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        26584                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          26825                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.cpu1.dcache.prefetcher          154                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           87                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        26584                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         26825                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.dcache.prefetcher           17                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        28824                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        30358                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.dcache.prefetcher           17                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        28824                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        30358                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.cpu1.dcache.prefetcher      1911517                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     26230134                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    193975056                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     19497252                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   5256310020                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   5497923979                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.cpu1.dcache.prefetcher      1911517                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     26230134                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    193975056                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     19497252                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   5256310020                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   5497923979                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.dcache.prefetcher          171                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1318                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        55408                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        57183                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.dcache.prefetcher          171                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1318                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        55408                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        57183                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.dcache.prefetcher     0.099415                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.520214                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.530892                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.dcache.prefetcher     0.099415                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.520214                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.530892                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 112442.176471                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 132475.424242                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 157575.187652                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 226712.232558                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 182358.798918                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 181102.970518                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 112442.176471                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 132475.424242                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 157575.187652                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 226712.232558                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 182358.798918                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 181102.970518                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.cpu1.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        28824                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        30356                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.cpu1.dcache.prefetcher           17                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        28824                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        30356                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1904428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     26147568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    193461729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     19461390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   5244290412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   5485265527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1904428                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     26147568                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    193461729                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     19461390                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   5244290412                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   5485265527                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.099415                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.520214                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.530857                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.099415                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.520214                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.530857                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 112025.176471                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132058.424242                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 157158.187652                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 226295.232558                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 181941.798918                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 180697.902458                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 112025.176471                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132058.424242                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 157158.187652                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 226295.232558                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 181941.798918                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 180697.902458                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                26262                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          168                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          177                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          168                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          177                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            5                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          125                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          125                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2044968                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       144699                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      2189667                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          126                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          148                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.007937                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.155405                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 97379.428571                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       144699                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 95202.913043                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2036211                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       144282                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      2180493                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.007937                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.148649                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96962.428571                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       144282                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 99113.318182                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          285                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     26230134                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     19497252                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     45727386                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          285                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 132475.424242                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 226712.232558                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 160446.968421                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          284                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     26147568                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     19461390                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     45608958                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996491                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 132058.424242                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 226295.232558                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 160594.922535                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.cpu1.dcache.prefetcher          154                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           87                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        26459                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        26700                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           17                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        28823                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        30050                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1911517                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    191930088                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   5256165321                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   5450006926                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        55282                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        56750                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.099415                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.932922                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.521381                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.529515                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 112442.176471                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 158619.907438                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 182360.105506                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 181364.623161                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           17                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28823                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        30050                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1904428                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    191425518                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   5244146130                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   5437476076                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.099415                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.932922                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.521381                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.529515                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 112025.176471                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 158202.907438                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 181943.105506                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 180947.623161                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          81.528108                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            113523                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30358                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.739476                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003836                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.021892                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.134216                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.729586                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data    12.034718                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.193932                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    68.409928                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000033                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000178                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002938                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.016702                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.019904                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022            8                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4088                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          969                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2531                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.001953                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1846806                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1846806                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        57035                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          185                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        82701                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          285                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        56750                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       170182                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           170752                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3652800                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3671040                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26500                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        83683                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006441                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.079997                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             83144     99.36%     99.36% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               539      0.64%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         83683                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47542081                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     71178147                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       355284                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  28947868533                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  28947868533                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  28947868533                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1322299576149                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher      5148736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        46592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       401152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        78784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst       528128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data      9370112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1843456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17436416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        46592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst       528128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        593024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu0.dcache.prefetcher      4457728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus0.data       395392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus_10.data      8005504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12858688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher        80449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         6268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst         8252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data       146408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        28804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              272444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.dcache.prefetcher        69652                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus0.data         6178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus_10.data       125086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             200917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher    177862353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher        37585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      1609514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     13857739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       437752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2721582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst     18244107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data    323689186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       190135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     63681925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             602338510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      1609514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       437752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst     18244107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       190135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20485930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.dcache.prefetcher    153991580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus0.data     13658760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         2211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus_10.data    276548997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444201548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher    331853932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher        37585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      1609514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     27516499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       437752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2723793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst     18244107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data    600238183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       190135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     63681925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1046540058                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
