Library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all

entity CSconv is 
	port(
			coverstion : in std_logic;
			clk : in std_logic;
			reset : in std_logic;
			Cs :out std_logic
			);
			
end CSconv;

architecture ADC of CSconv is 
signal stop :std_logic;

begin 

process(clk, reset) is

variable count_n1 : integer range 0 to 32:=0;
variable count_n2 : integer range 0 to 16:=0;


begin

if coverstion = '0' then
	stop <= '0';
else stop <='1';
end if;
if reset ='0' then
	count_n1 := 0 ;
elsif stop = '0' then
	if rising_edge(clk) then
		count_n1 := count_n1 + 1;
		if count_n1 >= 15 then
			Cs <= '0';
			count_n2 := count_n2 + 1;
			if count_n2 = 16 then
				Cs <= '1';
				count_n1 := 0;
				count_n2 := 0;
			end if;
		end if;
	end if;
end if;
end process;
end ADC;