{"Asit K. Mishra": [0, ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Manish Arora": [0, ["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", 12, "isca", 2013]], "Jichuan Chang": [2.3481786115553405e-06, ["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", 12, "isca", 2013]], "Sarah Bird": [0, ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12, "isca", 2013]], "Antonia Zhai": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Xiaochen Guo": [0, ["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", 12, "isca", 2013]], "Ali G. Saidi": [0, ["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", 12, "isca", 2013]], "Shiliang Hu": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Abdoulaye Traore": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Bushra Ahsan": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Yi Ge": [0, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Mahmut T. Kandemir": [0, ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Michael M. Swift": [0, ["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", 12, "isca", 2013]], "Ruirui C. Huang": [0, ["Non-race concurrency bug detection through order-sensitive critical sections", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", 12, "isca", 2013]], "Daniel Lustig": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Sergey Yekhanin": [0, ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12, "isca", 2013]], "Weidong Shi": [0, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "Satish Narayanasamy": [0, ["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", 12, "isca", 2013]], "Rachid Rayess": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Vilas Sridharan": [0, ["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12, "isca", 2013]], "Stijn Eyerman": [0, ["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", 12, "isca", 2013]], "Frederic T. Chong": [2.5101569928974974e-15, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013], ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Hyodong Lee": [0.9109771251678467, ["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", 12, "isca", 2013]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", 12, "isca", 2013]], "Chao-tang Lee": [6.227839494110654e-10, ["Secure I/O device sharing among virtual machines on multiple hosts", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", 12, "isca", 2013]], "Mark A. Horowitz": [0, ["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12, "isca", 2013]], "Di Wang": [0.0006083871703594923, ["Virtualizing power distribution in datacenters", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", 12, "isca", 2013]], "Rolf Kassa": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Yuanfeng Wen": [0, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "David Meisner": [0, ["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", 12, "isca", 2013]], "Krste Asanovic": [0, ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12, "isca", 2013]], "John Demme": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Antonio Gonzalez": [0, ["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", 12, "isca", 2013]], "Kevin T. Lim": [1.5397247807413805e-05, ["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", 12, "isca", 2013]], "Cristiano Pereira": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Dimitris Gizopoulos": [0, ["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", 12, "isca", 2013]], "Jamie Liu": [0, ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12, "isca", 2013]], "Rodolphe Heliot": [0, ["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", 12, "isca", 2013]], "Chita R. Das": [0, ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Steven Swanson": [0, ["QuickSAN: a storage area network for fast, distributed, solid state disks", ["Adrian M. Caulfield", "Steven Swanson"], "https://doi.org/10.1145/2485922.2485962", 11, "isca", 2013]], "Arkaprava Basu": [0, ["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", 12, "isca", 2013]], "Xiangyao Yu": [2.0023940188254596e-13, ["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", 12, "isca", 2013]], "Xavier Vera": [0, ["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", 12, "isca", 2013]], "Christopher W. Fletcher": [0, ["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", 12, "isca", 2013]], "Srinivas Devadas": [0, ["The locality-aware adaptive cache coherence protocol", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", 12, "isca", 2013], ["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", 12, "isca", 2013]], "Yao Shen": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Alberto Ros": [0, ["A new perspective for efficient virtual-cache coherence", ["Stefanos Kaxiras", "Alberto Ros"], "https://doi.org/10.1145/2485922.2485968", 12, "isca", 2013]], "Meng-Ju Wu": [0.01896867575123906, ["Studying multicore processor scaling via reuse distance analysis", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", 12, "isca", 2013]], "Adwait Jog": [0, ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Christine A. Shoemaker": [0, ["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", 11, "isca", 2013]], "Shrikanth Ganapathy": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Michael Frissora": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Aniruddha S. Vaidya": [0, ["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12, "isca", 2013]], "Mani Azimi": [0, ["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12, "isca", 2013]], "Nam Sung Kim": [0.9872660338878632, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Rehan Hameed": [0, ["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12, "isca", 2013]], "Tor M. Aamodt": [0, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Mark S. Manasse": [0, ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12, "isca", 2013]], "Miquel Moreto": [0, ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12, "isca", 2013]], "Engin Ipek": [0, ["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", 12, "isca", 2013]], "Zheng Li": [0, ["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", 12, "isca", 2013]], "Jeffrey Stuecheli": [0, ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12, "isca", 2013]], "Michael Adler": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "James E. Hanson": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Stefanos Kaxiras": [0, ["A new perspective for efficient virtual-cache coherence", ["Stefanos Kaxiras", "Alberto Ros"], "https://doi.org/10.1145/2485922.2485968", 12, "isca", 2013]], "Janani Mukundan": [0, ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12, "isca", 2013]], "Mike OConnor": [0, ["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12, "isca", 2013]], "David A. Patterson": [0, ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12, "isca", 2013]], "Vladimir Pavlov": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Xiaotao Chang": [1.0663904248574621e-13, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Aamer Jaleel": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Mohit Gambhir": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Kristof Du Bois": [0, ["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", 12, "isca", 2013]], "Naifeng Jing": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Ling Ren": [0, ["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", 12, "isca", 2013]], "Minshu Zhao": [0, ["Studying multicore processor scaling via reuse distance analysis", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", 12, "isca", 2013]], "Yale N. Patt": [0, ["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", 12, "isca", 2013]], "Jayneel Gandhi": [0, ["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", 12, "isca", 2013]], "Hailong Yang": [0.00013326351836440153, ["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", 12, "isca", 2013]], "Ronald G. Dreslinski": [0, ["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", 12, "isca", 2013]], "Brad Frey": [0, ["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12, "isca", 2013]], "Srilatha Manne": [0, ["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", 12, "isca", 2013]], "Kenneth A. Ross": [0, ["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", 12, "isca", 2013]], "Snehasish Kumar": [0, ["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", 12, "isca", 2013]], "Joel S. Emer": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Kenneth R. Brown": [0, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013]], "Stephen Maresh": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Jaewon Lee": [0.8390696942806244, ["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", 12, "isca", 2013]], "Abdullah Muzahid": [0, ["WeeFence: toward making fences free in TSO", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", 12, "isca", 2013]], "Sungkap Yeo": [0.9746243357658386, ["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", 12, "isca", 2013]], "Nak Hee Seong": [0, ["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", 12, "isca", 2013]], "Donald Yeung": [0, ["Studying multicore processor scaling via reuse distance analysis", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", 12, "isca", 2013]], "Martha A. Kim": [3.4225263411107737e-13, ["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", 12, "isca", 2013]], "Vijay Janapa Reddi": [0, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "William Lloyd Bircher": [0, ["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", 12, "isca", 2013]], "Hung Q. Le": [0, ["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12, "isca", 2013]], "Christopher Batten": [0, ["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", 12, "isca", 2013]], "Matthew Maycock": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Robert Kantner": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Adrian M. Caulfield": [0, ["QuickSAN: a storage area network for fast, distributed, solid state disks", ["Adrian M. Caulfield", "Steven Swanson"], "https://doi.org/10.1145/2485922.2485962", 11, "isca", 2013]], "Adrian Tang": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Hubertus Franke": [0, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Jason Oberg": [0, ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Kenneth Bier": [0, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013]], "Fei Chen": [0, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Mark D. Hill": [0, ["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", 12, "isca", 2013]], "Parthasarathy Ranganathan": [0, ["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", 12, "isca", 2013]], "Jaewoong Sim": [0.9996712952852249, ["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12, "isca", 2013]], "Tao Liu": [0, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Henry Cook": [0, ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12, "isca", 2013]], "Sandhya Dwarkadas": [0, ["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", 12, "isca", 2013]], "Radu Teodorescu": [0, ["Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2485922.2485948", 11, "isca", 2013]], "Dong Hyuk Woo": [0.9880758374929428, ["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12, "isca", 2013]], "Paula Petrica": [0, ["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", 11, "isca", 2013]], "Anand Sivasubramaniam": [0, ["Virtualizing power distribution in datacenters", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", 12, "isca", 2013]], "Young Hoon Son": [0.9983035922050476, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Jennifer B. Sartor": [0, ["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", 12, "isca", 2013]], "Anys Bacha": [0, ["Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2485922.2485948", 11, "isca", 2013]], "Derek Williams": [0, ["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12, "isca", 2013]], "Christos Kozyrakis": [0, ["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12, "isca", 2013], ["ZSim: fast and accurate microarchitectural simulation of thousand-core systems", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2485922.2485963", 12, "isca", 2013]], "Jared Schmitz": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Gabriel H. Loh": [0, ["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12, "isca", 2013]], "Erik Halberg": [0, ["Non-race concurrency bug detection through order-sensitive critical sections", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", 12, "isca", 2013]], "David H. Albonesi": [0, ["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", 11, "isca", 2013]], "Ravishankar R. Iyer": [0, ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Eric S. Chung": [4.787108991877176e-05, ["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", 12, "isca", 2013]], "Prashant J. Nair": [0, ["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", 12, "isca", 2013]], "Xiaoyao Liang": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Simha Sethumadhavan": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Timothy Sherwood": [0, ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Bruce R. Childers": [0, ["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", 12, "isca", 2013]], "Yuelu Duan": [0, ["WeeFence: toward making fences free in TSO", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", 12, "isca", 2013]], "Djordje Jevdjic": [0, ["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", 12, "isca", 2013]], "Chris Wilkerson": [0, ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12, "isca", 2013]], "James Norris": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Raymond J. Barker": [0, ["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", 12, "isca", 2013]], "Stavros Volos": [0, ["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", 12, "isca", 2013]], "Chuangang Ren": [0, ["Virtualizing power distribution in datacenters", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", 12, "isca", 2013]], "Lisa Wu": [0.00522973551414907, ["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", 12, "isca", 2013]], "Suzanne McIntosh": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Jingwen Leng": [0, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Wajahat Qadeer": [0, ["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12, "isca", 2013]], "Jung Ho Ahn": [0.9047387540340424, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Saugata Ghose": [0, ["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", 12, "isca", 2013]], "Anahita Shayesteh": [0, ["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12, "isca", 2013]], "Gilles Pokam": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Justin Emile Gottschlich": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Angshuman Parashar": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Samuel T. King": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Jimi Xenidis": [0, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Olivier Temam": [0, ["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", 12, "isca", 2013]], "Rami G. Melhem": [0, ["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", 12, "isca", 2013]], "Allen Ng": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Derek Lockhart": [0, ["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", 12, "isca", 2013]], "Dae-Hyun Kim": [0.9972383975982666, ["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", 12, "isca", 2013]], "Adam Waksman": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Blake A. Hechtman": [0, ["Exploring memory consistency for massively-threaded throughput-oriented processors", ["Blake A. Hechtman", "Daniel J. Sorin"], "https://doi.org/10.1145/2485922.2485940", 12, "isca", 2013]], "Daniel Mosse": [0, ["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", 12, "isca", 2013]], "Preethi Venkatesan": [0, ["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12, "isca", 2013]], "Ziyi Liu": [0, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "John D. Davis": [0, ["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", 12, "isca", 2013], ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12, "isca", 2013]], "Zhiqiang Lin": [0, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "Ahmed ElTantawy": [0, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Yu Du": [0, ["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", 12, "isca", 2013]], "Reetuparna Das": [0, ["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", 12, "isca", 2013]], "Ramon Canal": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Richard A. Muscat": [0, ["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", 12, "isca", 2013]], "Ravi Patel": [0, ["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", 12, "isca", 2013]], "Yao Lu": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Seongil O": [0, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Yuhwan Ro": [0.9621650278568268, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Tim Kranich": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Ying Gao": [0, ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Ted Huffmire": [0, ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Arrvindh Shriraman": [0, ["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", 12, "isca", 2013]], "Cheng-Chun Tu": [0, ["Secure I/O device sharing among virtual machines on multiple hosts", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", 12, "isca", 2013]], "Junyuan Zeng": [0, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "Rodolfo Azevedo": [0, ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12, "isca", 2013]], "Moinuddin K. Qureshi": [0, ["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", 12, "isca", 2013]], "Antoine Joubert": [0, ["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", 12, "isca", 2013]], "Randy L. Allmon": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Tayler H. Hetherington": [0, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Hillery C. Hunter": [0, ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12, "isca", 2013]], "Shreesha Srinath": [0, ["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", 12, "isca", 2013]], "Klaus Danne": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Eby G. Friedman": [0, ["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", 12, "isca", 2013]], "Sudhakar Yalamanchili": [0, ["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", 12, "isca", 2013]], "Rajarshi Das": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "G. Edward Suh": [4.7297046487648764e-11, ["Non-race concurrency bug detection through order-sensitive critical sections", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", 12, "isca", 2013]], "Scott Piper": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Jae W. Lee": [1, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]], "Karin Strauss": [0, ["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", 12, "isca", 2013], ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12, "isca", 2013]], "Ben Jaiyen": [0, ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12, "isca", 2013]], "Jong-Hyuk Lee": [0.992658257484436, ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12, "isca", 2013]], "Salvatore J. Stolfo": [0, ["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12, "isca", 2013]], "Onur Mutlu": [0, ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12, "isca", 2013], ["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", 12, "isca", 2013], ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Lieven Eeckhout": [0, ["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", 12, "isca", 2013]], "Ofer Shacham": [0, ["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12, "isca", 2013]], "Maged M. Michael": [0, ["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12, "isca", 2013]], "Parikshit Gopalan": [0, ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12, "isca", 2013]], "Thomas Brey": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Daniel J. Sorin": [0, ["Exploring memory consistency for massively-threaded throughput-oriented processors", ["Blake A. Hechtman", "Daniel J. Sorin"], "https://doi.org/10.1145/2485922.2485940", 12, "isca", 2013]], "Yoongu Kim": [0.9984750747680664, ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12, "isca", 2013]], "Lingjia Tang": [0, ["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", 12, "isca", 2013], ["Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers", ["Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485975", 12, "isca", 2013]], "Jose F. Martinez": [0, ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12, "isca", 2013], ["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", 12, "isca", 2013]], "Zhaoxia Deng": [0, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013]], "Harold W. Cain": [0, ["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12, "isca", 2013]], "Diana Franklin": [0, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013]], "Jose A. Joao": [0, ["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", 12, "isca", 2013]], "Hassan M. G. Wassel": [0, ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Xin Tong": [0, ["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", 12, "isca", 2013]], "M. Aater Suleman": [0, ["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", 12, "isca", 2013]], "Miao Zhou": [0, ["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", 12, "isca", 2013]], "Thomas F. Wenisch": [0, ["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", 12, "isca", 2013]], "Neal Clayton Crago": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Khanh Dao": [0, ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12, "isca", 2013]], "Andreas Moshovos": [0, ["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", 12, "isca", 2013]], "Sudhir Satpathy": [0, ["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", 12, "isca", 2013]], "Kyu-hyoun Kim": [1.0, ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12, "isca", 2013]], "Michael Pellauer": [0, ["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12, "isca", 2013]], "Jeffrey O. Kephart": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Onur Kayiran": [0, ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12, "isca", 2013]], "Ji Kim": [0.005666777724400163, ["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", 12, "isca", 2013]], "Yu Zhang": [0, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Nikos Foutris": [0, ["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", 12, "isca", 2013]], "Hongzhou Zhao": [0, ["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", 12, "isca", 2013]], "Zhigang Mao": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Yu Tomita": [0, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013]], "Daniel Sanchez": [0, ["ZSim: fast and accurate microarchitectural simulation of thousand-core systems", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2485922.2485963", 12, "isca", 2013]], "Robert R. Wolford": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Luis Ceze": [0, ["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", 12, "isca", 2013]], "Josep Torrellas": [0, ["WeeFence: toward making fences free in TSO", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", 12, "isca", 2013], ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Georg Seelig": [0, ["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", 12, "isca", 2013]], "Syed Zohaib Gilani": [0, ["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12, "isca", 2013]], "Daniel Kudrow": [0, ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11, "isca", 2013]], "Tzi-cker Chiueh": [0, ["Secure I/O device sharing among virtual machines on multiple hosts", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", 12, "isca", 2013]], "Adam M. Izraelevitz": [0, ["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", 11, "isca", 2013]], "Bilel Belhadj": [0, ["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", 12, "isca", 2013]], "Islam Atta": [0, ["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", 12, "isca", 2013]], "Christopher Torng": [0, ["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", 12, "isca", 2013]], "George Kurian": [0, ["The locality-aware adaptive cache coherence protocol", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", 12, "isca", 2013]], "Nathan Dautenhahn": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Minyi Guo": [0, ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12, "isca", 2013]], "Nima Honarmand": [0, ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12, "isca", 2013]], "Indrani Paul": [0, ["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", 12, "isca", 2013]], "Pinar Tozun": [0, ["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", 12, "isca", 2013]], "Marten van Dijk": [0, ["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", 12, "isca", 2013]], "Babak Falsafi": [0, ["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", 12, "isca", 2013]], "Roy Saharoy": [0, ["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12, "isca", 2013]], "Canturk Isci": [0, ["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12, "isca", 2013]], "Cathy May": [0, ["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12, "isca", 2013]], "Alex D. Breslow": [0, ["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", 12, "isca", 2013]], "Mattan Erez": [0, ["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", 12, "isca", 2013]], "Ryan Kastner": [0, ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12, "isca", 2013]], "Qing Guo": [0, ["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", 12, "isca", 2013]], "Minsoo Rhu": [1, ["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", 12, "isca", 2013]], "Kun Wang": [0.008101410465314984, ["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10, "isca", 2013]], "Jason Mars": [0, ["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", 12, "isca", 2013], ["Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers", ["Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485975", 12, "isca", 2013]], "Anastasia Ailamaki": [0, ["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", 12, "isca", 2013]], "Omer Khan": [0, ["The locality-aware adaptive cache coherence protocol", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", 12, "isca", 2013]]}