Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus --output-directory=C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system --report-file=bsf:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system.qsys
Progress: Loading quartus/system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram_controller
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding pio_leds [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_leds
Progress: Adding pio_buttons [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_buttons
Progress: Adding pio_switches [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_switches
Progress: Adding pll [altpll 14.0]
Progress: Parameterizing module pll
Progress: Adding Camera_Interface_0 [Camera_Interface 1.0]
Progress: Parameterizing module Camera_Interface_0
Progress: Adding LT24_CTRL_0 [LT24_CTRL 1.0]
Progress: Parameterizing module LT24_CTRL_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.nios2: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.read_data_master_dbg must be exported, or connected to a matching conduit.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.read_master_dbg must be exported, or connected to a matching conduit.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.address_master_dbg must be exported, or connected to a matching conduit.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.wait_request_dbg must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus --output-directory=C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\system.html --report-file=sopcinfo:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system.sopcinfo --report-file=cmp:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\system.cmp --report-file=qip:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\synthesis\system.qip --report-file=svd:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\synthesis\system.svd --report-file=regmap:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\synthesis\system.regmap --report-file=xml:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\system.xml --report-file=debuginfo:C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system\synthesis\system.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\Users\andy\embedded_systems\TRDB_D5M_camera_interface\quartus\system.qsys --language=VERILOG
Progress: Loading quartus/system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram_controller
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding pio_leds [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_leds
Progress: Adding pio_buttons [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_buttons
Progress: Adding pio_switches [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_switches
Progress: Adding pll [altpll 14.0]
Progress: Parameterizing module pll
Progress: Adding Camera_Interface_0 [Camera_Interface 1.0]
Progress: Parameterizing module Camera_Interface_0
Progress: Adding LT24_CTRL_0 [LT24_CTRL 1.0]
Progress: Parameterizing module LT24_CTRL_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.nios2: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.read_data_master_dbg must be exported, or connected to a matching conduit.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.read_master_dbg must be exported, or connected to a matching conduit.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.address_master_dbg must be exported, or connected to a matching conduit.
Warning: system.LT24_CTRL_0: LT24_CTRL_0.wait_request_dbg must be exported, or connected to a matching conduit.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_003.sink0
Info: nios2: Starting RTL generation for module 'system_nios2'
Info: nios2:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2 --dir=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0001_nios2_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0001_nios2_gen//system_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2014.12.13 19:21:58 (*) Starting Nios II generation
Info: nios2: # 2014.12.13 19:21:58 (*)   Checking for plaintext license.
Info: nios2: # 2014.12.13 19:22:00 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2: # 2014.12.13 19:22:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2014.12.13 19:22:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2014.12.13 19:22:00 (*)   Plaintext license not found.
Info: nios2: # 2014.12.13 19:22:00 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2014.12.13 19:22:02 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2: # 2014.12.13 19:22:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2014.12.13 19:22:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2014.12.13 19:22:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2: # 2014.12.13 19:22:02 (*)   Elaborating CPU configuration settings
Info: nios2: # 2014.12.13 19:22:02 (*)   Creating all objects for CPU
Info: nios2: # 2014.12.13 19:22:02 (*)     Testbench
Info: nios2: # 2014.12.13 19:22:02 (*)     Instruction decoding
Info: nios2: # 2014.12.13 19:22:02 (*)       Instruction fields
Info: nios2: # 2014.12.13 19:22:03 (*)       Instruction decodes
Info: nios2: # 2014.12.13 19:22:03 (*)       Signals for RTL simulation waveforms
Info: nios2: # 2014.12.13 19:22:04 (*)       Instruction controls
Info: nios2: # 2014.12.13 19:22:04 (*)     Pipeline frontend
Info: nios2: # 2014.12.13 19:22:04 (*)     Pipeline backend
Info: nios2: # 2014.12.13 19:22:07 (*)   Generating RTL from CPU objects
Info: nios2: # 2014.12.13 19:22:11 (*)   Creating encrypted RTL
Info: nios2: # 2014.12.13 19:22:12 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'system_nios2'
Info: nios2: "system" instantiated altera_nios2_qsys "nios2"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0002_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sdram_controller: Starting RTL generation for module 'system_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0003_sdram_controller_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0003_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'system_sdram_controller'
Info: sdram_controller: "system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: pio_leds: Starting RTL generation for module 'system_pio_leds'
Info: pio_leds:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_leds --dir=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0005_pio_leds_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0005_pio_leds_gen//system_pio_leds_component_configuration.pl  --do_build_sim=0  ]
Info: pio_leds: Done RTL generation for module 'system_pio_leds'
Info: pio_leds: "system" instantiated altera_avalon_pio "pio_leds"
Info: pio_buttons: Starting RTL generation for module 'system_pio_buttons'
Info: pio_buttons:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_buttons --dir=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0006_pio_buttons_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0006_pio_buttons_gen//system_pio_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: pio_buttons: Done RTL generation for module 'system_pio_buttons'
Info: pio_buttons: "system" instantiated altera_avalon_pio "pio_buttons"
Info: pio_switches: Starting RTL generation for module 'system_pio_switches'
Info: pio_switches:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_switches --dir=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0007_pio_switches_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/andy/AppData/Local/Temp/alt6417_6810699594518001259.dir/0007_pio_switches_gen//system_pio_switches_component_configuration.pl  --do_build_sim=0  ]
Info: pio_switches: Done RTL generation for module 'system_pio_switches'
Info: pio_switches: "system" instantiated altera_avalon_pio "pio_switches"
Info: pll: "system" instantiated altpll "pll"
Info: Camera_Interface_0: "system" instantiated Camera_Interface "Camera_Interface_0"
Info: LT24_CTRL_0: "system" instantiated LT24_CTRL "LT24_CTRL_0"
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: nios2_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_instruction_master_agent"
Info: nios2_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_agent"
Info: nios2_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_instruction_master_limiter"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/andy/embedded_systems/TRDB_D5M_camera_interface/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: system: Done "system" with 40 modules, 74 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
