	component S5_DDR3_QSYS is
		port (
			clk_clk                                   : in    std_logic                     := 'X';             -- clk
			reset_reset_n                             : in    std_logic                     := 'X';             -- reset_n
			memory_mem_a                              : out   std_logic_vector(13 downto 0);                    -- mem_a
			memory_mem_ba                             : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                             : out   std_logic_vector(0 downto 0);                     -- mem_ck
			memory_mem_ck_n                           : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			memory_mem_cke                            : out   std_logic_vector(0 downto 0);                     -- mem_cke
			memory_mem_cs_n                           : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			memory_mem_dm                             : out   std_logic_vector(7 downto 0);                     -- mem_dm
			memory_mem_ras_n                          : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			memory_mem_cas_n                          : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			memory_mem_we_n                           : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			memory_mem_reset_n                        : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                             : inout std_logic_vector(63 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                            : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                          : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                            : out   std_logic_vector(0 downto 0);                     -- mem_odt
			oct_rzqin                                 : in    std_logic                     := 'X';             -- rzqin
			mem_if_ddr3_emif_status_local_init_done   : out   std_logic;                                        -- local_init_done
			mem_if_ddr3_emif_status_local_cal_success : out   std_logic;                                        -- local_cal_success
			mem_if_ddr3_emif_status_local_cal_fail    : out   std_logic;                                        -- local_cal_fail
			button_external_connection_export         : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ddr3_status_external_connection_export    : in    std_logic_vector(2 downto 0)  := (others => 'X')  -- export
		);
	end component S5_DDR3_QSYS;

