Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 11 19:42:25 2025
| Host         : archLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0                 9010        0.047        0.000                      0                 9010        3.000        0.000                       0                  3415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          3.447        0.000                      0                   41        0.252        0.000                      0                   41        3.000        0.000                       0                    24  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.200        0.000                      0                 5587        0.047        0.000                      0                 5587        9.500        0.000                       0                  3389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
internalClk   sys_clk_pin         3.732        0.000                      0                    1        1.380        0.000                      0                    1  
sys_clk_pin   internalClk         3.189        0.000                      0                  158        0.320        0.000                      0                  158  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        internalClk              0.926        0.000                      0                 3350        0.097        0.000                      0                 3350  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 0.642ns (10.447%)  route 5.503ns (89.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553     5.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          4.928    10.520    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y118        LUT3 (Prop_lut3_I2_O)        0.124    10.644 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.576    11.219    CPU_Core_inst_n_1044
    SLICE_X29Y117        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.603    14.944    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X29Y117        FDSE (Setup_fdse_C_S)       -0.429    14.667    reset_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programmingModePrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.518ns (9.607%)  route 4.874ns (90.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553     5.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          4.874    10.466    programmingModeReg_reg_n_0
    SLICE_X29Y118        FDRE                                         r  programmingModePrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.601    14.942    externalClk_IBUF_BUFG
    SLICE_X29Y118        FDRE                                         r  programmingModePrev_reg/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)       -0.067    15.027    programmingModePrev_reg
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.704ns (19.699%)  route 2.870ns (80.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     8.649    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436    14.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[10]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y92         FDRE (Setup_fdre_C_R)       -0.429    14.585    debounceCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.704ns (19.699%)  route 2.870ns (80.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     8.649    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436    14.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y92         FDRE (Setup_fdre_C_R)       -0.429    14.585    debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.704ns (19.699%)  route 2.870ns (80.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     8.649    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436    14.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y92         FDRE (Setup_fdre_C_R)       -0.429    14.585    debounceCount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.704ns (19.699%)  route 2.870ns (80.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     8.649    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436    14.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[9]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y92         FDRE (Setup_fdre_C_R)       -0.429    14.585    debounceCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.704ns (21.420%)  route 2.583ns (78.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     8.361    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435    14.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[0]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y90         FDRE (Setup_fdre_C_R)       -0.429    14.584    debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.704ns (21.420%)  route 2.583ns (78.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     8.361    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435    14.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[1]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y90         FDRE (Setup_fdre_C_R)       -0.429    14.584    debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.704ns (21.420%)  route 2.583ns (78.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     8.361    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435    14.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y90         FDRE (Setup_fdre_C_R)       -0.429    14.584    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.704ns (21.420%)  route 2.583ns (78.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.554     5.075    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           1.059     6.590    debounceCount_reg[17]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  programmingModeReg_i_4/O
                         net (fo=2, routed)           0.760     7.474    programmingModeReg_i_4_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     8.361    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435    14.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y90         FDRE (Setup_fdre_C_R)       -0.429    14.584    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  debounceCount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    debounceCount_reg_n_0_[3]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  debounceCount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.800    debounceCount_reg[0]_i_2_n_4
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.105     1.548    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  debounceCount_reg[4]/Q
                         net (fo=1, routed)           0.105     1.689    debounceCount_reg_n_0_[4]
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  debounceCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    debounceCount_reg[4]_i_1_n_7
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.105     1.548    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.109     1.694    debounceCount_reg_n_0_[2]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  debounceCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.805    debounceCount_reg[0]_i_2_n_5
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.105     1.548    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounceCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  debounceCount_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    debounceCount_reg[11]
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  debounceCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    debounceCount_reg[8]_i_1_n_4
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.105     1.548    debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounceCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.444    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debounceCount_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    debounceCount_reg[15]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  debounceCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    debounceCount_reg[12]_i_1_n_4
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.105     1.549    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.120     1.705    debounceCount_reg[7]
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  debounceCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    debounceCount_reg[4]_i_1_n_4
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.105     1.548    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           0.114     1.698    debounceCount_reg[8]
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  debounceCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    debounceCount_reg[8]_i_1_n_7
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.105     1.548    debounceCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.444    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debounceCount_reg[16]/Q
                         net (fo=2, routed)           0.116     1.702    debounceCount_reg[16]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  debounceCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    debounceCount_reg[16]_i_1_n_7
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.105     1.549    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.444    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.120     1.706    debounceCount_reg[18]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    debounceCount_reg[16]_i_1_n_5
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.105     1.549    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 debounceCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.444    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  debounceCount_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    debounceCount_reg[12]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  debounceCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    debounceCount_reg[12]_i_1_n_7
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[12]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.105     1.549    debounceCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y90     debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y92     debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y92     debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y93     debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y93     debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y93     debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y93     debounceCount_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y94     debounceCount_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y90     debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y90     debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y93     debounceCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y93     debounceCount_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y90     debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y90     debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y92     debounceCount_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y93     debounceCount_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y93     debounceCount_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.633ns  (logic 5.055ns (25.747%)  route 14.578ns (74.253%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT4=5 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.622    21.665    CPU_Core_inst/CU/D[225]
    SLICE_X19Y138        LUT2 (Prop_lut2_I1_O)        0.124    21.789 r  CPU_Core_inst/CU/resultReg[18]_i_24/O
                         net (fo=1, routed)           0.000    21.789    CPU_Core_inst/CU/resultReg[18]_i_24_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.339 r  CPU_Core_inst/CU/resultReg_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_Core_inst/CU/resultReg_reg[18]_i_7_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.453 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.453    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_0
    SLICE_X19Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.567 r  CPU_Core_inst/CU/resultReg_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.567    CPU_Core_inst/CU/resultReg_reg[25]_i_9_n_0
    SLICE_X19Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.901 f  CPU_Core_inst/CU/resultReg_reg[30]_i_16/O[1]
                         net (fo=1, routed)           0.833    23.734    CPU_Core_inst/CU/resultReg_reg[30]_i_16_n_6
    SLICE_X16Y141        LUT5 (Prop_lut5_I0_O)        0.329    24.063 f  CPU_Core_inst/CU/resultReg[29]_i_13/O
                         net (fo=1, routed)           0.498    24.561    CPU_Core_inst/CU/resultReg[29]_i_13_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.326    24.887 f  CPU_Core_inst/CU/resultReg[29]_i_6/O
                         net (fo=1, routed)           0.407    25.294    CPU_Core_inst/CU/resultReg[29]_i_6_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    25.418 f  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           1.192    26.610    CPU_Core_inst/CU/D[205]
    SLICE_X15Y133        LUT6 (Prop_lut6_I4_O)        0.124    26.734 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.445    27.179    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I0_O)        0.124    27.303 r  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.545    27.848    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I3_O)        0.124    27.972 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.336    28.308    CPU_Core_inst/ALU_inst/D[44]
    SLICE_X13Y127        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.601    28.155    CPU_Core_inst/ALU_inst/CLK
    SLICE_X13Y127        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.475    28.630    
                         clock uncertainty           -0.082    28.548    
    SLICE_X13Y127        FDCE (Setup_fdce_C_D)       -0.040    28.508    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.508    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.297ns  (logic 5.055ns (26.196%)  route 14.242ns (73.804%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT4=5 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.622    21.665    CPU_Core_inst/CU/D[225]
    SLICE_X19Y138        LUT2 (Prop_lut2_I1_O)        0.124    21.789 r  CPU_Core_inst/CU/resultReg[18]_i_24/O
                         net (fo=1, routed)           0.000    21.789    CPU_Core_inst/CU/resultReg[18]_i_24_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.339 r  CPU_Core_inst/CU/resultReg_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_Core_inst/CU/resultReg_reg[18]_i_7_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.453 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.453    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_0
    SLICE_X19Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.567 r  CPU_Core_inst/CU/resultReg_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.567    CPU_Core_inst/CU/resultReg_reg[25]_i_9_n_0
    SLICE_X19Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.901 f  CPU_Core_inst/CU/resultReg_reg[30]_i_16/O[1]
                         net (fo=1, routed)           0.833    23.734    CPU_Core_inst/CU/resultReg_reg[30]_i_16_n_6
    SLICE_X16Y141        LUT5 (Prop_lut5_I0_O)        0.329    24.063 f  CPU_Core_inst/CU/resultReg[29]_i_13/O
                         net (fo=1, routed)           0.498    24.561    CPU_Core_inst/CU/resultReg[29]_i_13_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.326    24.887 f  CPU_Core_inst/CU/resultReg[29]_i_6/O
                         net (fo=1, routed)           0.407    25.294    CPU_Core_inst/CU/resultReg[29]_i_6_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    25.418 f  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           1.192    26.610    CPU_Core_inst/CU/D[205]
    SLICE_X15Y133        LUT6 (Prop_lut6_I4_O)        0.124    26.734 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.445    27.179    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I0_O)        0.124    27.303 r  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.545    27.848    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I3_O)        0.124    27.972 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    27.972    memoryMapping_inst/D[818]
    SLICE_X15Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.601    28.155    memoryMapping_inst/CLK
    SLICE_X15Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C
                         clock pessimism              0.475    28.630    
                         clock uncertainty           -0.082    28.548    
    SLICE_X15Y127        FDCE (Setup_fdce_C_D)        0.029    28.577    memoryMapping_inst/debugSignalsReg_reg[855]
  -------------------------------------------------------------------
                         required time                         28.577    
                         arrival time                         -27.972    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.368ns (28.619%)  route 13.389ns (71.381%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 28.152 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.600    17.389    CPU_Core_inst/CU/D[98]
    SLICE_X11Y137        LUT3 (Prop_lut3_I0_O)        0.152    17.541 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_39/O
                         net (fo=1, routed)           0.580    18.121    CPU_Core_inst/CU/debugSignalsReg[821]_i_39_n_0
    SLICE_X12Y137        LUT6 (Prop_lut6_I4_O)        0.326    18.447 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_18/O
                         net (fo=4, routed)           0.749    19.196    CPU_Core_inst/CU/debugSignalsReg[821]_i_18_n_0
    SLICE_X24Y137        LUT6 (Prop_lut6_I1_O)        0.124    19.320 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_4/O
                         net (fo=1, routed)           0.430    19.751    CPU_Core_inst/CU/debugSignalsReg[820]_i_4_n_0
    SLICE_X24Y137        LUT6 (Prop_lut6_I1_O)        0.124    19.875 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=18, routed)          0.763    20.637    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X20Y132        LUT1 (Prop_lut1_I0_O)        0.124    20.761 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.665    21.427    CPU_Core_inst/CU/D[208]
    SLICE_X15Y134        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.007 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    22.007    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    22.121    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    22.235    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.349    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X15Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.463    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.577    CPU_Core_inst/CU/flagsReg_reg[0]_i_117_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.691    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.930 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.821    23.751    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X14Y139        LUT4 (Prop_lut4_I0_O)        0.302    24.053 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    24.053    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.429 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.429    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.683 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.800    25.483    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X24Y140        LUT5 (Prop_lut5_I2_O)        0.367    25.850 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.412    26.262    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X25Y139        LUT4 (Prop_lut4_I1_O)        0.124    26.386 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           1.046    27.432    CPU_Core_inst/ALU_inst/D[42]
    SLICE_X22Y123        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.598    28.152    CPU_Core_inst/ALU_inst/CLK
    SLICE_X22Y123        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.475    28.627    
                         clock uncertainty           -0.082    28.545    
    SLICE_X22Y123        FDCE (Setup_fdce_C_D)       -0.067    28.478    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         28.478    
                         arrival time                         -27.432    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[852]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.466ns  (logic 5.368ns (29.070%)  route 13.098ns (70.930%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.600    17.389    CPU_Core_inst/CU/D[98]
    SLICE_X11Y137        LUT3 (Prop_lut3_I0_O)        0.152    17.541 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_39/O
                         net (fo=1, routed)           0.580    18.121    CPU_Core_inst/CU/debugSignalsReg[821]_i_39_n_0
    SLICE_X12Y137        LUT6 (Prop_lut6_I4_O)        0.326    18.447 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_18/O
                         net (fo=4, routed)           0.749    19.196    CPU_Core_inst/CU/debugSignalsReg[821]_i_18_n_0
    SLICE_X24Y137        LUT6 (Prop_lut6_I1_O)        0.124    19.320 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_4/O
                         net (fo=1, routed)           0.430    19.751    CPU_Core_inst/CU/debugSignalsReg[820]_i_4_n_0
    SLICE_X24Y137        LUT6 (Prop_lut6_I1_O)        0.124    19.875 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=18, routed)          0.763    20.637    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X20Y132        LUT1 (Prop_lut1_I0_O)        0.124    20.761 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.665    21.427    CPU_Core_inst/CU/D[208]
    SLICE_X15Y134        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.007 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    22.007    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    22.121    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    22.235    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.349    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X15Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.463    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.577    CPU_Core_inst/CU/flagsReg_reg[0]_i_117_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.691    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.930 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.821    23.751    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X14Y139        LUT4 (Prop_lut4_I0_O)        0.302    24.053 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    24.053    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.429 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.429    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.683 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.800    25.483    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X24Y140        LUT5 (Prop_lut5_I2_O)        0.367    25.850 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.412    26.262    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X25Y139        LUT4 (Prop_lut4_I1_O)        0.124    26.386 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.755    27.141    memoryMapping_inst/D[816]
    SLICE_X22Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.601    28.155    memoryMapping_inst/CLK
    SLICE_X22Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/C
                         clock pessimism              0.475    28.630    
                         clock uncertainty           -0.082    28.548    
    SLICE_X22Y128        FDCE (Setup_fdce_C_D)       -0.058    28.490    memoryMapping_inst/debugSignalsReg_reg[852]
  -------------------------------------------------------------------
                         required time                         28.490    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 4.683ns (26.440%)  route 13.029ns (73.560%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT4=5 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.622    21.665    CPU_Core_inst/CU/D[225]
    SLICE_X19Y138        LUT2 (Prop_lut2_I1_O)        0.124    21.789 r  CPU_Core_inst/CU/resultReg[18]_i_24/O
                         net (fo=1, routed)           0.000    21.789    CPU_Core_inst/CU/resultReg[18]_i_24_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.339 r  CPU_Core_inst/CU/resultReg_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_Core_inst/CU/resultReg_reg[18]_i_7_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.453 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.453    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_0
    SLICE_X19Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.567 r  CPU_Core_inst/CU/resultReg_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.567    CPU_Core_inst/CU/resultReg_reg[25]_i_9_n_0
    SLICE_X19Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.901 r  CPU_Core_inst/CU/resultReg_reg[30]_i_16/O[1]
                         net (fo=1, routed)           0.833    23.734    CPU_Core_inst/CU/resultReg_reg[30]_i_16_n_6
    SLICE_X16Y141        LUT5 (Prop_lut5_I0_O)        0.329    24.063 r  CPU_Core_inst/CU/resultReg[29]_i_13/O
                         net (fo=1, routed)           0.498    24.561    CPU_Core_inst/CU/resultReg[29]_i_13_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.326    24.887 r  CPU_Core_inst/CU/resultReg[29]_i_6/O
                         net (fo=1, routed)           0.407    25.294    CPU_Core_inst/CU/resultReg[29]_i_6_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    25.418 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.969    26.387    CPU_Core_inst/ALU_inst/D[39]
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.475    28.637    
                         clock uncertainty           -0.082    28.555    
    SLICE_X16Y134        FDCE (Setup_fdce_C_D)       -0.103    28.452    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         28.452    
                         arrival time                         -26.387    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.713ns  (logic 4.341ns (24.508%)  route 13.372ns (75.492%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT4=5 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.637    21.680    CPU_Core_inst/CU/D[225]
    SLICE_X18Y138        LUT2 (Prop_lut2_I1_O)        0.124    21.804 r  CPU_Core_inst/CU/resultReg[18]_i_39/O
                         net (fo=1, routed)           0.000    21.804    CPU_Core_inst/CU/resultReg[18]_i_39_n_0
    SLICE_X18Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.354 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.354    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X18Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.468    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X18Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.802 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[1]
                         net (fo=1, routed)           0.781    23.583    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_6
    SLICE_X16Y142        LUT5 (Prop_lut5_I0_O)        0.303    23.886 r  CPU_Core_inst/CU/resultReg[25]_i_8/O
                         net (fo=1, routed)           0.434    24.321    CPU_Core_inst/CU/resultReg[25]_i_8_n_0
    SLICE_X13Y142        LUT5 (Prop_lut5_I1_O)        0.124    24.445 r  CPU_Core_inst/CU/resultReg[25]_i_3/O
                         net (fo=1, routed)           0.702    25.147    CPU_Core_inst/CU/resultReg[25]_i_3_n_0
    SLICE_X13Y139        LUT6 (Prop_lut6_I1_O)        0.124    25.271 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=3, routed)           1.117    26.388    CPU_Core_inst/ALU_inst/D[35]
    SLICE_X12Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.609    28.163    CPU_Core_inst/ALU_inst/CLK
    SLICE_X12Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X12Y134        FDCE (Setup_fdce_C_D)       -0.058    28.498    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         28.498    
                         arrival time                         -26.388    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[816]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.465ns  (logic 4.569ns (26.161%)  route 12.896ns (73.839%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 28.158 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.621    21.664    CPU_Core_inst/CU/D[225]
    SLICE_X16Y137        LUT2 (Prop_lut2_I0_O)        0.124    21.788 r  CPU_Core_inst/CU/resultReg[18]_i_35/O
                         net (fo=1, routed)           0.000    21.788    CPU_Core_inst/CU/resultReg[18]_i_35_n_0
    SLICE_X16Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.338 r  CPU_Core_inst/CU/resultReg_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.338    CPU_Core_inst/CU/resultReg_reg[18]_i_9_n_0
    SLICE_X16Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.452 r  CPU_Core_inst/CU/resultReg_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.452    CPU_Core_inst/CU/resultReg_reg[22]_i_9_n_0
    SLICE_X16Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.566 r  CPU_Core_inst/CU/resultReg_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.566    CPU_Core_inst/CU/resultReg_reg[27]_i_9_n_0
    SLICE_X16Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.788 r  CPU_Core_inst/CU/resultReg_reg[30]_i_45/O[0]
                         net (fo=1, routed)           0.943    23.731    CPU_Core_inst/CU/resultReg_reg[30]_i_45_n_7
    SLICE_X22Y140        LUT3 (Prop_lut3_I2_O)        0.327    24.058 r  CPU_Core_inst/CU/resultReg[28]_i_8/O
                         net (fo=1, routed)           0.630    24.688    CPU_Core_inst/CU/resultReg[28]_i_8_n_0
    SLICE_X17Y142        LUT6 (Prop_lut6_I0_O)        0.326    25.014 r  CPU_Core_inst/CU/resultReg[28]_i_4/O
                         net (fo=1, routed)           0.154    25.168    CPU_Core_inst/CU/resultReg[28]_i_4_n_0
    SLICE_X17Y142        LUT6 (Prop_lut6_I3_O)        0.124    25.292 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=3, routed)           0.847    26.140    memoryMapping_inst/D[780]
    SLICE_X17Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[816]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.604    28.158    memoryMapping_inst/CLK
    SLICE_X17Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[816]/C
                         clock pessimism              0.475    28.633    
                         clock uncertainty           -0.082    28.551    
    SLICE_X17Y131        FDCE (Setup_fdce_C_D)       -0.095    28.456    memoryMapping_inst/debugSignalsReg_reg[816]
  -------------------------------------------------------------------
                         required time                         28.456    
                         arrival time                         -26.140    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[817]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.489ns  (logic 4.683ns (26.776%)  route 12.806ns (73.224%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT4=5 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.622    21.665    CPU_Core_inst/CU/D[225]
    SLICE_X19Y138        LUT2 (Prop_lut2_I1_O)        0.124    21.789 r  CPU_Core_inst/CU/resultReg[18]_i_24/O
                         net (fo=1, routed)           0.000    21.789    CPU_Core_inst/CU/resultReg[18]_i_24_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.339 r  CPU_Core_inst/CU/resultReg_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.339    CPU_Core_inst/CU/resultReg_reg[18]_i_7_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.453 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    22.453    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_0
    SLICE_X19Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.567 r  CPU_Core_inst/CU/resultReg_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.567    CPU_Core_inst/CU/resultReg_reg[25]_i_9_n_0
    SLICE_X19Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.901 r  CPU_Core_inst/CU/resultReg_reg[30]_i_16/O[1]
                         net (fo=1, routed)           0.833    23.734    CPU_Core_inst/CU/resultReg_reg[30]_i_16_n_6
    SLICE_X16Y141        LUT5 (Prop_lut5_I0_O)        0.329    24.063 r  CPU_Core_inst/CU/resultReg[29]_i_13/O
                         net (fo=1, routed)           0.498    24.561    CPU_Core_inst/CU/resultReg[29]_i_13_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.326    24.887 r  CPU_Core_inst/CU/resultReg[29]_i_6/O
                         net (fo=1, routed)           0.407    25.294    CPU_Core_inst/CU/resultReg[29]_i_6_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    25.418 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.747    26.164    memoryMapping_inst/D[781]
    SLICE_X16Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[817]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.610    28.164    memoryMapping_inst/CLK
    SLICE_X16Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[817]/C
                         clock pessimism              0.475    28.639    
                         clock uncertainty           -0.082    28.557    
    SLICE_X16Y137        FDCE (Setup_fdce_C_D)       -0.067    28.490    memoryMapping_inst/debugSignalsReg_reg[817]
  -------------------------------------------------------------------
                         required time                         28.490    
                         arrival time                         -26.164    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.428ns  (logic 4.569ns (26.217%)  route 12.859ns (73.783%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.621    21.664    CPU_Core_inst/CU/D[225]
    SLICE_X16Y137        LUT2 (Prop_lut2_I0_O)        0.124    21.788 r  CPU_Core_inst/CU/resultReg[18]_i_35/O
                         net (fo=1, routed)           0.000    21.788    CPU_Core_inst/CU/resultReg[18]_i_35_n_0
    SLICE_X16Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.338 r  CPU_Core_inst/CU/resultReg_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.338    CPU_Core_inst/CU/resultReg_reg[18]_i_9_n_0
    SLICE_X16Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.452 r  CPU_Core_inst/CU/resultReg_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.452    CPU_Core_inst/CU/resultReg_reg[22]_i_9_n_0
    SLICE_X16Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.566 r  CPU_Core_inst/CU/resultReg_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.566    CPU_Core_inst/CU/resultReg_reg[27]_i_9_n_0
    SLICE_X16Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.788 r  CPU_Core_inst/CU/resultReg_reg[30]_i_45/O[0]
                         net (fo=1, routed)           0.943    23.731    CPU_Core_inst/CU/resultReg_reg[30]_i_45_n_7
    SLICE_X22Y140        LUT3 (Prop_lut3_I2_O)        0.327    24.058 r  CPU_Core_inst/CU/resultReg[28]_i_8/O
                         net (fo=1, routed)           0.630    24.688    CPU_Core_inst/CU/resultReg[28]_i_8_n_0
    SLICE_X17Y142        LUT6 (Prop_lut6_I0_O)        0.326    25.014 r  CPU_Core_inst/CU/resultReg[28]_i_4/O
                         net (fo=1, routed)           0.154    25.168    CPU_Core_inst/CU/resultReg[28]_i_4_n_0
    SLICE_X17Y142        LUT6 (Prop_lut6_I3_O)        0.124    25.292 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=3, routed)           0.810    26.103    CPU_Core_inst/ALU_inst/D[38]
    SLICE_X17Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X17Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.475    28.637    
                         clock uncertainty           -0.082    28.555    
    SLICE_X17Y134        FDCE (Setup_fdce_C_D)       -0.103    28.452    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         28.452    
                         arrival time                         -26.103    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[813]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.446ns  (logic 4.341ns (24.883%)  route 13.105ns (75.117%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT4=5 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/CLK
    SLICE_X24Y114        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[8]/Q
                         net (fo=2, routed)           0.960    10.091    CPU_Core_inst/interruptController_inst/Q[8]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11/O
                         net (fo=1, routed)           0.574    10.789    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_11_n_0
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.124    10.913 r  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=2, routed)           0.868    11.781    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.905 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.713    12.618    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X31Y124        LUT5 (Prop_lut5_I0_O)        0.124    12.742 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=153, routed)         1.444    14.186    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X40Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.310 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5/O
                         net (fo=1, routed)           0.000    14.310    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[198]_i_5_n_0
    SLICE_X40Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    14.527 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[198]_i_2/O
                         net (fo=2, routed)           0.963    15.490    CPU_Core_inst/CU/debugSignalsReg_reg[198]
    SLICE_X30Y139        LUT6 (Prop_lut6_I3_O)        0.299    15.789 r  CPU_Core_inst/CU/debugSignalsReg[198]_i_1/O
                         net (fo=10, routed)          1.025    16.814    CPU_Core_inst/CU/D[98]
    SLICE_X25Y142        LUT4 (Prop_lut4_I2_O)        0.150    16.964 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_22/O
                         net (fo=7, routed)           0.743    17.707    CPU_Core_inst/CU/debugSignalsReg[837]_i_22_n_0
    SLICE_X24Y143        LUT4 (Prop_lut4_I1_O)        0.352    18.059 f  CPU_Core_inst/CU/debugSignalsReg[838]_i_7/O
                         net (fo=2, routed)           0.575    18.633    CPU_Core_inst/CU/debugSignalsReg[838]_i_7_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I0_O)        0.326    18.959 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_9/O
                         net (fo=2, routed)           0.951    19.910    CPU_Core_inst/CU/debugSignalsReg[837]_i_9_n_0
    SLICE_X15Y143        LUT4 (Prop_lut4_I2_O)        0.124    20.034 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_3/O
                         net (fo=4, routed)           0.885    20.919    CPU_Core_inst/CU/debugSignalsReg[837]_i_3_n_0
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.124    21.043 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_1/O
                         net (fo=15, routed)          0.637    21.680    CPU_Core_inst/CU/D[225]
    SLICE_X18Y138        LUT2 (Prop_lut2_I1_O)        0.124    21.804 r  CPU_Core_inst/CU/resultReg[18]_i_39/O
                         net (fo=1, routed)           0.000    21.804    CPU_Core_inst/CU/resultReg[18]_i_39_n_0
    SLICE_X18Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.354 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.354    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X18Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.468 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.468    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X18Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.802 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[1]
                         net (fo=1, routed)           0.781    23.583    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_6
    SLICE_X16Y142        LUT5 (Prop_lut5_I0_O)        0.303    23.886 r  CPU_Core_inst/CU/resultReg[25]_i_8/O
                         net (fo=1, routed)           0.434    24.321    CPU_Core_inst/CU/resultReg[25]_i_8_n_0
    SLICE_X13Y142        LUT5 (Prop_lut5_I1_O)        0.124    24.445 r  CPU_Core_inst/CU/resultReg[25]_i_3/O
                         net (fo=1, routed)           0.702    25.147    CPU_Core_inst/CU/resultReg[25]_i_3_n_0
    SLICE_X13Y139        LUT6 (Prop_lut6_I1_O)        0.124    25.271 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=3, routed)           0.850    26.121    memoryMapping_inst/D[777]
    SLICE_X13Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[813]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.609    28.163    memoryMapping_inst/CLK
    SLICE_X13Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[813]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X13Y134        FDCE (Setup_fdce_C_D)       -0.067    28.489    memoryMapping_inst/debugSignalsReg_reg[813]
  -------------------------------------------------------------------
                         required time                         28.489    
                         arrival time                         -26.121    
  -------------------------------------------------------------------
                         slack                                  2.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[12][23]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[651]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.568%)  route 0.245ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.642     2.636    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X35Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][23]/Q
                         net (fo=4, routed)           0.245     3.022    memoryMapping_inst/D[615]
    SLICE_X36Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[651]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X36Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[651]/C
                         clock pessimism             -0.571     2.900    
    SLICE_X36Y142        FDCE (Hold_fdce_C_D)         0.075     2.975    memoryMapping_inst/debugSignalsReg_reg[651]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[287]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.745%)  route 0.223ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.638     2.632    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X35Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDCE (Prop_fdce_C_Q)         0.141     2.773 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][11]/Q
                         net (fo=4, routed)           0.223     2.996    memoryMapping_inst/D[251]
    SLICE_X37Y138        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[287]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.914     3.470    memoryMapping_inst/CLK
    SLICE_X37Y138        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[287]/C
                         clock pessimism             -0.571     2.899    
    SLICE_X37Y138        FDCE (Hold_fdce_C_D)         0.047     2.946    memoryMapping_inst/debugSignalsReg_reg[287]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[11][15]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[611]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.529%)  route 0.245ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.642     2.636    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X33Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y142        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][15]/Q
                         net (fo=4, routed)           0.245     3.022    memoryMapping_inst/D[575]
    SLICE_X36Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[611]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X36Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[611]/C
                         clock pessimism             -0.571     2.900    
    SLICE_X36Y142        FDCE (Hold_fdce_C_D)         0.072     2.972    memoryMapping_inst/debugSignalsReg_reg[611]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[13][22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[682]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.638     2.632    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X35Y134        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y134        FDCE (Prop_fdce_C_Q)         0.141     2.773 r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][22]/Q
                         net (fo=4, routed)           0.250     3.023    memoryMapping_inst/D[646]
    SLICE_X39Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[682]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     3.468    memoryMapping_inst/CLK
    SLICE_X39Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[682]/C
                         clock pessimism             -0.571     2.897    
    SLICE_X39Y137        FDCE (Hold_fdce_C_D)         0.075     2.972    memoryMapping_inst/debugSignalsReg_reg[682]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[13][5]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[665]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.390%)  route 0.197ns (60.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.632     2.626    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X35Y127        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y127        FDCE (Prop_fdce_C_Q)         0.128     2.754 r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][5]/Q
                         net (fo=4, routed)           0.197     2.951    memoryMapping_inst/D[629]
    SLICE_X38Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[665]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.904     3.460    memoryMapping_inst/CLK
    SLICE_X38Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[665]/C
                         clock pessimism             -0.571     2.889    
    SLICE_X38Y128        FDCE (Hold_fdce_C_D)         0.011     2.900    memoryMapping_inst/debugSignalsReg_reg[665]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[15][14]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/PC_Reg_Temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.986%)  route 0.251ns (64.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.630     2.624    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X40Y124        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.141     2.765 r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][14]/Q
                         net (fo=6, routed)           0.251     3.016    CPU_Core_inst/CU/instructionReg_reg[7]_0[14]
    SLICE_X30Y122        FDCE                                         r  CPU_Core_inst/CU/PC_Reg_Temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.903     3.459    CPU_Core_inst/CU/CLK
    SLICE_X30Y122        FDCE                                         r  CPU_Core_inst/CU/PC_Reg_Temp_reg[14]/C
                         clock pessimism             -0.571     2.888    
    SLICE_X30Y122        FDCE (Hold_fdce_C_D)         0.075     2.963    CPU_Core_inst/CU/PC_Reg_Temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][15]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[547]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.302%)  route 0.247ns (63.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.642     2.636    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X33Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y141        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][15]/Q
                         net (fo=4, routed)           0.247     3.025    memoryMapping_inst/D[511]
    SLICE_X36Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[547]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X36Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[547]/C
                         clock pessimism             -0.571     2.900    
    SLICE_X36Y141        FDCE (Hold_fdce_C_D)         0.071     2.971    memoryMapping_inst/debugSignalsReg_reg[547]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][29]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[561]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.390%)  route 0.246ns (63.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.639     2.633    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X33Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][29]/Q
                         net (fo=4, routed)           0.246     3.021    memoryMapping_inst/D[525]
    SLICE_X39Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[561]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.910     3.466    memoryMapping_inst/CLK
    SLICE_X39Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[561]/C
                         clock pessimism             -0.571     2.895    
    SLICE_X39Y134        FDCE (Hold_fdce_C_D)         0.070     2.965    memoryMapping_inst/debugSignalsReg_reg[561]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[15][2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/PC_Reg_Temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.343%)  route 0.223ns (57.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.629     2.623    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X38Y124        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     2.787 r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][2]/Q
                         net (fo=8, routed)           0.223     3.010    CPU_Core_inst/CU/instructionReg_reg[7]_0[2]
    SLICE_X34Y121        FDCE                                         r  CPU_Core_inst/CU/PC_Reg_Temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.904     3.460    CPU_Core_inst/CU/CLK
    SLICE_X34Y121        FDCE                                         r  CPU_Core_inst/CU/PC_Reg_Temp_reg[2]/C
                         clock pessimism             -0.571     2.889    
    SLICE_X34Y121        FDCE (Hold_fdce_C_D)         0.063     2.952    CPU_Core_inst/CU/PC_Reg_Temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[12][9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[637]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.721%)  route 0.229ns (58.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.634     2.628    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X34Y130        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDCE (Prop_fdce_C_Q)         0.164     2.792 r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][9]/Q
                         net (fo=4, routed)           0.229     3.021    memoryMapping_inst/D[601]
    SLICE_X36Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X36Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[637]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X36Y131        FDCE (Hold_fdce_C_D)         0.070     2.962    memoryMapping_inst/debugSignalsReg_reg[637]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     ram_inst/ramArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X22Y123    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X20Y124    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X22Y133    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X13Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y126    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X13Y127    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y126    CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y123    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y123    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y124    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y124    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y133    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y133    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y126    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y126    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y123    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y123    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y124    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y124    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y133    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y133    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y126    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y126    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - internalClk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.580ns (27.435%)  route 1.534ns (72.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    8.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.727     8.669    CPU_Core_inst/CU/CLK
    SLICE_X26Y118        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDCE (Prop_fdce_C_Q)         0.456     9.125 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.958    10.083    CPU_Core_inst/CU/softwareReset
    SLICE_X29Y118        LUT3 (Prop_lut3_I0_O)        0.124    10.207 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.576    10.783    CPU_Core_inst_n_1044
    SLICE_X29Y117        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.603    14.944    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.180    14.944    
    SLICE_X29Y117        FDSE (Setup_fdse_C_S)       -0.429    14.515    reset_reg
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  3.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.417%)  route 0.518ns (73.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.637     2.631    CPU_Core_inst/CU/CLK
    SLICE_X26Y118        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDCE (Prop_fdce_C_Q)         0.141     2.772 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.339     3.111    CPU_Core_inst/CU/softwareReset
    SLICE_X29Y118        LUT3 (Prop_lut3_I0_O)        0.045     3.156 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.179     3.335    CPU_Core_inst_n_1044
    SLICE_X29Y117        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.909     2.037    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.793    
                         clock uncertainty            0.180     1.973    
    SLICE_X29Y117        FDSE (Hold_fdse_C_S)        -0.018     1.955    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.380    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        3.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.694ns  (logic 1.002ns (10.337%)  route 8.692ns (89.663%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.751    24.768    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X15Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X15Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X15Y133        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.768    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.694ns  (logic 1.002ns (10.337%)  route 8.692ns (89.663%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.751    24.768    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X15Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X15Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X15Y133        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.768    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.694ns  (logic 1.002ns (10.337%)  route 8.692ns (89.663%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.751    24.768    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X15Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X15Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X15Y133        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.768    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.898ns  (logic 1.118ns (11.296%)  route 8.780ns (88.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.158ns = ( 28.158 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          6.313    21.905    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X17Y116        LUT5 (Prop_lut5_I3_O)        0.150    22.055 r  CPU_Core_inst/ALU_inst/instructionReg[20]_i_4/O
                         net (fo=2, routed)           1.029    23.084    CPU_Core_inst/ALU_inst/instructionReg[20]_i_4_n_0
    SLICE_X17Y117        LUT6 (Prop_lut6_I0_O)        0.326    23.410 r  CPU_Core_inst/ALU_inst/instructionReg[15]_i_2/O
                         net (fo=1, routed)           1.437    24.847    CPU_Core_inst/ALU_inst/instructionReg[15]_i_2_n_0
    SLICE_X19Y118        LUT6 (Prop_lut6_I0_O)        0.124    24.971 r  CPU_Core_inst/ALU_inst/instructionReg[15]_i_1/O
                         net (fo=1, routed)           0.000    24.971    CPU_Core_inst/CU/instructionReg_reg[31]_0[15]
    SLICE_X19Y118        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.604    28.158    CPU_Core_inst/CU/CLK
    SLICE_X19Y118        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[15]/C
                         clock pessimism              0.180    28.337    
                         clock uncertainty           -0.180    28.157    
    SLICE_X19Y118        FDCE (Setup_fdce_C_D)        0.029    28.186    CPU_Core_inst/CU/instructionReg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.186    
                         arrival time                         -24.971    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.610ns  (logic 1.002ns (10.427%)  route 8.608ns (89.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.666    24.683    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X22Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/CLK
    SLICE_X22Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.180    28.160    
    SLICE_X22Y134        FDCE (Setup_fdce_C_CE)      -0.205    27.955    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         27.955    
                         arrival time                         -24.683    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.610ns  (logic 1.002ns (10.426%)  route 8.608ns (89.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.667    24.684    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X16Y134        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[20]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.684    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.610ns  (logic 1.002ns (10.426%)  route 8.608ns (89.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.667    24.684    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X17Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X17Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X17Y134        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.684    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.610ns  (logic 1.002ns (10.426%)  route 8.608ns (89.574%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.667    24.684    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/CLK
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X16Y134        FDCE (Setup_fdce_C_CE)      -0.205    27.956    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         27.956    
                         arrival time                         -24.684    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.562ns  (logic 1.002ns (10.479%)  route 8.560ns (89.521%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.619    24.636    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X22Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.606    28.160    CPU_Core_inst/ALU_inst/CLK
    SLICE_X22Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X22Y133        FDCE (Setup_fdce_C_CE)      -0.205    27.954    CPU_Core_inst/ALU_inst/flagsReg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.954    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.562ns  (logic 1.002ns (10.479%)  route 8.560ns (89.521%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 15.074 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.553    15.074    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518    15.592 r  programmingModeReg_reg/Q
                         net (fo=45, routed)          5.858    21.450    CPU_Core_inst/CU/reset_reg
    SLICE_X19Y118        LUT5 (Prop_lut5_I0_O)        0.152    21.602 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.083    22.685    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X19Y123        LUT5 (Prop_lut5_I1_O)        0.332    23.017 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=35, routed)          1.619    24.636    CPU_Core_inst/ALU_inst/E[0]
    SLICE_X22Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.606    28.160    CPU_Core_inst/ALU_inst/CLK
    SLICE_X22Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X22Y133        FDCE (Setup_fdce_C_CE)      -0.205    27.954    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         27.954    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                  3.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.209ns (9.579%)  route 1.973ns (90.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.809     3.625    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[0]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.209ns (9.579%)  route 1.973ns (90.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.809     3.625    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[1]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.209ns (9.579%)  route 1.973ns (90.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.809     3.625    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[2]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.209ns (9.579%)  route 1.973ns (90.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.809     3.625    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[3]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.209ns (9.579%)  route 1.973ns (90.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.809     3.625    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[4]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.209ns (9.579%)  route 1.973ns (90.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.809     3.625    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y94         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[5]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y94         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.209ns (8.606%)  route 2.219ns (91.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          2.219     3.827    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X22Y117        LUT6 (Prop_lut6_I0_O)        0.045     3.872 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_2/O
                         net (fo=1, routed)           0.000     3.872    CPU_Core_inst/CU/instructionReg_reg[31]_0[31]
    SLICE_X22Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.911     3.467    CPU_Core_inst/CU/CLK
    SLICE_X22Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X22Y117        FDCE (Hold_fdce_C_D)         0.092     3.495    CPU_Core_inst/CU/instructionReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.209ns (8.603%)  route 2.220ns (91.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          2.220     3.828    CPU_Core_inst/ALU_inst/instructionReg_reg[10]
    SLICE_X22Y117        LUT6 (Prop_lut6_I1_O)        0.045     3.873 r  CPU_Core_inst/ALU_inst/instructionReg[30]_i_1/O
                         net (fo=1, routed)           0.000     3.873    CPU_Core_inst/CU/instructionReg_reg[31]_0[30]
    SLICE_X22Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.911     3.467    CPU_Core_inst/CU/CLK
    SLICE_X22Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X22Y117        FDCE (Hold_fdce_C_D)         0.091     3.494    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.209ns (9.327%)  route 2.032ns (90.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.868     3.684    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y96         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y96         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[10]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y96         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.209ns (9.327%)  route 2.032ns (90.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.560     1.443    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  programmingModeReg_reg/Q
                         net (fo=45, routed)          1.164     2.771    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.816 r  memoryMapping_inst/clockController_inst/debounceCount[19]_i_1/O
                         net (fo=20, routed)          0.868     3.684    memoryMapping_inst/clockController_inst/debounceCount[19]_i_1_n_0
    SLICE_X30Y96         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.829     3.385    memoryMapping_inst/clockController_inst/CLK
    SLICE_X30Y96         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[11]/C
                         clock pessimism             -0.244     3.141    
                         clock uncertainty            0.180     3.321    
    SLICE_X30Y96         FDCE (Hold_fdce_C_CE)       -0.016     3.305    memoryMapping_inst/clockController_inst/debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.584ns  (logic 0.456ns (3.937%)  route 11.128ns (96.063%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.128    26.833    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X29Y146        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X29Y146        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X29Y146        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -26.833    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.556ns  (logic 0.456ns (3.946%)  route 11.100ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.100    26.805    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X28Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X28Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][22]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X28Y145        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    CPU_Core_inst/RegisterFile_inst/registers_reg[2][22]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -26.805    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.551ns  (logic 0.456ns (3.948%)  route 11.095ns (96.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.095    26.800    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X29Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X29Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.180    28.164    
    SLICE_X29Y145        FDCE (Recov_fdce_C_CLR)     -0.405    27.759    CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]
  -------------------------------------------------------------------
                         required time                         27.759    
                         arrival time                         -26.800    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.525ns  (logic 0.456ns (3.957%)  route 11.069ns (96.043%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.069    26.774    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X31Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[9][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.609    28.163    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X31Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][22]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.180    28.162    
    SLICE_X31Y145        FDCE (Recov_fdce_C_CLR)     -0.405    27.757    CPU_Core_inst/RegisterFile_inst/registers_reg[9][22]
  -------------------------------------------------------------------
                         required time                         27.757    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.491ns  (logic 0.456ns (3.968%)  route 11.035ns (96.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 28.152 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.035    26.740    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X31Y130        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.598    28.152    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X31Y130        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]/C
                         clock pessimism              0.180    28.331    
                         clock uncertainty           -0.180    28.151    
    SLICE_X31Y130        FDCE (Recov_fdce_C_CLR)     -0.405    27.746    CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]
  -------------------------------------------------------------------
                         required time                         27.746    
                         arrival time                         -26.740    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.328ns  (logic 0.456ns (4.025%)  route 10.872ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 27.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       10.872    26.578    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X13Y97         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.441    27.994    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X13Y97         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]/C
                         clock pessimism              0.180    28.174    
                         clock uncertainty           -0.180    27.994    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.405    27.589    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][4]
  -------------------------------------------------------------------
                         required time                         27.589    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][7]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.328ns  (logic 0.456ns (4.025%)  route 10.872ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 27.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       10.872    26.578    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X13Y97         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.441    27.994    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X13Y97         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][7]/C
                         clock pessimism              0.180    28.174    
                         clock uncertainty           -0.180    27.994    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.405    27.589    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[13][7]
  -------------------------------------------------------------------
                         required time                         27.589    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[15][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.290ns  (logic 0.456ns (4.039%)  route 10.834ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.994ns = ( 27.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       10.834    26.539    memoryMapping_inst/serialInterface_inst/reset
    SLICE_X15Y97         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.441    27.994    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X15Y97         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[15][4]/C
                         clock pessimism              0.180    28.174    
                         clock uncertainty           -0.180    27.994    
    SLICE_X15Y97         FDCE (Recov_fdce_C_CLR)     -0.405    27.589    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[15][4]
  -------------------------------------------------------------------
                         required time                         27.589    
                         arrival time                         -26.539    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][12]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.525ns  (logic 0.456ns (3.957%)  route 11.069ns (96.043%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.069    26.774    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X30Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.609    28.163    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X30Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][12]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.180    28.162    
    SLICE_X30Y145        FDCE (Recov_fdce_C_CLR)     -0.319    27.843    CPU_Core_inst/RegisterFile_inst/registers_reg[11][12]
  -------------------------------------------------------------------
                         required time                         27.843    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[283]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (internalClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.491ns  (logic 0.456ns (3.968%)  route 11.035ns (96.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 28.152 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.728    15.249    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.456    15.705 f  reset_reg/Q
                         net (fo=3352, routed)       11.035    26.740    memoryMapping_inst/reset
    SLICE_X30Y130        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[283]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457    24.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.598    28.152    memoryMapping_inst/CLK
    SLICE_X30Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[283]/C
                         clock pessimism              0.180    28.331    
                         clock uncertainty           -0.180    28.151    
    SLICE_X30Y130        FDCE (Recov_fdce_C_CLR)     -0.319    27.832    memoryMapping_inst/debugSignalsReg_reg[283]
  -------------------------------------------------------------------
                         required time                         27.832    
                         arrival time                         -26.740    
  -------------------------------------------------------------------
                         slack                                  1.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.141ns (7.447%)  route 1.752ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.752     3.414    memoryMapping_inst/reset
    SLICE_X48Y110        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X48Y110        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.180     3.409    
    SLICE_X48Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.317    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[24]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.141ns (7.447%)  route 1.752ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.752     3.414    memoryMapping_inst/reset
    SLICE_X48Y110        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X48Y110        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[24]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.180     3.409    
    SLICE_X48Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.317    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[27]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.141ns (7.447%)  route 1.752ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.752     3.414    memoryMapping_inst/reset
    SLICE_X48Y110        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X48Y110        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[27]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.180     3.409    
    SLICE_X48Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.317    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/countReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.141ns (7.308%)  route 1.789ns (92.692%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.789     3.450    memoryMapping_inst/hardwareTimer3_inst/reset
    SLICE_X29Y108        FDCE                                         f  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.916     3.472    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X29Y108        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[1]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X29Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/hardwareTimer3_inst/countReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/countReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.141ns (7.308%)  route 1.789ns (92.692%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.789     3.450    memoryMapping_inst/hardwareTimer3_inst/reset
    SLICE_X29Y108        FDCE                                         f  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.916     3.472    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X29Y108        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[2]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X29Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/hardwareTimer3_inst/countReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/countReg_reg[8]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.141ns (7.308%)  route 1.789ns (92.692%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.789     3.450    memoryMapping_inst/hardwareTimer3_inst/reset
    SLICE_X29Y108        FDCE                                         f  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.916     3.472    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X29Y108        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[8]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X29Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/hardwareTimer3_inst/countReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[20]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.141ns (7.293%)  route 1.792ns (92.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.792     3.454    memoryMapping_inst/hardwareTimer1_inst/reset
    SLICE_X27Y106        FDCE                                         f  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.918     3.474    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X27Y106        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[20]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X27Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[21]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.141ns (7.293%)  route 1.792ns (92.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.792     3.454    memoryMapping_inst/hardwareTimer1_inst/reset
    SLICE_X27Y106        FDCE                                         f  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.918     3.474    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X27Y106        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[21]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X27Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[22]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.141ns (7.293%)  route 1.792ns (92.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.792     3.454    memoryMapping_inst/hardwareTimer1_inst/reset
    SLICE_X27Y106        FDCE                                         f  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.918     3.474    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X27Y106        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[22]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X27Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[23]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.141ns (7.293%)  route 1.792ns (92.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.637     1.521    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDSE (Prop_fdse_C_Q)         0.141     1.662 f  reset_reg/Q
                         net (fo=3352, routed)        1.792     3.454    memoryMapping_inst/hardwareTimer1_inst/reset
    SLICE_X27Y106        FDCE                                         f  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.918     3.474    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X27Y106        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[23]/C
                         clock pessimism             -0.244     3.230    
                         clock uncertainty            0.180     3.410    
    SLICE_X27Y106        FDCE (Remov_fdce_C_CLR)     -0.092     3.318    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.136    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575    10.096    ClockGenerator/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.349ns  (logic 6.785ns (30.358%)  route 15.564ns (69.642%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.724     8.666    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X38Y118        FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.518     9.184 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          1.068    10.252    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X41Y116        LUT1 (Prop_lut1_I0_O)        0.124    10.376 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143/O
                         net (fo=1, routed)           0.000    10.376    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.623 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_58/O[0]
                         net (fo=2, routed)           0.456    11.079    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X40Y114        LUT2 (Prop_lut2_I0_O)        0.299    11.378 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_91/O
                         net (fo=1, routed)           0.000    11.378    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_91_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.625 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40/O[0]
                         net (fo=248, routed)         6.975    18.600    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40_n_7
    SLICE_X42Y143        LUT6 (Prop_lut6_I4_O)        0.299    18.899 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_436/O
                         net (fo=1, routed)           0.000    18.899    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_436_n_0
    SLICE_X42Y143        MUXF7 (Prop_muxf7_I0_O)      0.241    19.140 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_255/O
                         net (fo=1, routed)           0.000    19.140    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_255_n_0
    SLICE_X42Y143        MUXF8 (Prop_muxf8_I0_O)      0.098    19.238 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_122/O
                         net (fo=1, routed)           1.544    20.783    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_122_n_0
    SLICE_X33Y130        LUT6 (Prop_lut6_I5_O)        0.319    21.102 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_53/O
                         net (fo=1, routed)           0.000    21.102    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_53_n_0
    SLICE_X33Y130        MUXF7 (Prop_muxf7_I1_O)      0.217    21.319 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_24/O
                         net (fo=1, routed)           0.000    21.319    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_24_n_0
    SLICE_X33Y130        MUXF8 (Prop_muxf8_I1_O)      0.094    21.413 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_13/O
                         net (fo=1, routed)           1.368    22.780    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_13_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I1_O)        0.316    23.096 f  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.100    24.196    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I1_O)        0.124    24.320 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.363    24.683    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I0_O)        0.124    24.807 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.690    27.497    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    31.015 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    31.015    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.996ns  (logic 6.150ns (36.183%)  route 10.846ns (63.817%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X40Y102        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.456     9.134 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[10]/Q
                         net (fo=5, routed)           1.444    10.578    memoryMapping_inst/Q[8]
    SLICE_X38Y97         LUT1 (Prop_lut1_I0_O)        0.124    10.702 r  memoryMapping_inst/g0_b0__0_i_12/O
                         net (fo=1, routed)           0.000    10.702    memoryMapping_inst/g0_b0__0_i_12_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.235 r  memoryMapping_inst/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.235    memoryMapping_inst/g0_b0__0_i_9_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.558 r  memoryMapping_inst/g0_b0__1_i_9/O[1]
                         net (fo=1, routed)           0.584    12.142    memoryMapping_inst/p_0_out2_in[2]
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.306    12.448 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.716    13.165    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           0.830    14.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.152    14.270 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1/O
                         net (fo=1, routed)           1.126    15.396    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.348    15.744 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.666    16.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.802    17.336    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124    17.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.678    22.138    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    25.674 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    25.674    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.771ns  (logic 5.136ns (30.623%)  route 11.635ns (69.377%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.554     8.496    memoryMapping_inst/CLK
    SLICE_X38Y98         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.518     9.014 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          1.928    10.942    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.152    11.094 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          0.880    11.974    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.326    12.300 f  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.811    13.111    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.235 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.878    14.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I1_O)        0.124    14.237 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.308    14.545    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.669 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.787    15.457    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.952    16.533    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.657 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           5.090    21.747    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.267 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    25.267    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.192ns  (logic 5.127ns (31.661%)  route 11.066ns (68.339%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.554     8.496    memoryMapping_inst/CLK
    SLICE_X38Y98         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.518     9.014 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          1.928    10.942    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.152    11.094 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          0.880    11.974    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.326    12.300 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.811    13.111    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.235 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.990    14.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    14.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.991    15.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.464 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.593    16.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    16.181 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.279    16.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124    16.585 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.593    21.177    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.688 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    24.688    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.179ns  (logic 5.251ns (32.456%)  route 10.928ns (67.544%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.554     8.496    memoryMapping_inst/CLK
    SLICE_X38Y98         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.518     9.014 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          1.928    10.942    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.152    11.094 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.231    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_7_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.326    12.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.433    13.084    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.058    14.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.152    14.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.828    15.246    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.326    15.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.730    16.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.426 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.720    21.146    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.675 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    24.675    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.947ns  (logic 5.108ns (32.033%)  route 10.839ns (67.967%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.554     8.496    memoryMapping_inst/CLK
    SLICE_X38Y98         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.518     9.014 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          1.928    10.942    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.152    11.094 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.391    12.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_7_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I1_O)        0.326    12.811 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.963    13.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I1_O)        0.153    13.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1/O
                         net (fo=1, routed)           1.132    15.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.331    15.390 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.638    16.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    16.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           4.786    20.938    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    24.443 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    24.443    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.889ns  (logic 5.023ns (31.615%)  route 10.866ns (68.385%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.554     8.496    memoryMapping_inst/CLK
    SLICE_X38Y98         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.518     9.014 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          1.928    10.942    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.152    11.094 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.231    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_7_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.326    12.651 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.433    13.084    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.051    14.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.124    14.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.777    15.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I3_O)        0.124    15.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.294    15.579    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.703 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           5.151    20.854    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.385 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    24.385    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.538ns  (logic 5.027ns (32.354%)  route 10.511ns (67.646%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.554     8.496    memoryMapping_inst/CLK
    SLICE_X38Y98         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.518     9.014 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/Q
                         net (fo=17, routed)          1.928    10.942    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[3]
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.152    11.094 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          0.880    11.974    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.326    12.300 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.811    13.111    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.235 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.992    14.228    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    14.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           0.820    15.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.296 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.402    15.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.822 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.676    20.498    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.033 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    24.033    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.745ns  (logic 4.807ns (37.717%)  route 7.938ns (62.283%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.741     8.683    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X12Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     9.201 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/Q
                         net (fo=43, routed)          3.578    12.779    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[1]
    SLICE_X5Y103         LUT4 (Prop_lut4_I3_O)        0.124    12.903 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.903    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_10_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.435 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.139    14.574    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_2_n_0
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.124    14.698 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.221    17.919    digitalIO_pins_IOBUF[6]_inst/I
    H2                   OBUFT (Prop_obuft_I_O)       3.509    21.428 r  digitalIO_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.428    digitalIO_pins[6]
    H2                                                                r  digitalIO_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 4.782ns (38.819%)  route 7.537ns (61.181%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.575     5.096    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.741     8.683    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X12Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDCE (Prop_fdce_C_Q)         0.518     9.201 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/Q
                         net (fo=43, routed)          3.441    12.642    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[1]
    SLICE_X2Y106         LUT4 (Prop_lut4_I3_O)        0.124    12.766 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.766    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_10_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.279 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.416    14.695    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.124    14.819 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.679    17.499    digitalIO_pins_IOBUF[12]_inst/I
    A15                  OBUFT (Prop_obuft_I_O)       3.503    21.002 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.002    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 0.965ns (52.038%)  route 0.889ns (47.962%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.672     2.666    memoryMapping_inst/CLK
    SLICE_X5Y110         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     2.807 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           0.889     3.697    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.521 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.521    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.025ns (52.922%)  route 0.912ns (47.078%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.673     2.667    memoryMapping_inst/CLK
    SLICE_X6Y109         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.148     2.815 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           0.912     3.727    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.604 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.604    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 0.988ns (50.970%)  route 0.950ns (49.030%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.673     2.667    memoryMapping_inst/CLK
    SLICE_X6Y109         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.164     2.831 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/Q
                         net (fo=4, routed)           0.950     3.782    digitalIO_pins_IOBUF[9]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.606 r  digitalIO_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.606    digitalIO_pins[9]
    A16                                                               r  digitalIO_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 0.988ns (47.780%)  route 1.080ns (52.220%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.645     2.639    memoryMapping_inst/CLK
    SLICE_X8Y108         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     2.803 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.080     3.883    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.707 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.707    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.006ns (48.761%)  route 1.057ns (51.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.672     2.666    memoryMapping_inst/CLK
    SLICE_X5Y110         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.128     2.794 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/Q
                         net (fo=4, routed)           1.057     3.851    digitalIO_pins_IOBUF[12]_inst/T
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.729 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.729    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.006ns (47.475%)  route 1.113ns (52.525%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.645     2.639    memoryMapping_inst/CLK
    SLICE_X9Y109         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDCE (Prop_fdce_C_Q)         0.128     2.767 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.113     3.880    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.758 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.758    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 0.965ns (41.955%)  route 1.335ns (58.045%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.645     2.639    memoryMapping_inst/CLK
    SLICE_X9Y107         FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.141     2.780 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/Q
                         net (fo=4, routed)           1.335     4.115    digitalIO_pins_IOBUF[8]_inst/T
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.939 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.939    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 0.965ns (41.379%)  route 1.367ns (58.620%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.646     2.640    memoryMapping_inst/CLK
    SLICE_X16Y104        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDCE (Prop_fdce_C_Q)         0.141     2.781 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=4, routed)           1.367     4.148    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.972 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.972    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 0.965ns (41.301%)  route 1.372ns (58.699%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.646     2.640    memoryMapping_inst/CLK
    SLICE_X17Y103        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y103        FDCE (Prop_fdce_C_Q)         0.141     2.781 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/Q
                         net (fo=4, routed)           1.372     4.153    digitalIO_pins_IOBUF[1]_inst/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.977 r  digitalIO_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.977    digitalIO_pins[1]
    L2                                                                r  digitalIO_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.026ns (43.899%)  route 1.311ns (56.101%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.549     1.432    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.646     2.640    memoryMapping_inst/CLK
    SLICE_X14Y105        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.148     2.788 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/Q
                         net (fo=4, routed)           1.311     4.099    digitalIO_pins_IOBUF[15]_inst/T
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.977 r  digitalIO_pins_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.977    digitalIO_pins[15]
    C16                                                               r  digitalIO_pins[15] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          3120 Endpoints
Min Delay          3120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.259ns  (logic 2.328ns (14.320%)  route 13.930ns (85.680%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.483    16.259    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[20]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.259ns  (logic 2.328ns (14.320%)  route 13.930ns (85.680%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.483    16.259    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[28]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.259ns  (logic 2.328ns (14.320%)  route 13.930ns (85.680%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.483    16.259    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[29]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.259ns  (logic 2.328ns (14.320%)  route 13.930ns (85.680%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.483    16.259    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X40Y107        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.085ns  (logic 2.328ns (14.475%)  route 13.756ns (85.525%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.309    16.085    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X38Y106        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X38Y106        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[18]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.085ns  (logic 2.328ns (14.475%)  route 13.756ns (85.525%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.309    16.085    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X38Y106        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X38Y106        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[25]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.085ns  (logic 2.328ns (14.475%)  route 13.756ns (85.525%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.309    16.085    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X38Y106        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X38Y106        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[27]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.077ns  (logic 2.328ns (14.482%)  route 13.749ns (85.518%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        7.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.301    16.077    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X35Y99         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.435     7.988    memoryMapping_inst/CLK
    SLICE_X35Y99         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.077ns  (logic 2.328ns (14.482%)  route 13.749ns (85.518%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        7.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.301    16.077    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X35Y99         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.435     7.988    memoryMapping_inst/CLK
    SLICE_X35Y99         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.077ns  (logic 2.328ns (14.482%)  route 13.749ns (85.518%))
  Logic Levels:           6  (IBUF=1 LUT2=4 LUT6=1)
  Clock Path Skew:        7.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        7.388     9.970    ClockGenerator/enable
    SLICE_X19Y120        LUT2 (Prop_lut2_I0_O)        0.124    10.094 r  ClockGenerator/IO_PinsDigitalDataInReg[0]_i_2/O
                         net (fo=5, routed)           1.453    11.546    ClockGenerator/mmcm_inst_0
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.152    11.698 r  ClockGenerator/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.988    12.687    ClockGenerator/flagsReg_reg[2]
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.348    13.035 r  ClockGenerator/serialInterfacePrescalerReg[31]_i_4/O
                         net (fo=5, routed)           0.617    13.652    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg_reg[31]
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.124    13.776 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.301    16.077    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X35Y99         FDPE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.457     4.798    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.435     7.988    memoryMapping_inst/CLK
    SLICE_X35Y99         FDPE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.224ns (27.000%)  route 0.606ns (73.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.606     0.831    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X4Y95          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.861     3.417    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X4Y95          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 digitalIO_pins[15]
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.386ns (25.250%)  route 1.142ns (74.750%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  digitalIO_pins[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[15]_inst/IO
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  digitalIO_pins_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.834     1.040    memoryMapping_inst/digitalIO_pins_IBUF[15]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.085 r  memoryMapping_inst/dataOut[0]_i_35/O
                         net (fo=1, routed)           0.138     1.223    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.045     1.268 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_15/O
                         net (fo=1, routed)           0.114     1.381    CPU_Core_inst/ALU_inst/dataOut[0]_i_15_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.045     1.426 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_4/O
                         net (fo=1, routed)           0.056     1.482    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.045     1.527 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.527    memoryMapping_inst/dataOut_reg[31]_1[0]
    SLICE_X12Y110        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.918     3.474    memoryMapping_inst/CLK
    SLICE_X12Y110        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[926]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.269ns (17.099%)  route 1.305ns (82.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        0.931     1.575    memoryMapping_inst/enable
    SLICE_X49Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[926]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X49Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[926]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[934]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.269ns (17.099%)  route 1.305ns (82.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        0.931     1.575    memoryMapping_inst/enable
    SLICE_X49Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[934]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X49Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[934]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.314ns (19.815%)  route 1.272ns (80.185%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 f  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        0.897     1.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.586 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.586    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X52Y96         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.834     3.390    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X52Y96         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.267ns (16.597%)  route 1.342ns (83.403%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.342     1.563    ClockGenerator/debugMode_IBUF
    SLICE_X48Y98         LUT3 (Prop_lut3_I1_O)        0.046     1.609 r  ClockGenerator/currentlyDebugging_i_1/O
                         net (fo=1, routed)           0.000     1.609    memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg_1
    SLICE_X48Y98         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.834     3.390    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X48Y98         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[961]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.269ns (16.472%)  route 1.365ns (83.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        0.990     1.635    memoryMapping_inst/enable
    SLICE_X52Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[961]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X52Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[961]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[958]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.269ns (16.466%)  route 1.366ns (83.534%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        0.991     1.635    memoryMapping_inst/enable
    SLICE_X53Y100        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[958]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X53Y100        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[958]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[937]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.269ns (16.387%)  route 1.374ns (83.613%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        0.999     1.643    memoryMapping_inst/enable
    SLICE_X51Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[937]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X51Y101        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[937]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[931]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.269ns (16.040%)  route 1.409ns (83.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1065, routed)        1.034     1.679    memoryMapping_inst/enable
    SLICE_X50Y102        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[931]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.817     1.944    ClockGenerator/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X50Y102        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[931]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.593ns (26.617%)  route 4.391ns (73.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     5.984    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436     4.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[10]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.593ns (26.617%)  route 4.391ns (73.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     5.984    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436     4.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[11]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.593ns (26.617%)  route 4.391ns (73.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     5.984    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436     4.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[8]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.593ns (26.617%)  route 4.391ns (73.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          1.051     5.984    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436     4.777    externalClk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  debounceCount_reg[9]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.441ns (24.672%)  route 4.401ns (75.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  resetBtn_IBUF_inst/O
                         net (fo=1, routed)           4.401     5.842    resetBtn_IBUF
    SLICE_X29Y117        FDSE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.603     4.944    externalClk_IBUF_BUFG
    SLICE_X29Y117        FDSE                                         r  reset_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 1.593ns (27.959%)  route 4.104ns (72.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     5.697    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435     4.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 1.593ns (27.959%)  route 4.104ns (72.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     5.697    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435     4.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 1.593ns (27.959%)  route 4.104ns (72.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     5.697    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435     4.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 1.593ns (27.959%)  route 4.104ns (72.041%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.764     5.697    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.435     4.776    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.593ns (28.152%)  route 4.065ns (71.848%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.340     4.809    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.933 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.725     5.657    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.436     4.777    externalClk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  debounceCount_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.237ns (14.069%)  route 1.445ns (85.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.445     1.682    programmingMode_IBUF
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.282ns (14.323%)  route 1.685ns (85.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.216     1.966    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[12]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.282ns (14.323%)  route 1.685ns (85.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.216     1.966    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[13]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.282ns (14.323%)  route 1.685ns (85.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.216     1.966    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[14]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.282ns (14.323%)  route 1.685ns (85.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.216     1.966    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  debounceCount_reg[15]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.282ns (14.233%)  route 1.697ns (85.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.468     1.705    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.229     1.979    programmingModeReg
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.282ns (13.945%)  route 1.738ns (86.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.269     2.020    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.282ns (13.945%)  route 1.738ns (86.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.269     2.020    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.282ns (13.945%)  route 1.738ns (86.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.269     2.020    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.831     1.958    externalClk_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.282ns (13.877%)  route 1.748ns (86.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.469     1.706    programmingMode_IBUF
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.279     2.029    debounceCount[0]_i_1__0_n_0
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.957    externalClk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  debounceCount_reg[0]/C





