$date
	Fri Aug 22 22:34:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mod_tb $end
$var wire 5 ! S [4:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module uut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 5 & S [4:0] $end
$var wire 3 ' C [2:0] $end
$scope module F1 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + c $end
$var wire 1 , s $end
$upscope $end
$scope module F2 $end
$var wire 1 - A $end
$var wire 1 . B $end
$var wire 1 / C $end
$var wire 1 0 c $end
$var wire 1 1 s $end
$upscope $end
$scope module F3 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 5 c $end
$var wire 1 6 s $end
$upscope $end
$scope module F4 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : c $end
$var wire 1 ; s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b10 !
b10 &
11
1/
b1 '
1+
1)
1(
b1 #
b1 %
b1 "
b1 $
#40
01
0/
16
0+
14
b101 !
b101 &
1,
b10 '
10
1.
0(
1-
b11 #
b11 %
b10 "
b10 $
#60
06
04
b1001 !
b1001 &
1;
00
19
b100 '
15
0.
13
0-
12
b101 #
b101 %
b100 "
b100 $
#80
b1101 !
b1101 &
16
14
b110 '
10
1.
1-
b111 #
b111 %
b110 "
b110 $
#100
06
0;
04
09
00
b0 '
05
b10001 !
b10001 &
1:
0.
03
18
0-
02
17
b1001 #
b1001 %
b1000 "
b1000 $
#120
b10101 !
b10101 &
16
14
b10 '
10
1.
1-
b1011 #
b1011 %
b1010 "
b1010 $
#140
06
04
b11001 !
b11001 &
1;
00
19
b100 '
15
0.
13
0-
12
b1101 #
b1101 %
b1100 "
b1100 $
#160
b11101 !
b11101 &
16
14
b110 '
10
1.
1-
b1111 #
b1111 %
b1110 "
b1110 $
#180
