
Photonic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b110  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800b3e0  0800b3e0  0000c3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b4c0  0800b4c0  0000c4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b4c8  0800b4c8  0000c4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b4cc  0800b4cc  0000c4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000160  24000000  0800b4d0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002090  24000160  0800b630  0000d160  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240021f0  0800b630  0000d1f0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d160  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001be8f  00000000  00000000  0000d18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000429a  00000000  00000000  0002901d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001770  00000000  00000000  0002d2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000011d2  00000000  00000000  0002ea28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00007044  00000000  00000000  0002fbfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ece6  00000000  00000000  00036c3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00150059  00000000  00000000  00055924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a597d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006918  00000000  00000000  001a59c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  001ac2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000160 	.word	0x24000160
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b3c8 	.word	0x0800b3c8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000164 	.word	0x24000164
 800030c:	0800b3c8 	.word	0x0800b3c8

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <fillTestValues>:
}




void fillTestValues() {
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_CHANNELS; i++) {
 80003b6:	2300      	movs	r3, #0
 80003b8:	607b      	str	r3, [r7, #4]
 80003ba:	e065      	b.n	8000488 <fillTestValues+0xd8>
        channels[i].startVoltage = 1000 + i*20;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	b29b      	uxth	r3, r3
 80003c0:	461a      	mov	r2, r3
 80003c2:	0092      	lsls	r2, r2, #2
 80003c4:	4413      	add	r3, r2
 80003c6:	009b      	lsls	r3, r3, #2
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80003ce:	b298      	uxth	r0, r3
 80003d0:	4932      	ldr	r1, [pc, #200]	@ (800049c <fillTestValues+0xec>)
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	4613      	mov	r3, r2
 80003d6:	009b      	lsls	r3, r3, #2
 80003d8:	4413      	add	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	440b      	add	r3, r1
 80003de:	4602      	mov	r2, r0
 80003e0:	801a      	strh	r2, [r3, #0]
        channels[i].endVoltage = 2500;
 80003e2:	492e      	ldr	r1, [pc, #184]	@ (800049c <fillTestValues+0xec>)
 80003e4:	687a      	ldr	r2, [r7, #4]
 80003e6:	4613      	mov	r3, r2
 80003e8:	009b      	lsls	r3, r3, #2
 80003ea:	4413      	add	r3, r2
 80003ec:	009b      	lsls	r3, r3, #2
 80003ee:	440b      	add	r3, r1
 80003f0:	3302      	adds	r3, #2
 80003f2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80003f6:	801a      	strh	r2, [r3, #0]
        channels[i].steps = 100;
 80003f8:	4928      	ldr	r1, [pc, #160]	@ (800049c <fillTestValues+0xec>)
 80003fa:	687a      	ldr	r2, [r7, #4]
 80003fc:	4613      	mov	r3, r2
 80003fe:	009b      	lsls	r3, r3, #2
 8000400:	4413      	add	r3, r2
 8000402:	009b      	lsls	r3, r3, #2
 8000404:	440b      	add	r3, r1
 8000406:	3304      	adds	r3, #4
 8000408:	2264      	movs	r2, #100	@ 0x64
 800040a:	801a      	strh	r2, [r3, #0]
        channels[i].currentstep = 0;
 800040c:	4923      	ldr	r1, [pc, #140]	@ (800049c <fillTestValues+0xec>)
 800040e:	687a      	ldr	r2, [r7, #4]
 8000410:	4613      	mov	r3, r2
 8000412:	009b      	lsls	r3, r3, #2
 8000414:	4413      	add	r3, r2
 8000416:	009b      	lsls	r3, r3, #2
 8000418:	440b      	add	r3, r1
 800041a:	3306      	adds	r3, #6
 800041c:	2200      	movs	r2, #0
 800041e:	801a      	strh	r2, [r3, #0]
        channels[i].step_value = 15;
 8000420:	491e      	ldr	r1, [pc, #120]	@ (800049c <fillTestValues+0xec>)
 8000422:	687a      	ldr	r2, [r7, #4]
 8000424:	4613      	mov	r3, r2
 8000426:	009b      	lsls	r3, r3, #2
 8000428:	4413      	add	r3, r2
 800042a:	009b      	lsls	r3, r3, #2
 800042c:	440b      	add	r3, r1
 800042e:	3308      	adds	r3, #8
 8000430:	220f      	movs	r2, #15
 8000432:	601a      	str	r2, [r3, #0]
        channels[i].currentVoltage = 2000 + i * 15;
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	b29b      	uxth	r3, r3
 8000438:	461a      	mov	r2, r3
 800043a:	0112      	lsls	r2, r2, #4
 800043c:	1ad3      	subs	r3, r2, r3
 800043e:	b29b      	uxth	r3, r3
 8000440:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000444:	b298      	uxth	r0, r3
 8000446:	4915      	ldr	r1, [pc, #84]	@ (800049c <fillTestValues+0xec>)
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	009b      	lsls	r3, r3, #2
 8000452:	440b      	add	r3, r1
 8000454:	330c      	adds	r3, #12
 8000456:	4602      	mov	r2, r0
 8000458:	801a      	strh	r2, [r3, #0]
        channels[i].holdEndValue = 1;
 800045a:	4910      	ldr	r1, [pc, #64]	@ (800049c <fillTestValues+0xec>)
 800045c:	687a      	ldr	r2, [r7, #4]
 800045e:	4613      	mov	r3, r2
 8000460:	009b      	lsls	r3, r3, #2
 8000462:	4413      	add	r3, r2
 8000464:	009b      	lsls	r3, r3, #2
 8000466:	440b      	add	r3, r1
 8000468:	330e      	adds	r3, #14
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
        channels[i].direction = 1;
 800046e:	490b      	ldr	r1, [pc, #44]	@ (800049c <fillTestValues+0xec>)
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	4613      	mov	r3, r2
 8000474:	009b      	lsls	r3, r3, #2
 8000476:	4413      	add	r3, r2
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	440b      	add	r3, r1
 800047c:	330f      	adds	r3, #15
 800047e:	2201      	movs	r2, #1
 8000480:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_CHANNELS; i++) {
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	3301      	adds	r3, #1
 8000486:	607b      	str	r3, [r7, #4]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2b17      	cmp	r3, #23
 800048c:	dd96      	ble.n	80003bc <fillTestValues+0xc>
    }
}
 800048e:	bf00      	nop
 8000490:	bf00      	nop
 8000492:	370c      	adds	r7, #12
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	2400017c 	.word	0x2400017c

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80004a6:	f000 fa4d 	bl	8000944 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004aa:	f000 fe8b 	bl	80011c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ae:	f000 f821 	bl	80004f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b2:	f000 f991 	bl	80007d8 <MX_GPIO_Init>
  MX_SPI5_Init();
 80004b6:	f000 f8e5 	bl	8000684 <MX_SPI5_Init>
  MX_TIM1_Init();
 80004ba:	f000 f939 	bl	8000730 <MX_TIM1_Init>
  MX_SPI1_Init();
 80004be:	f000 f88b 	bl	80005d8 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80004c2:	f009 fb67 	bl	8009b94 <MX_USB_DEVICE_Init>
  // You can now view 'elapsed' in debugger
//read_all_dacs();



test_dacs();
 80004c6:	f000 fe0d 	bl	80010e4 <test_dacs>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 80004ca:	2102      	movs	r1, #2
 80004cc:	4807      	ldr	r0, [pc, #28]	@ (80004ec <main+0x4c>)
 80004ce:	f001 fa8e 	bl	80019ee <HAL_GPIO_TogglePin>
	  uint32_t tick = HAL_GetTick();
 80004d2:	f000 fefd 	bl	80012d0 <HAL_GetTick>
 80004d6:	6078      	str	r0, [r7, #4]
	  printf("Tick: %lu\r\n", tick);
 80004d8:	6879      	ldr	r1, [r7, #4]
 80004da:	4805      	ldr	r0, [pc, #20]	@ (80004f0 <main+0x50>)
 80004dc:	f00a f90a 	bl	800a6f4 <iprintf>
	 HAL_Delay(1000);
 80004e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004e4:	f000 ff00 	bl	80012e8 <HAL_Delay>
  {
 80004e8:	bf00      	nop
 80004ea:	e7ee      	b.n	80004ca <main+0x2a>
 80004ec:	58021000 	.word	0x58021000
 80004f0:	0800b3e0 	.word	0x0800b3e0

080004f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b09c      	sub	sp, #112	@ 0x70
 80004f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004fe:	224c      	movs	r2, #76	@ 0x4c
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f00a f908 	bl	800a718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2220      	movs	r2, #32
 800050c:	2100      	movs	r1, #0
 800050e:	4618      	mov	r0, r3
 8000510:	f00a f902 	bl	800a718 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000514:	2002      	movs	r0, #2
 8000516:	f002 fd25 	bl	8002f64 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800051a:	2300      	movs	r3, #0
 800051c:	603b      	str	r3, [r7, #0]
 800051e:	4b2d      	ldr	r3, [pc, #180]	@ (80005d4 <SystemClock_Config+0xe0>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000526:	4a2b      	ldr	r2, [pc, #172]	@ (80005d4 <SystemClock_Config+0xe0>)
 8000528:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800052c:	6193      	str	r3, [r2, #24]
 800052e:	4b29      	ldr	r3, [pc, #164]	@ (80005d4 <SystemClock_Config+0xe0>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000536:	603b      	str	r3, [r7, #0]
 8000538:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800053a:	bf00      	nop
 800053c:	4b25      	ldr	r3, [pc, #148]	@ (80005d4 <SystemClock_Config+0xe0>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000544:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000548:	d1f8      	bne.n	800053c <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800054a:	2321      	movs	r3, #33	@ 0x21
 800054c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800054e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000552:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000554:	2301      	movs	r3, #1
 8000556:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000558:	2302      	movs	r3, #2
 800055a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800055c:	2302      	movs	r3, #2
 800055e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000560:	2303      	movs	r3, #3
 8000562:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 8000564:	2322      	movs	r3, #34	@ 0x22
 8000566:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000568:	2301      	movs	r3, #1
 800056a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800056c:	2308      	movs	r3, #8
 800056e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000570:	2302      	movs	r3, #2
 8000572:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000574:	230c      	movs	r3, #12
 8000576:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000578:	2300      	movs	r3, #0
 800057a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 800057c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000580:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000586:	4618      	mov	r0, r3
 8000588:	f002 fd36 	bl	8002ff8 <HAL_RCC_OscConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000592:	f000 fa03 	bl	800099c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000596:	233f      	movs	r3, #63	@ 0x3f
 8000598:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800059a:	2302      	movs	r3, #2
 800059c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005a2:	2300      	movs	r3, #0
 80005a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80005b2:	2300      	movs	r3, #0
 80005b4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005b6:	1d3b      	adds	r3, r7, #4
 80005b8:	2101      	movs	r1, #1
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 f8f6 	bl	80037ac <HAL_RCC_ClockConfig>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80005c6:	f000 f9e9 	bl	800099c <Error_Handler>
  }
}
 80005ca:	bf00      	nop
 80005cc:	3770      	adds	r7, #112	@ 0x70
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	58024800 	.word	0x58024800

080005d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005dc:	4b27      	ldr	r3, [pc, #156]	@ (800067c <MX_SPI1_Init+0xa4>)
 80005de:	4a28      	ldr	r2, [pc, #160]	@ (8000680 <MX_SPI1_Init+0xa8>)
 80005e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <MX_SPI1_Init+0xa4>)
 80005e4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80005e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005ea:	4b24      	ldr	r3, [pc, #144]	@ (800067c <MX_SPI1_Init+0xa4>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_24BIT;
 80005f0:	4b22      	ldr	r3, [pc, #136]	@ (800067c <MX_SPI1_Init+0xa4>)
 80005f2:	2217      	movs	r2, #23
 80005f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005f6:	4b21      	ldr	r3, [pc, #132]	@ (800067c <MX_SPI1_Init+0xa4>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80005fc:	4b1f      	ldr	r3, [pc, #124]	@ (800067c <MX_SPI1_Init+0xa4>)
 80005fe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000602:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000604:	4b1d      	ldr	r3, [pc, #116]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000606:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800060a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800060c:	4b1b      	ldr	r3, [pc, #108]	@ (800067c <MX_SPI1_Init+0xa4>)
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000614:	2200      	movs	r2, #0
 8000616:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000618:	4b18      	ldr	r3, [pc, #96]	@ (800067c <MX_SPI1_Init+0xa4>)
 800061a:	2200      	movs	r2, #0
 800061c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800061e:	4b17      	ldr	r3, [pc, #92]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000620:	2200      	movs	r2, #0
 8000622:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000624:	4b15      	ldr	r3, [pc, #84]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000626:	2200      	movs	r2, #0
 8000628:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800062a:	4b14      	ldr	r3, [pc, #80]	@ (800067c <MX_SPI1_Init+0xa4>)
 800062c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000630:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000632:	4b12      	ldr	r3, [pc, #72]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000634:	2200      	movs	r2, #0
 8000636:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000638:	4b10      	ldr	r3, [pc, #64]	@ (800067c <MX_SPI1_Init+0xa4>)
 800063a:	2200      	movs	r2, #0
 800063c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800063e:	4b0f      	ldr	r3, [pc, #60]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000640:	2200      	movs	r2, #0
 8000642:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000644:	4b0d      	ldr	r3, [pc, #52]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000646:	2200      	movs	r2, #0
 8000648:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800064a:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <MX_SPI1_Init+0xa4>)
 800064c:	2200      	movs	r2, #0
 800064e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000650:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000652:	2200      	movs	r2, #0
 8000654:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000656:	4b09      	ldr	r3, [pc, #36]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000658:	2200      	movs	r2, #0
 800065a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800065c:	4b07      	ldr	r3, [pc, #28]	@ (800067c <MX_SPI1_Init+0xa4>)
 800065e:	2200      	movs	r2, #0
 8000660:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000662:	4b06      	ldr	r3, [pc, #24]	@ (800067c <MX_SPI1_Init+0xa4>)
 8000664:	2200      	movs	r2, #0
 8000666:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000668:	4804      	ldr	r0, [pc, #16]	@ (800067c <MX_SPI1_Init+0xa4>)
 800066a:	f004 ff03 	bl	8005474 <HAL_SPI_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000674:	f000 f992 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	2400035c 	.word	0x2400035c
 8000680:	40013000 	.word	0x40013000

08000684 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000688:	4b27      	ldr	r3, [pc, #156]	@ (8000728 <MX_SPI5_Init+0xa4>)
 800068a:	4a28      	ldr	r2, [pc, #160]	@ (800072c <MX_SPI5_Init+0xa8>)
 800068c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800068e:	4b26      	ldr	r3, [pc, #152]	@ (8000728 <MX_SPI5_Init+0xa4>)
 8000690:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000694:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000696:	4b24      	ldr	r3, [pc, #144]	@ (8000728 <MX_SPI5_Init+0xa4>)
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <MX_SPI5_Init+0xa4>)
 800069e:	2207      	movs	r2, #7
 80006a0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006a2:	4b21      	ldr	r3, [pc, #132]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80006a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006aa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80006ae:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80006b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006b2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80006b6:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006be:	4b1a      	ldr	r3, [pc, #104]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80006c4:	4b18      	ldr	r3, [pc, #96]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80006d0:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006d6:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80006de:	4b12      	ldr	r3, [pc, #72]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80006e4:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80006f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80006fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <MX_SPI5_Init+0xa4>)
 80006fe:	2200      	movs	r2, #0
 8000700:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000702:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <MX_SPI5_Init+0xa4>)
 8000704:	2200      	movs	r2, #0
 8000706:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000708:	4b07      	ldr	r3, [pc, #28]	@ (8000728 <MX_SPI5_Init+0xa4>)
 800070a:	2200      	movs	r2, #0
 800070c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800070e:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <MX_SPI5_Init+0xa4>)
 8000710:	2200      	movs	r2, #0
 8000712:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000714:	4804      	ldr	r0, [pc, #16]	@ (8000728 <MX_SPI5_Init+0xa4>)
 8000716:	f004 fead 	bl	8005474 <HAL_SPI_Init>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8000720:	f000 f93c 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}
 8000728:	240003e4 	.word	0x240003e4
 800072c:	40015000 	.word	0x40015000

08000730 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000736:	f107 0310 	add.w	r3, r7, #16
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800074e:	4b20      	ldr	r3, [pc, #128]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000750:	4a20      	ldr	r2, [pc, #128]	@ (80007d4 <MX_TIM1_Init+0xa4>)
 8000752:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 137;
 8000754:	4b1e      	ldr	r3, [pc, #120]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000756:	2289      	movs	r2, #137	@ 0x89
 8000758:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075a:	4b1d      	ldr	r3, [pc, #116]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000760:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000762:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000766:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000768:	4b19      	ldr	r3, [pc, #100]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800076e:	4b18      	ldr	r3, [pc, #96]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000774:	4b16      	ldr	r3, [pc, #88]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000776:	2200      	movs	r2, #0
 8000778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800077a:	4815      	ldr	r0, [pc, #84]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 800077c:	f005 fbc1 	bl	8005f02 <HAL_TIM_Base_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000786:	f000 f909 	bl	800099c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800078a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800078e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	4619      	mov	r1, r3
 8000796:	480e      	ldr	r0, [pc, #56]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 8000798:	f005 fc0a 	bl	8005fb0 <HAL_TIM_ConfigClockSource>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80007a2:	f000 f8fb 	bl	800099c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80007aa:	2300      	movs	r3, #0
 80007ac:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	4619      	mov	r1, r3
 80007b6:	4806      	ldr	r0, [pc, #24]	@ (80007d0 <MX_TIM1_Init+0xa0>)
 80007b8:	f005 fe3c 	bl	8006434 <HAL_TIMEx_MasterConfigSynchronization>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80007c2:	f000 f8eb 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	3720      	adds	r7, #32
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	2400046c 	.word	0x2400046c
 80007d4:	40010000 	.word	0x40010000

080007d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08c      	sub	sp, #48	@ 0x30
 80007dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 031c 	add.w	r3, r7, #28
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ee:	4b51      	ldr	r3, [pc, #324]	@ (8000934 <MX_GPIO_Init+0x15c>)
 80007f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f4:	4a4f      	ldr	r2, [pc, #316]	@ (8000934 <MX_GPIO_Init+0x15c>)
 80007f6:	f043 0320 	orr.w	r3, r3, #32
 80007fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007fe:	4b4d      	ldr	r3, [pc, #308]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000804:	f003 0320 	and.w	r3, r3, #32
 8000808:	61bb      	str	r3, [r7, #24]
 800080a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080c:	4b49      	ldr	r3, [pc, #292]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800080e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000812:	4a48      	ldr	r2, [pc, #288]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000818:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800081c:	4b45      	ldr	r3, [pc, #276]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800081e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	4b42      	ldr	r3, [pc, #264]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800082c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000830:	4a40      	ldr	r2, [pc, #256]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800083a:	4b3e      	ldr	r3, [pc, #248]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000848:	4b3a      	ldr	r3, [pc, #232]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800084a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800084e:	4a39      	ldr	r2, [pc, #228]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000858:	4b36      	ldr	r3, [pc, #216]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000866:	4b33      	ldr	r3, [pc, #204]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800086c:	4a31      	ldr	r2, [pc, #196]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800086e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000872:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000876:	4b2f      	ldr	r3, [pc, #188]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800087c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000884:	4b2b      	ldr	r3, [pc, #172]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800088a:	4a2a      	ldr	r2, [pc, #168]	@ (8000934 <MX_GPIO_Init+0x15c>)
 800088c:	f043 0310 	orr.w	r3, r3, #16
 8000890:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000894:	4b27      	ldr	r3, [pc, #156]	@ (8000934 <MX_GPIO_Init+0x15c>)
 8000896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800089a:	f003 0310 	and.w	r3, r3, #16
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2127      	movs	r1, #39	@ 0x27
 80008a6:	4824      	ldr	r0, [pc, #144]	@ (8000938 <MX_GPIO_Init+0x160>)
 80008a8:	f001 f888 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80008ac:	2200      	movs	r2, #0
 80008ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008b2:	4822      	ldr	r0, [pc, #136]	@ (800093c <MX_GPIO_Init+0x164>)
 80008b4:	f001 f882 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2102      	movs	r1, #2
 80008bc:	4820      	ldr	r0, [pc, #128]	@ (8000940 <MX_GPIO_Init+0x168>)
 80008be:	f001 f87d 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5;
 80008c2:	2327      	movs	r3, #39	@ 0x27
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c6:	2301      	movs	r3, #1
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	4817      	ldr	r0, [pc, #92]	@ (8000938 <MX_GPIO_Init+0x160>)
 80008da:	f000 fec7 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80008de:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	4811      	ldr	r0, [pc, #68]	@ (800093c <MX_GPIO_Init+0x164>)
 80008f8:	f000 feb8 	bl	800166c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008fc:	2302      	movs	r3, #2
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000900:	2301      	movs	r3, #1
 8000902:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800090c:	f107 031c 	add.w	r3, r7, #28
 8000910:	4619      	mov	r1, r3
 8000912:	480b      	ldr	r0, [pc, #44]	@ (8000940 <MX_GPIO_Init+0x168>)
 8000914:	f000 feaa 	bl	800166c <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8000918:	2100      	movs	r1, #0
 800091a:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800091e:	f000 fd07 	bl	8001330 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000922:	2100      	movs	r1, #0
 8000924:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000928:	f000 fd02 	bl	8001330 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800092c:	bf00      	nop
 800092e:	3730      	adds	r7, #48	@ 0x30
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	58024400 	.word	0x58024400
 8000938:	58020000 	.word	0x58020000
 800093c:	58020400 	.word	0x58020400
 8000940:	58021000 	.word	0x58021000

08000944 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800094a:	463b      	mov	r3, r7
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000956:	f000 fe11 	bl	800157c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800095a:	2301      	movs	r3, #1
 800095c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800095e:	2300      	movs	r3, #0
 8000960:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000966:	231f      	movs	r3, #31
 8000968:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800096a:	2387      	movs	r3, #135	@ 0x87
 800096c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800096e:	2300      	movs	r3, #0
 8000970:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000972:	2300      	movs	r3, #0
 8000974:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000976:	2301      	movs	r3, #1
 8000978:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800097a:	2301      	movs	r3, #1
 800097c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800097e:	2300      	movs	r3, #0
 8000980:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000982:	2300      	movs	r3, #0
 8000984:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000986:	463b      	mov	r3, r7
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fe2f 	bl	80015ec <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800098e:	2004      	movs	r0, #4
 8000990:	f000 fe0c 	bl	80015ac <HAL_MPU_Enable>

}
 8000994:	bf00      	nop
 8000996:	3710      	adds	r7, #16
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a0:	b672      	cpsid	i
}
 80009a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a4:	bf00      	nop
 80009a6:	e7fd      	b.n	80009a4 <Error_Handler+0x8>

080009a8 <spi_init_24bit>:
#define SPI_CR1_SPE     (1UL << 0)   // SPI Enable
#define SPI_CR1_CSTART  (1UL << 9)   // Start transfer



void spi_init_24bit() {
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
    // CubeMX already configured everything, just enable it permanently
    SPI5->CR2 = (SPI5->CR2 & ~0xFFFFU) | 3;  // Set TSIZE=3 permanently for 24-bit
 80009ac:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <spi_init_24bit+0x2c>)
 80009ae:	685a      	ldr	r2, [r3, #4]
 80009b0:	4b09      	ldr	r3, [pc, #36]	@ (80009d8 <spi_init_24bit+0x30>)
 80009b2:	4013      	ands	r3, r2
 80009b4:	4a07      	ldr	r2, [pc, #28]	@ (80009d4 <spi_init_24bit+0x2c>)
 80009b6:	f043 0303 	orr.w	r3, r3, #3
 80009ba:	6053      	str	r3, [r2, #4]
    SPI5->CR1 |= SPI_CR1_SPE;                // Enable permanently
 80009bc:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <spi_init_24bit+0x2c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a04      	ldr	r2, [pc, #16]	@ (80009d4 <spi_init_24bit+0x2c>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6013      	str	r3, [r2, #0]
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	40015000 	.word	0x40015000
 80009d8:	ffff0000 	.word	0xffff0000

080009dc <write_all_dacs>:
    // Set DAC high, end communication
    GPIOA->BSRR = (1 << (dac_num-1));
}


void write_all_dacs() {
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
    //uint8_t tx_array[3];
    uint32_t tx_data_24bit;


    for (uint8_t dac_num = 1; dac_num <= 3; dac_num++) {
 80009e2:	2301      	movs	r3, #1
 80009e4:	73fb      	strb	r3, [r7, #15]
 80009e6:	e069      	b.n	8000abc <write_all_dacs+0xe0>




        for (uint8_t ch = 8; ch < 16; ch++) {
 80009e8:	2308      	movs	r3, #8
 80009ea:	73bb      	strb	r3, [r7, #14]
 80009ec:	e060      	b.n	8000ab0 <write_all_dacs+0xd4>
            GPIOA->BSRR = (1 << (16 + (dac_num - 1))); // CS lo
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
 80009f0:	330f      	adds	r3, #15
 80009f2:	2201      	movs	r2, #1
 80009f4:	409a      	lsls	r2, r3
 80009f6:	4b36      	ldr	r3, [pc, #216]	@ (8000ad0 <write_all_dacs+0xf4>)
 80009f8:	619a      	str	r2, [r3, #24]

            uint8_t channel_index = (dac_num - 1) * 8 + (ch - 8);
 80009fa:	7bfb      	ldrb	r3, [r7, #15]
 80009fc:	3b01      	subs	r3, #1
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	4413      	add	r3, r2
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	3b08      	subs	r3, #8
 8000a0c:	737b      	strb	r3, [r7, #13]
           // }
            // Pack data into 24 bits
            //tx_data_24bit = ((uint32_t)(ch & 0x0F) << 16) |
               //             ((uint32_t)(channels[channel_index].currentVoltage >> 8) << 8) |
                     //       (channels[channel_index].currentVoltage & 0xFF);
            tx_data_24bit = ((uint32_t)(ch & 0x0F) << 16) | channels[channel_index].currentVoltage;
 8000a0e:	7bbb      	ldrb	r3, [r7, #14]
 8000a10:	041b      	lsls	r3, r3, #16
 8000a12:	f403 2170 	and.w	r1, r3, #983040	@ 0xf0000
 8000a16:	7b7a      	ldrb	r2, [r7, #13]
 8000a18:	482e      	ldr	r0, [pc, #184]	@ (8000ad4 <write_all_dacs+0xf8>)
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	4413      	add	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	4403      	add	r3, r0
 8000a24:	330c      	adds	r3, #12
 8000a26:	881b      	ldrh	r3, [r3, #0]
 8000a28:	430b      	orrs	r3, r1
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	607b      	str	r3, [r7, #4]
    SPI5->CR1 |= SPI_CR1_CSTART;
 8000a30:	4b29      	ldr	r3, [pc, #164]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a28      	ldr	r2, [pc, #160]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a3a:	6013      	str	r3, [r2, #0]
    uint8_t byte2 = tx_data >> 16;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	0c1b      	lsrs	r3, r3, #16
 8000a40:	70fb      	strb	r3, [r7, #3]
    uint8_t byte1 = tx_data >> 8;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	0a1b      	lsrs	r3, r3, #8
 8000a46:	70bb      	strb	r3, [r7, #2]
    uint8_t byte0 = tx_data;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	707b      	strb	r3, [r7, #1]
    while ((SPI5->SR & SPI_SR_TXP) == 0);
 8000a4c:	bf00      	nop
 8000a4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d0f9      	beq.n	8000a4e <write_all_dacs+0x72>
    *(volatile uint8_t *)&SPI5->TXDR = byte2;
 8000a5a:	4a20      	ldr	r2, [pc, #128]	@ (8000adc <write_all_dacs+0x100>)
 8000a5c:	78fb      	ldrb	r3, [r7, #3]
 8000a5e:	7013      	strb	r3, [r2, #0]
    while ((SPI5->SR & SPI_SR_TXP) == 0);
 8000a60:	bf00      	nop
 8000a62:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d0f9      	beq.n	8000a62 <write_all_dacs+0x86>
    *(volatile uint8_t *)&SPI5->TXDR = byte1;
 8000a6e:	4a1b      	ldr	r2, [pc, #108]	@ (8000adc <write_all_dacs+0x100>)
 8000a70:	78bb      	ldrb	r3, [r7, #2]
 8000a72:	7013      	strb	r3, [r2, #0]
    while ((SPI5->SR & SPI_SR_TXP) == 0);
 8000a74:	bf00      	nop
 8000a76:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a78:	695b      	ldr	r3, [r3, #20]
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d0f9      	beq.n	8000a76 <write_all_dacs+0x9a>
    *(volatile uint8_t *)&SPI5->TXDR = byte0;
 8000a82:	4a16      	ldr	r2, [pc, #88]	@ (8000adc <write_all_dacs+0x100>)
 8000a84:	787b      	ldrb	r3, [r7, #1]
 8000a86:	7013      	strb	r3, [r2, #0]
    while ((SPI5->SR & SPI_SR_EOT) == 0);
 8000a88:	bf00      	nop
 8000a8a:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	f003 0308 	and.w	r3, r3, #8
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d0f9      	beq.n	8000a8a <write_all_dacs+0xae>
    SPI5->IFCR = SPI_SR_EOT | SPI_SR_TXTF;
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <write_all_dacs+0xfc>)
 8000a98:	2218      	movs	r2, #24
 8000a9a:	619a      	str	r2, [r3, #24]
}
 8000a9c:	bf00      	nop
            // Send all 24 bits in one go!
            transmit_spi_24bit(tx_data_24bit);
            //HAL_SPI_Transmit(&hspi5, tx_array, 3, HAL_MAX_DELAY);


            GPIOA->BSRR = (1 << (dac_num - 1)); // CS high
 8000a9e:	7bfb      	ldrb	r3, [r7, #15]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	409a      	lsls	r2, r3
 8000aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad0 <write_all_dacs+0xf4>)
 8000aa8:	619a      	str	r2, [r3, #24]
        for (uint8_t ch = 8; ch < 16; ch++) {
 8000aaa:	7bbb      	ldrb	r3, [r7, #14]
 8000aac:	3301      	adds	r3, #1
 8000aae:	73bb      	strb	r3, [r7, #14]
 8000ab0:	7bbb      	ldrb	r3, [r7, #14]
 8000ab2:	2b0f      	cmp	r3, #15
 8000ab4:	d99b      	bls.n	80009ee <write_all_dacs+0x12>
    for (uint8_t dac_num = 1; dac_num <= 3; dac_num++) {
 8000ab6:	7bfb      	ldrb	r3, [r7, #15]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	73fb      	strb	r3, [r7, #15]
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	2b03      	cmp	r3, #3
 8000ac0:	d992      	bls.n	80009e8 <write_all_dacs+0xc>




    }
}
 8000ac2:	bf00      	nop
 8000ac4:	bf00      	nop
 8000ac6:	3714      	adds	r7, #20
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr
 8000ad0:	58020000 	.word	0x58020000
 8000ad4:	2400017c 	.word	0x2400017c
 8000ad8:	40015000 	.word	0x40015000
 8000adc:	40015020 	.word	0x40015020

08000ae0 <read_all_dacs>:

void read_all_dacs() {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af02      	add	r7, sp, #8
    uint8_t tx_buf[3];
    uint8_t rx_buf[3];

    for (uint8_t dac_num = 1; dac_num <= 3; dac_num++) {
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	73fb      	strb	r3, [r7, #15]
 8000aea:	e04b      	b.n	8000b84 <read_all_dacs+0xa4>

        for (uint8_t ch = 8; ch < 16; ch++) {
 8000aec:	2308      	movs	r3, #8
 8000aee:	73bb      	strb	r3, [r7, #14]
 8000af0:	e042      	b.n	8000b78 <read_all_dacs+0x98>
            GPIOA->BSRR = (1 << (16 + (dac_num - 1))); // CS low
 8000af2:	7bfb      	ldrb	r3, [r7, #15]
 8000af4:	330f      	adds	r3, #15
 8000af6:	2201      	movs	r2, #1
 8000af8:	409a      	lsls	r2, r3
 8000afa:	4b26      	ldr	r3, [pc, #152]	@ (8000b94 <read_all_dacs+0xb4>)
 8000afc:	619a      	str	r2, [r3, #24]

            uint8_t channel_index = (dac_num - 1) * 8 + (ch - 8);
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	3b01      	subs	r3, #1
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	00db      	lsls	r3, r3, #3
 8000b06:	b2da      	uxtb	r2, r3
 8000b08:	7bbb      	ldrb	r3, [r7, #14]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	3b08      	subs	r3, #8
 8000b10:	737b      	strb	r3, [r7, #13]

            tx_buf[0] = 0x80 | (ch & 0x0F); // Read command
 8000b12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b16:	f003 030f 	and.w	r3, r3, #15
 8000b1a:	b25b      	sxtb	r3, r3
 8000b1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000b20:	b25b      	sxtb	r3, r3
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	713b      	strb	r3, [r7, #4]
            tx_buf[1] = 0x00;
 8000b26:	2300      	movs	r3, #0
 8000b28:	717b      	strb	r3, [r7, #5]
            tx_buf[2] = 0x00;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	71bb      	strb	r3, [r7, #6]

            HAL_SPI_TransmitReceive(&hspi5, tx_buf, rx_buf, 3, HAL_MAX_DELAY);
 8000b2e:	463a      	mov	r2, r7
 8000b30:	1d39      	adds	r1, r7, #4
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b36:	9300      	str	r3, [sp, #0]
 8000b38:	2303      	movs	r3, #3
 8000b3a:	4817      	ldr	r0, [pc, #92]	@ (8000b98 <read_all_dacs+0xb8>)
 8000b3c:	f004 fdbe 	bl	80056bc <HAL_SPI_TransmitReceive>

            uint16_t result = (rx_buf[1] << 8) | rx_buf[2];
 8000b40:	787b      	ldrb	r3, [r7, #1]
 8000b42:	b21b      	sxth	r3, r3
 8000b44:	021b      	lsls	r3, r3, #8
 8000b46:	b21a      	sxth	r2, r3
 8000b48:	78bb      	ldrb	r3, [r7, #2]
 8000b4a:	b21b      	sxth	r3, r3
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	b21b      	sxth	r3, r3
 8000b50:	817b      	strh	r3, [r7, #10]
            channels[channel_index].readVoltage = result;
 8000b52:	7b7a      	ldrb	r2, [r7, #13]
 8000b54:	4911      	ldr	r1, [pc, #68]	@ (8000b9c <read_all_dacs+0xbc>)
 8000b56:	4613      	mov	r3, r2
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	4413      	add	r3, r2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	440b      	add	r3, r1
 8000b60:	3310      	adds	r3, #16
 8000b62:	897a      	ldrh	r2, [r7, #10]
 8000b64:	801a      	strh	r2, [r3, #0]
            GPIOA->BSRR = (1 << (dac_num - 1)); // CS high
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	3b01      	subs	r3, #1
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	409a      	lsls	r2, r3
 8000b6e:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <read_all_dacs+0xb4>)
 8000b70:	619a      	str	r2, [r3, #24]
        for (uint8_t ch = 8; ch < 16; ch++) {
 8000b72:	7bbb      	ldrb	r3, [r7, #14]
 8000b74:	3301      	adds	r3, #1
 8000b76:	73bb      	strb	r3, [r7, #14]
 8000b78:	7bbb      	ldrb	r3, [r7, #14]
 8000b7a:	2b0f      	cmp	r3, #15
 8000b7c:	d9b9      	bls.n	8000af2 <read_all_dacs+0x12>
    for (uint8_t dac_num = 1; dac_num <= 3; dac_num++) {
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	3301      	adds	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	2b03      	cmp	r3, #3
 8000b88:	d9b0      	bls.n	8000aec <read_all_dacs+0xc>

        }

    }
}
 8000b8a:	bf00      	nop
 8000b8c:	bf00      	nop
 8000b8e:	3710      	adds	r7, #16
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	58020000 	.word	0x58020000
 8000b98:	240003e4 	.word	0x240003e4
 8000b9c:	2400017c 	.word	0x2400017c

08000ba0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd0 <HAL_MspInit+0x30>)
 8000ba8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bac:	4a08      	ldr	r2, [pc, #32]	@ (8000bd0 <HAL_MspInit+0x30>)
 8000bae:	f043 0302 	orr.w	r3, r3, #2
 8000bb2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <HAL_MspInit+0x30>)
 8000bb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bbc:	f003 0302 	and.w	r3, r3, #2
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	58024400 	.word	0x58024400

08000bd4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b0bc      	sub	sp, #240	@ 0xf0
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bec:	f107 0320 	add.w	r3, r7, #32
 8000bf0:	22b8      	movs	r2, #184	@ 0xb8
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f009 fd8f 	bl	800a718 <memset>
  if(hspi->Instance==SPI1)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a5f      	ldr	r2, [pc, #380]	@ (8000d7c <HAL_SPI_MspInit+0x1a8>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d16a      	bne.n	8000cda <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000c04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c14:	f107 0320 	add.w	r3, r7, #32
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f003 f927 	bl	8003e6c <HAL_RCCEx_PeriphCLKConfig>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000c24:	f7ff feba 	bl	800099c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c28:	4b55      	ldr	r3, [pc, #340]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c2e:	4a54      	ldr	r2, [pc, #336]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c38:	4b51      	ldr	r3, [pc, #324]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c42:	61fb      	str	r3, [r7, #28]
 8000c44:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	4b4e      	ldr	r3, [pc, #312]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4c:	4a4c      	ldr	r2, [pc, #304]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c4e:	f043 0301 	orr.w	r3, r3, #1
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c56:	4b4a      	ldr	r3, [pc, #296]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	61bb      	str	r3, [r7, #24]
 8000c62:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c64:	4b46      	ldr	r3, [pc, #280]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a45      	ldr	r2, [pc, #276]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b42      	ldr	r3, [pc, #264]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c82:	23c0      	movs	r3, #192	@ 0xc0
 8000c84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c9a:	2305      	movs	r3, #5
 8000c9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4837      	ldr	r0, [pc, #220]	@ (8000d84 <HAL_SPI_MspInit+0x1b0>)
 8000ca8:	f000 fce0 	bl	800166c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000cac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ccc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	482d      	ldr	r0, [pc, #180]	@ (8000d88 <HAL_SPI_MspInit+0x1b4>)
 8000cd4:	f000 fcca 	bl	800166c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8000cd8:	e04c      	b.n	8000d74 <HAL_SPI_MspInit+0x1a0>
  else if(hspi->Instance==SPI5)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a2b      	ldr	r2, [pc, #172]	@ (8000d8c <HAL_SPI_MspInit+0x1b8>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d147      	bne.n	8000d74 <HAL_SPI_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8000ce4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_HSE;
 8000cf0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000cf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cf8:	f107 0320 	add.w	r3, r7, #32
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f003 f8b5 	bl	8003e6c <HAL_RCCEx_PeriphCLKConfig>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <HAL_SPI_MspInit+0x138>
      Error_Handler();
 8000d08:	f7ff fe48 	bl	800099c <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000d0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d12:	4a1b      	ldr	r2, [pc, #108]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000d14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000d1c:	4b18      	ldr	r3, [pc, #96]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000d1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d2a:	4b15      	ldr	r3, [pc, #84]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000d2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d30:	4a13      	ldr	r2, [pc, #76]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000d32:	f043 0320 	orr.w	r3, r3, #32
 8000d36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <HAL_SPI_MspInit+0x1ac>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	f003 0320 	and.w	r3, r3, #32
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000d48:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000d4c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000d62:	2305      	movs	r3, #5
 8000d64:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d68:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4808      	ldr	r0, [pc, #32]	@ (8000d90 <HAL_SPI_MspInit+0x1bc>)
 8000d70:	f000 fc7c 	bl	800166c <HAL_GPIO_Init>
}
 8000d74:	bf00      	nop
 8000d76:	37f0      	adds	r7, #240	@ 0xf0
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40013000 	.word	0x40013000
 8000d80:	58024400 	.word	0x58024400
 8000d84:	58020000 	.word	0x58020000
 8000d88:	58021800 	.word	0x58021800
 8000d8c:	40015000 	.word	0x40015000
 8000d90:	58021400 	.word	0x58021400

08000d94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a0b      	ldr	r2, [pc, #44]	@ (8000dd0 <HAL_TIM_Base_MspInit+0x3c>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d10e      	bne.n	8000dc4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <HAL_TIM_Base_MspInit+0x40>)
 8000da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000dac:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <HAL_TIM_Base_MspInit+0x40>)
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000db6:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <HAL_TIM_Base_MspInit+0x40>)
 8000db8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	40010000 	.word	0x40010000
 8000dd4:	58024400 	.word	0x58024400

08000dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <NMI_Handler+0x4>

08000de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <HardFault_Handler+0x4>

08000de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <MemManage_Handler+0x4>

08000df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <BusFault_Handler+0x4>

08000df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <UsageFault_Handler+0x4>

08000e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e2e:	f000 fa3b 	bl	80012a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000e3c:	4802      	ldr	r0, [pc, #8]	@ (8000e48 <OTG_HS_IRQHandler+0x10>)
 8000e3e:	f000 ff31 	bl	8001ca4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	240019a0 	.word	0x240019a0

08000e4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	e00a      	b.n	8000e74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e5e:	f3af 8000 	nop.w
 8000e62:	4601      	mov	r1, r0
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	60ba      	str	r2, [r7, #8]
 8000e6a:	b2ca      	uxtb	r2, r1
 8000e6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	3301      	adds	r3, #1
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	dbf0      	blt.n	8000e5e <_read+0x12>
  }

  return len;
 8000e7c:	687b      	ldr	r3, [r7, #4]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	e009      	b.n	8000eac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	1c5a      	adds	r2, r3, #1
 8000e9c:	60ba      	str	r2, [r7, #8]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dbf1      	blt.n	8000e98 <_write+0x12>
  }
  return len;
 8000eb4:	687b      	ldr	r3, [r7, #4]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <_close>:

int _close(int file)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <_isatty>:

int _isatty(int file)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000efe:	2301      	movs	r3, #1
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f30:	4a14      	ldr	r2, [pc, #80]	@ (8000f84 <_sbrk+0x5c>)
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <_sbrk+0x60>)
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f3c:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d102      	bne.n	8000f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <_sbrk+0x64>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <_sbrk+0x68>)
 8000f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4a:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d207      	bcs.n	8000f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f58:	f009 fbe6 	bl	800a728 <__errno>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f66:	e009      	b.n	8000f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f68:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6e:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a05      	ldr	r2, [pc, #20]	@ (8000f8c <_sbrk+0x64>)
 8000f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	24050000 	.word	0x24050000
 8000f88:	00000400 	.word	0x00000400
 8000f8c:	240004b8 	.word	0x240004b8
 8000f90:	240021f0 	.word	0x240021f0

08000f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f98:	4b3e      	ldr	r3, [pc, #248]	@ (8001094 <SystemInit+0x100>)
 8000f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f9e:	4a3d      	ldr	r2, [pc, #244]	@ (8001094 <SystemInit+0x100>)
 8000fa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fa8:	4b3b      	ldr	r3, [pc, #236]	@ (8001098 <SystemInit+0x104>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f003 030f 	and.w	r3, r3, #15
 8000fb0:	2b06      	cmp	r3, #6
 8000fb2:	d807      	bhi.n	8000fc4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fb4:	4b38      	ldr	r3, [pc, #224]	@ (8001098 <SystemInit+0x104>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f023 030f 	bic.w	r3, r3, #15
 8000fbc:	4a36      	ldr	r2, [pc, #216]	@ (8001098 <SystemInit+0x104>)
 8000fbe:	f043 0307 	orr.w	r3, r3, #7
 8000fc2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000fc4:	4b35      	ldr	r3, [pc, #212]	@ (800109c <SystemInit+0x108>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a34      	ldr	r2, [pc, #208]	@ (800109c <SystemInit+0x108>)
 8000fca:	f043 0301 	orr.w	r3, r3, #1
 8000fce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fd0:	4b32      	ldr	r3, [pc, #200]	@ (800109c <SystemInit+0x108>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000fd6:	4b31      	ldr	r3, [pc, #196]	@ (800109c <SystemInit+0x108>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4930      	ldr	r1, [pc, #192]	@ (800109c <SystemInit+0x108>)
 8000fdc:	4b30      	ldr	r3, [pc, #192]	@ (80010a0 <SystemInit+0x10c>)
 8000fde:	4013      	ands	r3, r2
 8000fe0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fe2:	4b2d      	ldr	r3, [pc, #180]	@ (8001098 <SystemInit+0x104>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0308 	and.w	r3, r3, #8
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d007      	beq.n	8000ffe <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fee:	4b2a      	ldr	r3, [pc, #168]	@ (8001098 <SystemInit+0x104>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f023 030f 	bic.w	r3, r3, #15
 8000ff6:	4a28      	ldr	r2, [pc, #160]	@ (8001098 <SystemInit+0x104>)
 8000ff8:	f043 0307 	orr.w	r3, r3, #7
 8000ffc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ffe:	4b27      	ldr	r3, [pc, #156]	@ (800109c <SystemInit+0x108>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001004:	4b25      	ldr	r3, [pc, #148]	@ (800109c <SystemInit+0x108>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800100a:	4b24      	ldr	r3, [pc, #144]	@ (800109c <SystemInit+0x108>)
 800100c:	2200      	movs	r2, #0
 800100e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001010:	4b22      	ldr	r3, [pc, #136]	@ (800109c <SystemInit+0x108>)
 8001012:	4a24      	ldr	r2, [pc, #144]	@ (80010a4 <SystemInit+0x110>)
 8001014:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001016:	4b21      	ldr	r3, [pc, #132]	@ (800109c <SystemInit+0x108>)
 8001018:	4a23      	ldr	r2, [pc, #140]	@ (80010a8 <SystemInit+0x114>)
 800101a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800101c:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <SystemInit+0x108>)
 800101e:	4a23      	ldr	r2, [pc, #140]	@ (80010ac <SystemInit+0x118>)
 8001020:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001022:	4b1e      	ldr	r3, [pc, #120]	@ (800109c <SystemInit+0x108>)
 8001024:	2200      	movs	r2, #0
 8001026:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001028:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <SystemInit+0x108>)
 800102a:	4a20      	ldr	r2, [pc, #128]	@ (80010ac <SystemInit+0x118>)
 800102c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800102e:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <SystemInit+0x108>)
 8001030:	2200      	movs	r2, #0
 8001032:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <SystemInit+0x108>)
 8001036:	4a1d      	ldr	r2, [pc, #116]	@ (80010ac <SystemInit+0x118>)
 8001038:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800103a:	4b18      	ldr	r3, [pc, #96]	@ (800109c <SystemInit+0x108>)
 800103c:	2200      	movs	r2, #0
 800103e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001040:	4b16      	ldr	r3, [pc, #88]	@ (800109c <SystemInit+0x108>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a15      	ldr	r2, [pc, #84]	@ (800109c <SystemInit+0x108>)
 8001046:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800104a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <SystemInit+0x108>)
 800104e:	2200      	movs	r2, #0
 8001050:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001052:	4b12      	ldr	r3, [pc, #72]	@ (800109c <SystemInit+0x108>)
 8001054:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001058:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d113      	bne.n	8001088 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001060:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <SystemInit+0x108>)
 8001062:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001066:	4a0d      	ldr	r2, [pc, #52]	@ (800109c <SystemInit+0x108>)
 8001068:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800106c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001070:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <SystemInit+0x11c>)
 8001072:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001076:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <SystemInit+0x108>)
 800107a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <SystemInit+0x108>)
 8001080:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001084:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	e000ed00 	.word	0xe000ed00
 8001098:	52002000 	.word	0x52002000
 800109c:	58024400 	.word	0x58024400
 80010a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80010a4:	02020200 	.word	0x02020200
 80010a8:	01ff0000 	.word	0x01ff0000
 80010ac:	01010280 	.word	0x01010280
 80010b0:	52004000 	.word	0x52004000

080010b4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80010b8:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <ExitRun0Mode+0x2c>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	4a08      	ldr	r2, [pc, #32]	@ (80010e0 <ExitRun0Mode+0x2c>)
 80010be:	f043 0302 	orr.w	r3, r3, #2
 80010c2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80010c4:	bf00      	nop
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <ExitRun0Mode+0x2c>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d0f9      	beq.n	80010c6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80010d2:	bf00      	nop
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	58024800 	.word	0x58024800

080010e4 <test_dacs>:
void test_everything() {


}

void test_dacs() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	fillTestValues();
 80010ea:	f7ff f961 	bl	80003b0 <fillTestValues>
	printf("Testing DAC's");
 80010ee:	481b      	ldr	r0, [pc, #108]	@ (800115c <test_dacs+0x78>)
 80010f0:	f009 fb00 	bl	800a6f4 <iprintf>
	spi_init_24bit();
 80010f4:	f7ff fc58 	bl	80009a8 <spi_init_24bit>

	write_all_dacs();
 80010f8:	f7ff fc70 	bl	80009dc <write_all_dacs>

	read_all_dacs();
 80010fc:	f7ff fcf0 	bl	8000ae0 <read_all_dacs>

	for(uint8_t i = 0; i < NUM_CHANNELS; i++) {
 8001100:	2300      	movs	r3, #0
 8001102:	71fb      	strb	r3, [r7, #7]
 8001104:	e021      	b.n	800114a <test_dacs+0x66>
		if (channels[i].currentVoltage == channels[i].readVoltage) {
 8001106:	79fa      	ldrb	r2, [r7, #7]
 8001108:	4915      	ldr	r1, [pc, #84]	@ (8001160 <test_dacs+0x7c>)
 800110a:	4613      	mov	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	440b      	add	r3, r1
 8001114:	330c      	adds	r3, #12
 8001116:	8819      	ldrh	r1, [r3, #0]
 8001118:	79fa      	ldrb	r2, [r7, #7]
 800111a:	4811      	ldr	r0, [pc, #68]	@ (8001160 <test_dacs+0x7c>)
 800111c:	4613      	mov	r3, r2
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4403      	add	r3, r0
 8001126:	3310      	adds	r3, #16
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	4299      	cmp	r1, r3
 800112c:	d105      	bne.n	800113a <test_dacs+0x56>
	        printf("Test passed for channel %d\n", i);
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	4619      	mov	r1, r3
 8001132:	480c      	ldr	r0, [pc, #48]	@ (8001164 <test_dacs+0x80>)
 8001134:	f009 fade 	bl	800a6f4 <iprintf>
 8001138:	e004      	b.n	8001144 <test_dacs+0x60>
		} else {
	        printf("Test failed for channel %d\n", i);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	4619      	mov	r1, r3
 800113e:	480a      	ldr	r0, [pc, #40]	@ (8001168 <test_dacs+0x84>)
 8001140:	f009 fad8 	bl	800a6f4 <iprintf>
	for(uint8_t i = 0; i < NUM_CHANNELS; i++) {
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	3301      	adds	r3, #1
 8001148:	71fb      	strb	r3, [r7, #7]
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	2b17      	cmp	r3, #23
 800114e:	d9da      	bls.n	8001106 <test_dacs+0x22>
		}
	}
}
 8001150:	bf00      	nop
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	0800b3ec 	.word	0x0800b3ec
 8001160:	2400017c 	.word	0x2400017c
 8001164:	0800b3fc 	.word	0x0800b3fc
 8001168:	0800b418 	.word	0x0800b418

0800116c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack      /* set stack pointer */
 800116c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80011a8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001170:	f7ff ffa0 	bl	80010b4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001174:	f7ff ff0e 	bl	8000f94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001178:	480c      	ldr	r0, [pc, #48]	@ (80011ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800117a:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800117c:	4a0d      	ldr	r2, [pc, #52]	@ (80011b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001190:	4c0a      	ldr	r4, [pc, #40]	@ (80011bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800119e:	f009 fac9 	bl	800a734 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011a2:	f7ff f97d 	bl	80004a0 <main>
  bx  lr
 80011a6:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 80011a8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80011ac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011b0:	24000160 	.word	0x24000160
  ldr r2, =_sidata
 80011b4:	0800b4d0 	.word	0x0800b4d0
  ldr r2, =_sbss
 80011b8:	24000160 	.word	0x24000160
  ldr r4, =_ebss
 80011bc:	240021f0 	.word	0x240021f0

080011c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC3_IRQHandler>
	...

080011c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ca:	2003      	movs	r0, #3
 80011cc:	f000 f996 	bl	80014fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011d0:	f002 fca2 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 80011d4:	4602      	mov	r2, r0
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <HAL_Init+0x68>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	0a1b      	lsrs	r3, r3, #8
 80011dc:	f003 030f 	and.w	r3, r3, #15
 80011e0:	4913      	ldr	r1, [pc, #76]	@ (8001230 <HAL_Init+0x6c>)
 80011e2:	5ccb      	ldrb	r3, [r1, r3]
 80011e4:	f003 031f 	and.w	r3, r3, #31
 80011e8:	fa22 f303 	lsr.w	r3, r2, r3
 80011ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011ee:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <HAL_Init+0x68>)
 80011f0:	699b      	ldr	r3, [r3, #24]
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001230 <HAL_Init+0x6c>)
 80011f8:	5cd3      	ldrb	r3, [r2, r3]
 80011fa:	f003 031f 	and.w	r3, r3, #31
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	fa22 f303 	lsr.w	r3, r2, r3
 8001204:	4a0b      	ldr	r2, [pc, #44]	@ (8001234 <HAL_Init+0x70>)
 8001206:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001208:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <HAL_Init+0x74>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800120e:	200f      	movs	r0, #15
 8001210:	f000 f814 	bl	800123c <HAL_InitTick>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e002      	b.n	8001224 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800121e:	f7ff fcbf 	bl	8000ba0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	58024400 	.word	0x58024400
 8001230:	0800b47c 	.word	0x0800b47c
 8001234:	24000004 	.word	0x24000004
 8001238:	24000000 	.word	0x24000000

0800123c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001244:	4b15      	ldr	r3, [pc, #84]	@ (800129c <HAL_InitTick+0x60>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e021      	b.n	8001294 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001250:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <HAL_InitTick+0x64>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b11      	ldr	r3, [pc, #68]	@ (800129c <HAL_InitTick+0x60>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800125e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001262:	fbb2 f3f3 	udiv	r3, r2, r3
 8001266:	4618      	mov	r0, r3
 8001268:	f000 f97b 	bl	8001562 <HAL_SYSTICK_Config>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e00e      	b.n	8001294 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2b0f      	cmp	r3, #15
 800127a:	d80a      	bhi.n	8001292 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800127c:	2200      	movs	r2, #0
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001284:	f000 f945 	bl	8001512 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001288:	4a06      	ldr	r2, [pc, #24]	@ (80012a4 <HAL_InitTick+0x68>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800128e:	2300      	movs	r3, #0
 8001290:	e000      	b.n	8001294 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2400000c 	.word	0x2400000c
 80012a0:	24000000 	.word	0x24000000
 80012a4:	24000008 	.word	0x24000008

080012a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <HAL_IncTick+0x20>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_IncTick+0x24>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4413      	add	r3, r2
 80012b8:	4a04      	ldr	r2, [pc, #16]	@ (80012cc <HAL_IncTick+0x24>)
 80012ba:	6013      	str	r3, [r2, #0]
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	2400000c 	.word	0x2400000c
 80012cc:	240004bc 	.word	0x240004bc

080012d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <HAL_GetTick+0x14>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	240004bc 	.word	0x240004bc

080012e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f0:	f7ff ffee 	bl	80012d0 <HAL_GetTick>
 80012f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001300:	d005      	beq.n	800130e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <HAL_Delay+0x44>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	461a      	mov	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4413      	add	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800130e:	bf00      	nop
 8001310:	f7ff ffde 	bl	80012d0 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	429a      	cmp	r2, r3
 800131e:	d8f7      	bhi.n	8001310 <HAL_Delay+0x28>
  {
  }
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2400000c 	.word	0x2400000c

08001330 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800133a:	4b07      	ldr	r3, [pc, #28]	@ (8001358 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	43db      	mvns	r3, r3
 8001342:	401a      	ands	r2, r3
 8001344:	4904      	ldr	r1, [pc, #16]	@ (8001358 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	4313      	orrs	r3, r2
 800134a:	604b      	str	r3, [r1, #4]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	58000400 	.word	0x58000400

0800135c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800136c:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <__NVIC_SetPriorityGrouping+0x40>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001378:	4013      	ands	r3, r2
 800137a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001386:	4313      	orrs	r3, r2
 8001388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138a:	4a04      	ldr	r2, [pc, #16]	@ (800139c <__NVIC_SetPriorityGrouping+0x40>)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	60d3      	str	r3, [r2, #12]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	e000ed00 	.word	0xe000ed00
 80013a0:	05fa0000 	.word	0x05fa0000

080013a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a8:	4b04      	ldr	r3, [pc, #16]	@ (80013bc <__NVIC_GetPriorityGrouping+0x18>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	0a1b      	lsrs	r3, r3, #8
 80013ae:	f003 0307 	and.w	r3, r3, #7
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	db0b      	blt.n	80013ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d2:	88fb      	ldrh	r3, [r7, #6]
 80013d4:	f003 021f 	and.w	r2, r3, #31
 80013d8:	4907      	ldr	r1, [pc, #28]	@ (80013f8 <__NVIC_EnableIRQ+0x38>)
 80013da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013de:	095b      	lsrs	r3, r3, #5
 80013e0:	2001      	movs	r0, #1
 80013e2:	fa00 f202 	lsl.w	r2, r0, r2
 80013e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000e100 	.word	0xe000e100

080013fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	6039      	str	r1, [r7, #0]
 8001406:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001408:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800140c:	2b00      	cmp	r3, #0
 800140e:	db0a      	blt.n	8001426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	b2da      	uxtb	r2, r3
 8001414:	490c      	ldr	r1, [pc, #48]	@ (8001448 <__NVIC_SetPriority+0x4c>)
 8001416:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141a:	0112      	lsls	r2, r2, #4
 800141c:	b2d2      	uxtb	r2, r2
 800141e:	440b      	add	r3, r1
 8001420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001424:	e00a      	b.n	800143c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4908      	ldr	r1, [pc, #32]	@ (800144c <__NVIC_SetPriority+0x50>)
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	f003 030f 	and.w	r3, r3, #15
 8001432:	3b04      	subs	r3, #4
 8001434:	0112      	lsls	r2, r2, #4
 8001436:	b2d2      	uxtb	r2, r2
 8001438:	440b      	add	r3, r1
 800143a:	761a      	strb	r2, [r3, #24]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000e100 	.word	0xe000e100
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001450:	b480      	push	{r7}
 8001452:	b089      	sub	sp, #36	@ 0x24
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	f1c3 0307 	rsb	r3, r3, #7
 800146a:	2b04      	cmp	r3, #4
 800146c:	bf28      	it	cs
 800146e:	2304      	movcs	r3, #4
 8001470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	3304      	adds	r3, #4
 8001476:	2b06      	cmp	r3, #6
 8001478:	d902      	bls.n	8001480 <NVIC_EncodePriority+0x30>
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3b03      	subs	r3, #3
 800147e:	e000      	b.n	8001482 <NVIC_EncodePriority+0x32>
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001484:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43da      	mvns	r2, r3
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	401a      	ands	r2, r3
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001498:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	fa01 f303 	lsl.w	r3, r1, r3
 80014a2:	43d9      	mvns	r1, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a8:	4313      	orrs	r3, r2
         );
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3724      	adds	r7, #36	@ 0x24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
	...

080014b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014c8:	d301      	bcc.n	80014ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ca:	2301      	movs	r3, #1
 80014cc:	e00f      	b.n	80014ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ce:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <SysTick_Config+0x40>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014d6:	210f      	movs	r1, #15
 80014d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014dc:	f7ff ff8e 	bl	80013fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e0:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <SysTick_Config+0x40>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e6:	4b04      	ldr	r3, [pc, #16]	@ (80014f8 <SysTick_Config+0x40>)
 80014e8:	2207      	movs	r2, #7
 80014ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	e000e010 	.word	0xe000e010

080014fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff ff29 	bl	800135c <__NVIC_SetPriorityGrouping>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
 800151e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001520:	f7ff ff40 	bl	80013a4 <__NVIC_GetPriorityGrouping>
 8001524:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	68b9      	ldr	r1, [r7, #8]
 800152a:	6978      	ldr	r0, [r7, #20]
 800152c:	f7ff ff90 	bl	8001450 <NVIC_EncodePriority>
 8001530:	4602      	mov	r2, r0
 8001532:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001536:	4611      	mov	r1, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff5f 	bl	80013fc <__NVIC_SetPriority>
}
 800153e:	bf00      	nop
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b082      	sub	sp, #8
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001550:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ff33 	bl	80013c0 <__NVIC_EnableIRQ>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffa4 	bl	80014b8 <SysTick_Config>
 8001570:	4603      	mov	r3, r0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001580:	f3bf 8f5f 	dmb	sy
}
 8001584:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001586:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <HAL_MPU_Disable+0x28>)
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	4a06      	ldr	r2, [pc, #24]	@ (80015a4 <HAL_MPU_Disable+0x28>)
 800158c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001590:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001592:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <HAL_MPU_Disable+0x2c>)
 8001594:	2200      	movs	r2, #0
 8001596:	605a      	str	r2, [r3, #4]
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	e000ed00 	.word	0xe000ed00
 80015a8:	e000ed90 	.word	0xe000ed90

080015ac <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80015b4:	4a0b      	ldr	r2, [pc, #44]	@ (80015e4 <HAL_MPU_Enable+0x38>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80015be:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <HAL_MPU_Enable+0x3c>)
 80015c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c2:	4a09      	ldr	r2, [pc, #36]	@ (80015e8 <HAL_MPU_Enable+0x3c>)
 80015c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015c8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80015ca:	f3bf 8f4f 	dsb	sy
}
 80015ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015d0:	f3bf 8f6f 	isb	sy
}
 80015d4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000ed90 	.word	0xe000ed90
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	785a      	ldrb	r2, [r3, #1]
 80015f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <HAL_MPU_ConfigRegion+0x7c>)
 80015fa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80015fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <HAL_MPU_ConfigRegion+0x7c>)
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	4a19      	ldr	r2, [pc, #100]	@ (8001668 <HAL_MPU_ConfigRegion+0x7c>)
 8001602:	f023 0301 	bic.w	r3, r3, #1
 8001606:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001608:	4a17      	ldr	r2, [pc, #92]	@ (8001668 <HAL_MPU_ConfigRegion+0x7c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	7b1b      	ldrb	r3, [r3, #12]
 8001614:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7adb      	ldrb	r3, [r3, #11]
 800161a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800161c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	7a9b      	ldrb	r3, [r3, #10]
 8001622:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001624:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	7b5b      	ldrb	r3, [r3, #13]
 800162a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800162c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	7b9b      	ldrb	r3, [r3, #14]
 8001632:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001634:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	7bdb      	ldrb	r3, [r3, #15]
 800163a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800163c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7a5b      	ldrb	r3, [r3, #9]
 8001642:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001644:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	7a1b      	ldrb	r3, [r3, #8]
 800164a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800164c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	7812      	ldrb	r2, [r2, #0]
 8001652:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001656:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001658:	6113      	str	r3, [r2, #16]
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	e000ed90 	.word	0xe000ed90

0800166c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800166c:	b480      	push	{r7}
 800166e:	b089      	sub	sp, #36	@ 0x24
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001676:	2300      	movs	r3, #0
 8001678:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800167a:	4b86      	ldr	r3, [pc, #536]	@ (8001894 <HAL_GPIO_Init+0x228>)
 800167c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800167e:	e18c      	b.n	800199a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	2101      	movs	r1, #1
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 817e 	beq.w	8001994 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d005      	beq.n	80016b0 <HAL_GPIO_Init+0x44>
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d130      	bne.n	8001712 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	2203      	movs	r2, #3
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	4013      	ands	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	68da      	ldr	r2, [r3, #12]
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016e6:	2201      	movs	r2, #1
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4013      	ands	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	091b      	lsrs	r3, r3, #4
 80016fc:	f003 0201 	and.w	r2, r3, #1
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f003 0303 	and.w	r3, r3, #3
 800171a:	2b03      	cmp	r3, #3
 800171c:	d017      	beq.n	800174e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	2203      	movs	r2, #3
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	689a      	ldr	r2, [r3, #8]
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4313      	orrs	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0303 	and.w	r3, r3, #3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d123      	bne.n	80017a2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	08da      	lsrs	r2, r3, #3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3208      	adds	r2, #8
 8001762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001766:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	220f      	movs	r2, #15
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4013      	ands	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	691a      	ldr	r2, [r3, #16]
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	08da      	lsrs	r2, r3, #3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3208      	adds	r2, #8
 800179c:	69b9      	ldr	r1, [r7, #24]
 800179e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	2203      	movs	r2, #3
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4013      	ands	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f003 0203 	and.w	r2, r3, #3
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 80d8 	beq.w	8001994 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001898 <HAL_GPIO_Init+0x22c>)
 80017e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017ea:	4a2b      	ldr	r2, [pc, #172]	@ (8001898 <HAL_GPIO_Init+0x22c>)
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017f4:	4b28      	ldr	r3, [pc, #160]	@ (8001898 <HAL_GPIO_Init+0x22c>)
 80017f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001802:	4a26      	ldr	r2, [pc, #152]	@ (800189c <HAL_GPIO_Init+0x230>)
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	089b      	lsrs	r3, r3, #2
 8001808:	3302      	adds	r3, #2
 800180a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800180e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f003 0303 	and.w	r3, r3, #3
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	220f      	movs	r2, #15
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43db      	mvns	r3, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4013      	ands	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a1d      	ldr	r2, [pc, #116]	@ (80018a0 <HAL_GPIO_Init+0x234>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d04a      	beq.n	80018c4 <HAL_GPIO_Init+0x258>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a1c      	ldr	r2, [pc, #112]	@ (80018a4 <HAL_GPIO_Init+0x238>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d02b      	beq.n	800188e <HAL_GPIO_Init+0x222>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a1b      	ldr	r2, [pc, #108]	@ (80018a8 <HAL_GPIO_Init+0x23c>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d025      	beq.n	800188a <HAL_GPIO_Init+0x21e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a1a      	ldr	r2, [pc, #104]	@ (80018ac <HAL_GPIO_Init+0x240>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d01f      	beq.n	8001886 <HAL_GPIO_Init+0x21a>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a19      	ldr	r2, [pc, #100]	@ (80018b0 <HAL_GPIO_Init+0x244>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d019      	beq.n	8001882 <HAL_GPIO_Init+0x216>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a18      	ldr	r2, [pc, #96]	@ (80018b4 <HAL_GPIO_Init+0x248>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d013      	beq.n	800187e <HAL_GPIO_Init+0x212>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a17      	ldr	r2, [pc, #92]	@ (80018b8 <HAL_GPIO_Init+0x24c>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d00d      	beq.n	800187a <HAL_GPIO_Init+0x20e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a16      	ldr	r2, [pc, #88]	@ (80018bc <HAL_GPIO_Init+0x250>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d007      	beq.n	8001876 <HAL_GPIO_Init+0x20a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a15      	ldr	r2, [pc, #84]	@ (80018c0 <HAL_GPIO_Init+0x254>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d101      	bne.n	8001872 <HAL_GPIO_Init+0x206>
 800186e:	2309      	movs	r3, #9
 8001870:	e029      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 8001872:	230a      	movs	r3, #10
 8001874:	e027      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 8001876:	2307      	movs	r3, #7
 8001878:	e025      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 800187a:	2306      	movs	r3, #6
 800187c:	e023      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 800187e:	2305      	movs	r3, #5
 8001880:	e021      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 8001882:	2304      	movs	r3, #4
 8001884:	e01f      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 8001886:	2303      	movs	r3, #3
 8001888:	e01d      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 800188a:	2302      	movs	r3, #2
 800188c:	e01b      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 800188e:	2301      	movs	r3, #1
 8001890:	e019      	b.n	80018c6 <HAL_GPIO_Init+0x25a>
 8001892:	bf00      	nop
 8001894:	58000080 	.word	0x58000080
 8001898:	58024400 	.word	0x58024400
 800189c:	58000400 	.word	0x58000400
 80018a0:	58020000 	.word	0x58020000
 80018a4:	58020400 	.word	0x58020400
 80018a8:	58020800 	.word	0x58020800
 80018ac:	58020c00 	.word	0x58020c00
 80018b0:	58021000 	.word	0x58021000
 80018b4:	58021400 	.word	0x58021400
 80018b8:	58021800 	.word	0x58021800
 80018bc:	58021c00 	.word	0x58021c00
 80018c0:	58022400 	.word	0x58022400
 80018c4:	2300      	movs	r3, #0
 80018c6:	69fa      	ldr	r2, [r7, #28]
 80018c8:	f002 0203 	and.w	r2, r2, #3
 80018cc:	0092      	lsls	r2, r2, #2
 80018ce:	4093      	lsls	r3, r2
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018d6:	4938      	ldr	r1, [pc, #224]	@ (80019b8 <HAL_GPIO_Init+0x34c>)
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	089b      	lsrs	r3, r3, #2
 80018dc:	3302      	adds	r3, #2
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	43db      	mvns	r3, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4013      	ands	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800190a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001912:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d003      	beq.n	8001938 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001938:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	43db      	mvns	r3, r3
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	3301      	adds	r3, #1
 8001998:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	fa22 f303 	lsr.w	r3, r2, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	f47f ae6b 	bne.w	8001680 <HAL_GPIO_Init+0x14>
  }
}
 80019aa:	bf00      	nop
 80019ac:	bf00      	nop
 80019ae:	3724      	adds	r7, #36	@ 0x24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	58000400 	.word	0x58000400

080019bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
 80019c8:	4613      	mov	r3, r2
 80019ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019cc:	787b      	ldrb	r3, [r7, #1]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d2:	887a      	ldrh	r2, [r7, #2]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80019d8:	e003      	b.n	80019e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	041a      	lsls	r2, r3, #16
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	619a      	str	r2, [r3, #24]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b085      	sub	sp, #20
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
 80019f6:	460b      	mov	r3, r1
 80019f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a00:	887a      	ldrh	r2, [r7, #2]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4013      	ands	r3, r2
 8001a06:	041a      	lsls	r2, r3, #16
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	43d9      	mvns	r1, r3
 8001a0c:	887b      	ldrh	r3, [r7, #2]
 8001a0e:	400b      	ands	r3, r1
 8001a10:	431a      	orrs	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	619a      	str	r2, [r3, #24]
}
 8001a16:	bf00      	nop
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b086      	sub	sp, #24
 8001a26:	af02      	add	r7, sp, #8
 8001a28:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0fe      	b.n	8001c32 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d106      	bne.n	8001a4e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f008 fa85 	bl	8009f58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2203      	movs	r2, #3
 8001a52:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f004 feab 	bl	80067b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	7c1a      	ldrb	r2, [r3, #16]
 8001a68:	f88d 2000 	strb.w	r2, [sp]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a70:	f004 fd7c 	bl	800656c <USB_CoreInit>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d005      	beq.n	8001a86 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e0d5      	b.n	8001c32 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f004 fea3 	bl	80067d8 <USB_SetCurrentMode>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d005      	beq.n	8001aa4 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0c6      	b.n	8001c32 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73fb      	strb	r3, [r7, #15]
 8001aa8:	e04a      	b.n	8001b40 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001aaa:	7bfa      	ldrb	r2, [r7, #15]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	3315      	adds	r3, #21
 8001aba:	2201      	movs	r2, #1
 8001abc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	3314      	adds	r3, #20
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ad2:	7bfa      	ldrb	r2, [r7, #15]
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	b298      	uxth	r0, r3
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	4413      	add	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	440b      	add	r3, r1
 8001ae4:	332e      	adds	r3, #46	@ 0x2e
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001aea:	7bfa      	ldrb	r2, [r7, #15]
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	4613      	mov	r3, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	440b      	add	r3, r1
 8001af8:	3318      	adds	r3, #24
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001afe:	7bfa      	ldrb	r2, [r7, #15]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	4613      	mov	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	4413      	add	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	331c      	adds	r3, #28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b12:	7bfa      	ldrb	r2, [r7, #15]
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	4413      	add	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	3320      	adds	r3, #32
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	3324      	adds	r3, #36	@ 0x24
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	791b      	ldrb	r3, [r3, #4]
 8001b44:	7bfa      	ldrb	r2, [r7, #15]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d3af      	bcc.n	8001aaa <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	73fb      	strb	r3, [r7, #15]
 8001b4e:	e044      	b.n	8001bda <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b50:	7bfa      	ldrb	r2, [r7, #15]
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	4613      	mov	r3, r2
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	4413      	add	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	440b      	add	r3, r1
 8001b5e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001b62:	2200      	movs	r2, #0
 8001b64:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b66:	7bfa      	ldrb	r2, [r7, #15]
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	4413      	add	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	440b      	add	r3, r1
 8001b74:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001b78:	7bfa      	ldrb	r2, [r7, #15]
 8001b7a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b7c:	7bfa      	ldrb	r2, [r7, #15]
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b92:	7bfa      	ldrb	r2, [r7, #15]
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ba8:	7bfa      	ldrb	r2, [r7, #15]
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	4613      	mov	r3, r2
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	4413      	add	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	440b      	add	r3, r1
 8001bb6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001bbe:	7bfa      	ldrb	r2, [r7, #15]
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	4413      	add	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	440b      	add	r3, r1
 8001bcc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	73fb      	strb	r3, [r7, #15]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	791b      	ldrb	r3, [r3, #4]
 8001bde:	7bfa      	ldrb	r2, [r7, #15]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d3b5      	bcc.n	8001b50 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6818      	ldr	r0, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	7c1a      	ldrb	r2, [r3, #16]
 8001bec:	f88d 2000 	strb.w	r2, [sp]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf4:	f004 fe3c 	bl	8006870 <USB_DevInit>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d005      	beq.n	8001c0a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2202      	movs	r2, #2
 8001c02:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e013      	b.n	8001c32 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	7b1b      	ldrb	r3, [r3, #12]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d102      	bne.n	8001c26 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f001 f96f 	bl	8002f04 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f005 fe7f 	bl	800792e <USB_DevDisconnect>

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d101      	bne.n	8001c56 <HAL_PCD_Start+0x1c>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e022      	b.n	8001c9c <HAL_PCD_Start+0x62>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d105      	bne.n	8001c7e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c76:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f004 fd86 	bl	8006794 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f005 fe2d 	bl	80078ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001ca4:	b590      	push	{r4, r7, lr}
 8001ca6:	b08d      	sub	sp, #52	@ 0x34
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001cb2:	6a3b      	ldr	r3, [r7, #32]
 8001cb4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f005 feeb 	bl	8007a96 <USB_GetMode>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f040 84b9 	bne.w	800263a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f005 fe4f 	bl	8007970 <USB_ReadInterrupts>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 84af 	beq.w	8002638 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	0a1b      	lsrs	r3, r3, #8
 8001ce4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f005 fe3c 	bl	8007970 <USB_ReadInterrupts>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d107      	bne.n	8001d12 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	695a      	ldr	r2, [r3, #20]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f002 0202 	and.w	r2, r2, #2
 8001d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f005 fe2a 	bl	8007970 <USB_ReadInterrupts>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	2b10      	cmp	r3, #16
 8001d24:	d161      	bne.n	8001dea <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	699a      	ldr	r2, [r3, #24]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f022 0210 	bic.w	r2, r2, #16
 8001d34:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001d36:	6a3b      	ldr	r3, [r7, #32]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	f003 020f 	and.w	r2, r3, #15
 8001d42:	4613      	mov	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	3304      	adds	r3, #4
 8001d54:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001d5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001d60:	d124      	bne.n	8001dac <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d035      	beq.n	8001dda <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	091b      	lsrs	r3, r3, #4
 8001d76:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	461a      	mov	r2, r3
 8001d80:	6a38      	ldr	r0, [r7, #32]
 8001d82:	f005 fc61 	bl	8007648 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	68da      	ldr	r2, [r3, #12]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	091b      	lsrs	r3, r3, #4
 8001d8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d92:	441a      	add	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	695a      	ldr	r2, [r3, #20]
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	091b      	lsrs	r3, r3, #4
 8001da0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001da4:	441a      	add	r2, r3
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	615a      	str	r2, [r3, #20]
 8001daa:	e016      	b.n	8001dda <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001db2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001db6:	d110      	bne.n	8001dda <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001dbe:	2208      	movs	r2, #8
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	6a38      	ldr	r0, [r7, #32]
 8001dc4:	f005 fc40 	bl	8007648 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	695a      	ldr	r2, [r3, #20]
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	091b      	lsrs	r3, r3, #4
 8001dd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001dd4:	441a      	add	r2, r3
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	699a      	ldr	r2, [r3, #24]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0210 	orr.w	r2, r2, #16
 8001de8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f005 fdbe 	bl	8007970 <USB_ReadInterrupts>
 8001df4:	4603      	mov	r3, r0
 8001df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001dfa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001dfe:	f040 80a7 	bne.w	8001f50 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f005 fdc3 	bl	8007996 <USB_ReadDevAllOutEpInterrupt>
 8001e10:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001e12:	e099      	b.n	8001f48 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 808e 	beq.w	8001f3c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	4611      	mov	r1, r2
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f005 fde7 	bl	80079fe <USB_ReadDevOutEPInterrupt>
 8001e30:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00c      	beq.n	8001e56 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3e:	015a      	lsls	r2, r3, #5
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	4413      	add	r3, r2
 8001e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e48:	461a      	mov	r2, r3
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001e4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 fed1 	bl	8002bf8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d00c      	beq.n	8001e7a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e62:	015a      	lsls	r2, r3, #5
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	4413      	add	r3, r2
 8001e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	2308      	movs	r3, #8
 8001e70:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001e72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f000 ffa7 	bl	8002dc8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	f003 0310 	and.w	r3, r3, #16
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d008      	beq.n	8001e96 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	015a      	lsls	r2, r3, #5
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e90:	461a      	mov	r2, r3
 8001e92:	2310      	movs	r3, #16
 8001e94:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d030      	beq.n	8001f02 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ea8:	2b80      	cmp	r3, #128	@ 0x80
 8001eaa:	d109      	bne.n	8001ec0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	69fa      	ldr	r2, [r7, #28]
 8001eb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001eba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ebe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	4413      	add	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	3304      	adds	r3, #4
 8001ed4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	78db      	ldrb	r3, [r3, #3]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d108      	bne.n	8001ef0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	4619      	mov	r1, r3
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f008 f92c 	bl	800a148 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	015a      	lsls	r2, r3, #5
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001efc:	461a      	mov	r2, r3
 8001efe:	2302      	movs	r3, #2
 8001f00:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	f003 0320 	and.w	r3, r3, #32
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d008      	beq.n	8001f1e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	015a      	lsls	r2, r3, #5
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	4413      	add	r3, r2
 8001f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f18:	461a      	mov	r2, r3
 8001f1a:	2320      	movs	r3, #32
 8001f1c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d009      	beq.n	8001f3c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	015a      	lsls	r2, r3, #5
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	4413      	add	r3, r2
 8001f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f34:	461a      	mov	r2, r3
 8001f36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f3a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3e:	3301      	adds	r3, #1
 8001f40:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f44:	085b      	lsrs	r3, r3, #1
 8001f46:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f47f af62 	bne.w	8001e14 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f005 fd0b 	bl	8007970 <USB_ReadInterrupts>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f64:	f040 80db 	bne.w	800211e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f005 fd2c 	bl	80079ca <USB_ReadDevAllInEpInterrupt>
 8001f72:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001f78:	e0cd      	b.n	8002116 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 80c2 	beq.w	800210a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f8c:	b2d2      	uxtb	r2, r2
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f005 fd52 	bl	8007a3a <USB_ReadDevInEPInterrupt>
 8001f96:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d057      	beq.n	8002052 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	f003 030f 	and.w	r3, r3, #15
 8001fa8:	2201      	movs	r2, #1
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	43db      	mvns	r3, r3
 8001fbc:	69f9      	ldr	r1, [r7, #28]
 8001fbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc8:	015a      	lsls	r2, r3, #5
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	4413      	add	r3, r2
 8001fce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	799b      	ldrb	r3, [r3, #6]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d132      	bne.n	8002046 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	4413      	add	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	3320      	adds	r3, #32
 8001ff0:	6819      	ldr	r1, [r3, #0]
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4403      	add	r3, r0
 8002000:	331c      	adds	r3, #28
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4419      	add	r1, r3
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4403      	add	r3, r0
 8002014:	3320      	adds	r3, #32
 8002016:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	2b00      	cmp	r3, #0
 800201c:	d113      	bne.n	8002046 <HAL_PCD_IRQHandler+0x3a2>
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	3324      	adds	r3, #36	@ 0x24
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d108      	bne.n	8002046 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6818      	ldr	r0, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800203e:	461a      	mov	r2, r3
 8002040:	2101      	movs	r1, #1
 8002042:	f005 fd5b 	bl	8007afc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	b2db      	uxtb	r3, r3
 800204a:	4619      	mov	r1, r3
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f007 fff6 	bl	800a03e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	f003 0308 	and.w	r3, r3, #8
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205e:	015a      	lsls	r2, r3, #5
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	4413      	add	r3, r2
 8002064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002068:	461a      	mov	r2, r3
 800206a:	2308      	movs	r3, #8
 800206c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	2b00      	cmp	r3, #0
 8002076:	d008      	beq.n	800208a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207a:	015a      	lsls	r2, r3, #5
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	4413      	add	r3, r2
 8002080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002084:	461a      	mov	r2, r3
 8002086:	2310      	movs	r3, #16
 8002088:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002090:	2b00      	cmp	r3, #0
 8002092:	d008      	beq.n	80020a6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002096:	015a      	lsls	r2, r3, #5
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	4413      	add	r3, r2
 800209c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020a0:	461a      	mov	r2, r3
 80020a2:	2340      	movs	r3, #64	@ 0x40
 80020a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d023      	beq.n	80020f8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80020b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020b2:	6a38      	ldr	r0, [r7, #32]
 80020b4:	f004 fd3a 	bl	8006b2c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80020b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ba:	4613      	mov	r3, r2
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	4413      	add	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	3310      	adds	r3, #16
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	4413      	add	r3, r2
 80020c8:	3304      	adds	r3, #4
 80020ca:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	78db      	ldrb	r3, [r3, #3]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d108      	bne.n	80020e6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	2200      	movs	r2, #0
 80020d8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80020da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	4619      	mov	r1, r3
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f008 f843 	bl	800a16c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	015a      	lsls	r2, r3, #5
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	4413      	add	r3, r2
 80020ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020f2:	461a      	mov	r2, r3
 80020f4:	2302      	movs	r3, #2
 80020f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002102:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 fcea 	bl	8002ade <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	3301      	adds	r3, #1
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002112:	085b      	lsrs	r3, r3, #1
 8002114:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002118:	2b00      	cmp	r3, #0
 800211a:	f47f af2e 	bne.w	8001f7a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f005 fc24 	bl	8007970 <USB_ReadInterrupts>
 8002128:	4603      	mov	r3, r0
 800212a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800212e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002132:	d122      	bne.n	800217a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	69fa      	ldr	r2, [r7, #28]
 800213e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002142:	f023 0301 	bic.w	r3, r3, #1
 8002146:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800214e:	2b01      	cmp	r3, #1
 8002150:	d108      	bne.n	8002164 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800215a:	2100      	movs	r1, #0
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 fef5 	bl	8002f4c <HAL_PCDEx_LPM_Callback>
 8002162:	e002      	b.n	800216a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f007 ffe1 	bl	800a12c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	695a      	ldr	r2, [r3, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002178:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f005 fbf6 	bl	8007970 <USB_ReadInterrupts>
 8002184:	4603      	mov	r3, r0
 8002186:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800218a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800218e:	d112      	bne.n	80021b6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b01      	cmp	r3, #1
 800219e:	d102      	bne.n	80021a6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f007 ff9d 	bl	800a0e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	695a      	ldr	r2, [r3, #20]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80021b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f005 fbd8 	bl	8007970 <USB_ReadInterrupts>
 80021c0:	4603      	mov	r3, r0
 80021c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80021c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021ca:	d121      	bne.n	8002210 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	695a      	ldr	r2, [r3, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80021da:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d111      	bne.n	800220a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f4:	089b      	lsrs	r3, r3, #2
 80021f6:	f003 020f 	and.w	r2, r3, #15
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002200:	2101      	movs	r1, #1
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 fea2 	bl	8002f4c <HAL_PCDEx_LPM_Callback>
 8002208:	e002      	b.n	8002210 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f007 ff68 	bl	800a0e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f005 fbab 	bl	8007970 <USB_ReadInterrupts>
 800221a:	4603      	mov	r3, r0
 800221c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002220:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002224:	f040 80b7 	bne.w	8002396 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	69fa      	ldr	r2, [r7, #28]
 8002232:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002236:	f023 0301 	bic.w	r3, r3, #1
 800223a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2110      	movs	r1, #16
 8002242:	4618      	mov	r0, r3
 8002244:	f004 fc72 	bl	8006b2c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002248:	2300      	movs	r3, #0
 800224a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800224c:	e046      	b.n	80022dc <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800224e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	4413      	add	r3, r2
 8002256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800225a:	461a      	mov	r2, r3
 800225c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002260:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002264:	015a      	lsls	r2, r3, #5
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	4413      	add	r3, r2
 800226a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002272:	0151      	lsls	r1, r2, #5
 8002274:	69fa      	ldr	r2, [r7, #28]
 8002276:	440a      	add	r2, r1
 8002278:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800227c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002280:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002284:	015a      	lsls	r2, r3, #5
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	4413      	add	r3, r2
 800228a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800228e:	461a      	mov	r2, r3
 8002290:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002294:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002298:	015a      	lsls	r2, r3, #5
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	4413      	add	r3, r2
 800229e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022a6:	0151      	lsls	r1, r2, #5
 80022a8:	69fa      	ldr	r2, [r7, #28]
 80022aa:	440a      	add	r2, r1
 80022ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80022b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80022b4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80022b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b8:	015a      	lsls	r2, r3, #5
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	4413      	add	r3, r2
 80022be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022c6:	0151      	lsls	r1, r2, #5
 80022c8:	69fa      	ldr	r2, [r7, #28]
 80022ca:	440a      	add	r2, r1
 80022cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80022d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80022d4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022d8:	3301      	adds	r3, #1
 80022da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	791b      	ldrb	r3, [r3, #4]
 80022e0:	461a      	mov	r2, r3
 80022e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d3b2      	bcc.n	800224e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	69fa      	ldr	r2, [r7, #28]
 80022f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022f6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80022fa:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7bdb      	ldrb	r3, [r3, #15]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d016      	beq.n	8002332 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800230a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800230e:	69fa      	ldr	r2, [r7, #28]
 8002310:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002314:	f043 030b 	orr.w	r3, r3, #11
 8002318:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800232a:	f043 030b 	orr.w	r3, r3, #11
 800232e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002330:	e015      	b.n	800235e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002338:	695a      	ldr	r2, [r3, #20]
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002340:	4619      	mov	r1, r3
 8002342:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002346:	4313      	orrs	r3, r2
 8002348:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	69fa      	ldr	r2, [r7, #28]
 8002354:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002358:	f043 030b 	orr.w	r3, r3, #11
 800235c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	69fa      	ldr	r2, [r7, #28]
 8002368:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800236c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002370:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6818      	ldr	r0, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002380:	461a      	mov	r2, r3
 8002382:	f005 fbbb 	bl	8007afc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	695a      	ldr	r2, [r3, #20]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002394:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f005 fae8 	bl	8007970 <USB_ReadInterrupts>
 80023a0:	4603      	mov	r3, r0
 80023a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023aa:	d123      	bne.n	80023f4 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f005 fb7f 	bl	8007ab4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f004 fc2f 	bl	8006c1e <USB_GetDevSpeed>
 80023c0:	4603      	mov	r3, r0
 80023c2:	461a      	mov	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681c      	ldr	r4, [r3, #0]
 80023cc:	f001 fd1e 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 80023d0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80023d6:	461a      	mov	r2, r3
 80023d8:	4620      	mov	r0, r4
 80023da:	f004 f939 	bl	8006650 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f007 fe55 	bl	800a08e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	695a      	ldr	r2, [r3, #20]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80023f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f005 fab9 	bl	8007970 <USB_ReadInterrupts>
 80023fe:	4603      	mov	r3, r0
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b08      	cmp	r3, #8
 8002406:	d10a      	bne.n	800241e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f007 fe32 	bl	800a072 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	695a      	ldr	r2, [r3, #20]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f002 0208 	and.w	r2, r2, #8
 800241c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f005 faa4 	bl	8007970 <USB_ReadInterrupts>
 8002428:	4603      	mov	r3, r0
 800242a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800242e:	2b80      	cmp	r3, #128	@ 0x80
 8002430:	d123      	bne.n	800247a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800243a:	6a3b      	ldr	r3, [r7, #32]
 800243c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800243e:	2301      	movs	r3, #1
 8002440:	627b      	str	r3, [r7, #36]	@ 0x24
 8002442:	e014      	b.n	800246e <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002448:	4613      	mov	r3, r2
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	4413      	add	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d105      	bne.n	8002468 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245e:	b2db      	uxtb	r3, r3
 8002460:	4619      	mov	r1, r3
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 fb0a 	bl	8002a7c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246a:	3301      	adds	r3, #1
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	791b      	ldrb	r3, [r3, #4]
 8002472:	461a      	mov	r2, r3
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	4293      	cmp	r3, r2
 8002478:	d3e4      	bcc.n	8002444 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4618      	mov	r0, r3
 8002480:	f005 fa76 	bl	8007970 <USB_ReadInterrupts>
 8002484:	4603      	mov	r3, r0
 8002486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800248a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800248e:	d13c      	bne.n	800250a <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002490:	2301      	movs	r3, #1
 8002492:	627b      	str	r3, [r7, #36]	@ 0x24
 8002494:	e02b      	b.n	80024ee <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002498:	015a      	lsls	r2, r3, #5
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	4413      	add	r3, r2
 800249e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024aa:	4613      	mov	r3, r2
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	4413      	add	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	3318      	adds	r3, #24
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d115      	bne.n	80024e8 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80024bc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80024be:	2b00      	cmp	r3, #0
 80024c0:	da12      	bge.n	80024e8 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c6:	4613      	mov	r3, r2
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	4413      	add	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	3317      	adds	r3, #23
 80024d2:	2201      	movs	r2, #1
 80024d4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	4619      	mov	r1, r3
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 faca 	bl	8002a7c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ea:	3301      	adds	r3, #1
 80024ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	791b      	ldrb	r3, [r3, #4]
 80024f2:	461a      	mov	r2, r3
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d3cd      	bcc.n	8002496 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695a      	ldr	r2, [r3, #20]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002508:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f005 fa2e 	bl	8007970 <USB_ReadInterrupts>
 8002514:	4603      	mov	r3, r0
 8002516:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800251a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800251e:	d156      	bne.n	80025ce <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002520:	2301      	movs	r3, #1
 8002522:	627b      	str	r3, [r7, #36]	@ 0x24
 8002524:	e045      	b.n	80025b2 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002528:	015a      	lsls	r2, r3, #5
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	4413      	add	r3, r2
 800252e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800253a:	4613      	mov	r3, r2
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	4413      	add	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	440b      	add	r3, r1
 8002544:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d12e      	bne.n	80025ac <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800254e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002550:	2b00      	cmp	r3, #0
 8002552:	da2b      	bge.n	80025ac <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	0c1a      	lsrs	r2, r3, #16
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800255e:	4053      	eors	r3, r2
 8002560:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002564:	2b00      	cmp	r3, #0
 8002566:	d121      	bne.n	80025ac <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002568:	6879      	ldr	r1, [r7, #4]
 800256a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800256c:	4613      	mov	r3, r2
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	4413      	add	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002586:	6a3b      	ldr	r3, [r7, #32]
 8002588:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800258a:	6a3b      	ldr	r3, [r7, #32]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10a      	bne.n	80025ac <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	69fa      	ldr	r2, [r7, #28]
 80025a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025a8:	6053      	str	r3, [r2, #4]
            break;
 80025aa:	e008      	b.n	80025be <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ae:	3301      	adds	r3, #1
 80025b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	791b      	ldrb	r3, [r3, #4]
 80025b6:	461a      	mov	r2, r3
 80025b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d3b3      	bcc.n	8002526 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695a      	ldr	r2, [r3, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80025cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f005 f9cc 	bl	8007970 <USB_ReadInterrupts>
 80025d8:	4603      	mov	r3, r0
 80025da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80025de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025e2:	d10a      	bne.n	80025fa <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f007 fdd3 	bl	800a190 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80025f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f005 f9b6 	bl	8007970 <USB_ReadInterrupts>
 8002604:	4603      	mov	r3, r0
 8002606:	f003 0304 	and.w	r3, r3, #4
 800260a:	2b04      	cmp	r3, #4
 800260c:	d115      	bne.n	800263a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f007 fdc3 	bl	800a1ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	430a      	orrs	r2, r1
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	e000      	b.n	800263a <HAL_PCD_IRQHandler+0x996>
      return;
 8002638:	bf00      	nop
    }
  }
}
 800263a:	3734      	adds	r7, #52	@ 0x34
 800263c:	46bd      	mov	sp, r7
 800263e:	bd90      	pop	{r4, r7, pc}

08002640 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002652:	2b01      	cmp	r3, #1
 8002654:	d101      	bne.n	800265a <HAL_PCD_SetAddress+0x1a>
 8002656:	2302      	movs	r3, #2
 8002658:	e012      	b.n	8002680 <HAL_PCD_SetAddress+0x40>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	78fa      	ldrb	r2, [r7, #3]
 8002666:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	78fa      	ldrb	r2, [r7, #3]
 800266e:	4611      	mov	r1, r2
 8002670:	4618      	mov	r0, r3
 8002672:	f005 f915 	bl	80078a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	4608      	mov	r0, r1
 8002692:	4611      	mov	r1, r2
 8002694:	461a      	mov	r2, r3
 8002696:	4603      	mov	r3, r0
 8002698:	70fb      	strb	r3, [r7, #3]
 800269a:	460b      	mov	r3, r1
 800269c:	803b      	strh	r3, [r7, #0]
 800269e:	4613      	mov	r3, r2
 80026a0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	da0f      	bge.n	80026ce <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026ae:	78fb      	ldrb	r3, [r7, #3]
 80026b0:	f003 020f 	and.w	r2, r3, #15
 80026b4:	4613      	mov	r3, r2
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	3310      	adds	r3, #16
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	3304      	adds	r3, #4
 80026c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2201      	movs	r2, #1
 80026ca:	705a      	strb	r2, [r3, #1]
 80026cc:	e00f      	b.n	80026ee <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026ce:	78fb      	ldrb	r3, [r7, #3]
 80026d0:	f003 020f 	and.w	r2, r3, #15
 80026d4:	4613      	mov	r3, r2
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	4413      	add	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	4413      	add	r3, r2
 80026e4:	3304      	adds	r3, #4
 80026e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	f003 030f 	and.w	r3, r3, #15
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80026fa:	883b      	ldrh	r3, [r7, #0]
 80026fc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	78ba      	ldrb	r2, [r7, #2]
 8002708:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	785b      	ldrb	r3, [r3, #1]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d004      	beq.n	800271c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	461a      	mov	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800271c:	78bb      	ldrb	r3, [r7, #2]
 800271e:	2b02      	cmp	r3, #2
 8002720:	d102      	bne.n	8002728 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800272e:	2b01      	cmp	r3, #1
 8002730:	d101      	bne.n	8002736 <HAL_PCD_EP_Open+0xae>
 8002732:	2302      	movs	r3, #2
 8002734:	e00e      	b.n	8002754 <HAL_PCD_EP_Open+0xcc>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68f9      	ldr	r1, [r7, #12]
 8002744:	4618      	mov	r0, r3
 8002746:	f004 fa8f 	bl	8006c68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002752:	7afb      	ldrb	r3, [r7, #11]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002768:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800276c:	2b00      	cmp	r3, #0
 800276e:	da0f      	bge.n	8002790 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002770:	78fb      	ldrb	r3, [r7, #3]
 8002772:	f003 020f 	and.w	r2, r3, #15
 8002776:	4613      	mov	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	4413      	add	r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	3310      	adds	r3, #16
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	4413      	add	r3, r2
 8002784:	3304      	adds	r3, #4
 8002786:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2201      	movs	r2, #1
 800278c:	705a      	strb	r2, [r3, #1]
 800278e:	e00f      	b.n	80027b0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	f003 020f 	and.w	r2, r3, #15
 8002796:	4613      	mov	r3, r2
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	4413      	add	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	4413      	add	r3, r2
 80027a6:	3304      	adds	r3, #4
 80027a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80027b0:	78fb      	ldrb	r3, [r7, #3]
 80027b2:	f003 030f 	and.w	r3, r3, #15
 80027b6:	b2da      	uxtb	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d101      	bne.n	80027ca <HAL_PCD_EP_Close+0x6e>
 80027c6:	2302      	movs	r3, #2
 80027c8:	e00e      	b.n	80027e8 <HAL_PCD_EP_Close+0x8c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68f9      	ldr	r1, [r7, #12]
 80027d8:	4618      	mov	r0, r3
 80027da:	f004 facd 	bl	8006d78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	607a      	str	r2, [r7, #4]
 80027fa:	603b      	str	r3, [r7, #0]
 80027fc:	460b      	mov	r3, r1
 80027fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002800:	7afb      	ldrb	r3, [r7, #11]
 8002802:	f003 020f 	and.w	r2, r3, #15
 8002806:	4613      	mov	r3, r2
 8002808:	00db      	lsls	r3, r3, #3
 800280a:	4413      	add	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4413      	add	r3, r2
 8002816:	3304      	adds	r3, #4
 8002818:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2200      	movs	r2, #0
 800282a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	2200      	movs	r2, #0
 8002830:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002832:	7afb      	ldrb	r3, [r7, #11]
 8002834:	f003 030f 	and.w	r3, r3, #15
 8002838:	b2da      	uxtb	r2, r3
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	799b      	ldrb	r3, [r3, #6]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d102      	bne.n	800284c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6818      	ldr	r0, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	799b      	ldrb	r3, [r3, #6]
 8002854:	461a      	mov	r2, r3
 8002856:	6979      	ldr	r1, [r7, #20]
 8002858:	f004 fb6a 	bl	8006f30 <USB_EPStartXfer>

  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	460b      	mov	r3, r1
 8002870:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002872:	78fb      	ldrb	r3, [r7, #3]
 8002874:	f003 020f 	and.w	r2, r3, #15
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	4413      	add	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002888:	681b      	ldr	r3, [r3, #0]
}
 800288a:	4618      	mov	r0, r3
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b086      	sub	sp, #24
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	607a      	str	r2, [r7, #4]
 80028a0:	603b      	str	r3, [r7, #0]
 80028a2:	460b      	mov	r3, r1
 80028a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028a6:	7afb      	ldrb	r3, [r7, #11]
 80028a8:	f003 020f 	and.w	r2, r3, #15
 80028ac:	4613      	mov	r3, r2
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	3310      	adds	r3, #16
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	4413      	add	r3, r2
 80028ba:	3304      	adds	r3, #4
 80028bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	2200      	movs	r2, #0
 80028ce:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	2201      	movs	r2, #1
 80028d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028d6:	7afb      	ldrb	r3, [r7, #11]
 80028d8:	f003 030f 	and.w	r3, r3, #15
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	799b      	ldrb	r3, [r3, #6]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d102      	bne.n	80028f0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6818      	ldr	r0, [r3, #0]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	799b      	ldrb	r3, [r3, #6]
 80028f8:	461a      	mov	r2, r3
 80028fa:	6979      	ldr	r1, [r7, #20]
 80028fc:	f004 fb18 	bl	8006f30 <USB_EPStartXfer>

  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	460b      	mov	r3, r1
 8002914:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	f003 030f 	and.w	r3, r3, #15
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	7912      	ldrb	r2, [r2, #4]
 8002920:	4293      	cmp	r3, r2
 8002922:	d901      	bls.n	8002928 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e04f      	b.n	80029c8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800292c:	2b00      	cmp	r3, #0
 800292e:	da0f      	bge.n	8002950 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002930:	78fb      	ldrb	r3, [r7, #3]
 8002932:	f003 020f 	and.w	r2, r3, #15
 8002936:	4613      	mov	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	4413      	add	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	3310      	adds	r3, #16
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	4413      	add	r3, r2
 8002944:	3304      	adds	r3, #4
 8002946:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2201      	movs	r2, #1
 800294c:	705a      	strb	r2, [r3, #1]
 800294e:	e00d      	b.n	800296c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002950:	78fa      	ldrb	r2, [r7, #3]
 8002952:	4613      	mov	r3, r2
 8002954:	00db      	lsls	r3, r3, #3
 8002956:	4413      	add	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	4413      	add	r3, r2
 8002962:	3304      	adds	r3, #4
 8002964:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2201      	movs	r2, #1
 8002970:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002972:	78fb      	ldrb	r3, [r7, #3]
 8002974:	f003 030f 	and.w	r3, r3, #15
 8002978:	b2da      	uxtb	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_PCD_EP_SetStall+0x82>
 8002988:	2302      	movs	r3, #2
 800298a:	e01d      	b.n	80029c8 <HAL_PCD_EP_SetStall+0xbe>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68f9      	ldr	r1, [r7, #12]
 800299a:	4618      	mov	r0, r3
 800299c:	f004 feac 	bl	80076f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d109      	bne.n	80029be <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7999      	ldrb	r1, [r3, #6]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80029b8:	461a      	mov	r2, r3
 80029ba:	f005 f89f 	bl	8007afc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80029dc:	78fb      	ldrb	r3, [r7, #3]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	7912      	ldrb	r2, [r2, #4]
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d901      	bls.n	80029ee <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e042      	b.n	8002a74 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80029ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	da0f      	bge.n	8002a16 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029f6:	78fb      	ldrb	r3, [r7, #3]
 80029f8:	f003 020f 	and.w	r2, r3, #15
 80029fc:	4613      	mov	r3, r2
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4413      	add	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	3310      	adds	r3, #16
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	3304      	adds	r3, #4
 8002a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2201      	movs	r2, #1
 8002a12:	705a      	strb	r2, [r3, #1]
 8002a14:	e00f      	b.n	8002a36 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a16:	78fb      	ldrb	r3, [r7, #3]
 8002a18:	f003 020f 	and.w	r2, r3, #15
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	4413      	add	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a3c:	78fb      	ldrb	r3, [r7, #3]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	b2da      	uxtb	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d101      	bne.n	8002a56 <HAL_PCD_EP_ClrStall+0x86>
 8002a52:	2302      	movs	r3, #2
 8002a54:	e00e      	b.n	8002a74 <HAL_PCD_EP_ClrStall+0xa4>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68f9      	ldr	r1, [r7, #12]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f004 feb5 	bl	80077d4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002a88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	da0c      	bge.n	8002aaa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a90:	78fb      	ldrb	r3, [r7, #3]
 8002a92:	f003 020f 	and.w	r2, r3, #15
 8002a96:	4613      	mov	r3, r2
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	3310      	adds	r3, #16
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	60fb      	str	r3, [r7, #12]
 8002aa8:	e00c      	b.n	8002ac4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002aaa:	78fb      	ldrb	r3, [r7, #3]
 8002aac:	f003 020f 	and.w	r2, r3, #15
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	4413      	add	r3, r2
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68f9      	ldr	r1, [r7, #12]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f004 fcd4 	bl	8007478 <USB_EPStopXfer>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002ad4:	7afb      	ldrb	r3, [r7, #11]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b08a      	sub	sp, #40	@ 0x28
 8002ae2:	af02      	add	r7, sp, #8
 8002ae4:	6078      	str	r0, [r7, #4]
 8002ae6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	4613      	mov	r3, r2
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4413      	add	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	3310      	adds	r3, #16
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	4413      	add	r3, r2
 8002b02:	3304      	adds	r3, #4
 8002b04:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	695a      	ldr	r2, [r3, #20]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d901      	bls.n	8002b16 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e06b      	b.n	8002bee <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	691a      	ldr	r2, [r3, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	69fa      	ldr	r2, [r7, #28]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d902      	bls.n	8002b32 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	3303      	adds	r3, #3
 8002b36:	089b      	lsrs	r3, r3, #2
 8002b38:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b3a:	e02a      	b.n	8002b92 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	691a      	ldr	r2, [r3, #16]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	69fa      	ldr	r2, [r7, #28]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d902      	bls.n	8002b58 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	3303      	adds	r3, #3
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	68d9      	ldr	r1, [r3, #12]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	4603      	mov	r3, r0
 8002b74:	6978      	ldr	r0, [r7, #20]
 8002b76:	f004 fd29 	bl	80075cc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	68da      	ldr	r2, [r3, #12]
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	441a      	add	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	695a      	ldr	r2, [r3, #20]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	441a      	add	r2, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	015a      	lsls	r2, r3, #5
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	4413      	add	r3, r2
 8002b9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d809      	bhi.n	8002bbc <PCD_WriteEmptyTxFifo+0xde>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	695a      	ldr	r2, [r3, #20]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d203      	bcs.n	8002bbc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	691b      	ldr	r3, [r3, #16]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1bf      	bne.n	8002b3c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	691a      	ldr	r2, [r3, #16]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d811      	bhi.n	8002bec <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	2201      	movs	r2, #1
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	6939      	ldr	r1, [r7, #16]
 8002be4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002be8:	4013      	ands	r3, r2
 8002bea:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3720      	adds	r7, #32
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b088      	sub	sp, #32
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	333c      	adds	r3, #60	@ 0x3c
 8002c10:	3304      	adds	r3, #4
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	015a      	lsls	r2, r3, #5
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	799b      	ldrb	r3, [r3, #6]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d17b      	bne.n	8002d26 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f003 0308 	and.w	r3, r3, #8
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d015      	beq.n	8002c64 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	4a61      	ldr	r2, [pc, #388]	@ (8002dc0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	f240 80b9 	bls.w	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	f000 80b3 	beq.w	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	015a      	lsls	r2, r3, #5
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	4413      	add	r3, r2
 8002c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c60:	6093      	str	r3, [r2, #8]
 8002c62:	e0a7      	b.n	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	015a      	lsls	r2, r3, #5
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	4413      	add	r3, r2
 8002c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	2320      	movs	r3, #32
 8002c7e:	6093      	str	r3, [r2, #8]
 8002c80:	e098      	b.n	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f040 8093 	bne.w	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	4a4b      	ldr	r2, [pc, #300]	@ (8002dc0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d90f      	bls.n	8002cb6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cac:	461a      	mov	r2, r3
 8002cae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cb2:	6093      	str	r3, [r2, #8]
 8002cb4:	e07e      	b.n	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	3304      	adds	r3, #4
 8002cca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6a1a      	ldr	r2, [r3, #32]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	0159      	lsls	r1, r3, #5
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	440b      	add	r3, r1
 8002cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce2:	1ad2      	subs	r2, r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d114      	bne.n	8002d18 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d109      	bne.n	8002d0a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6818      	ldr	r0, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d00:	461a      	mov	r2, r3
 8002d02:	2101      	movs	r1, #1
 8002d04:	f004 fefa 	bl	8007afc <USB_EP0_OutStart>
 8002d08:	e006      	b.n	8002d18 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	441a      	add	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f007 f972 	bl	800a008 <HAL_PCD_DataOutStageCallback>
 8002d24:	e046      	b.n	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	4a26      	ldr	r2, [pc, #152]	@ (8002dc4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d124      	bne.n	8002d78 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00a      	beq.n	8002d4e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	015a      	lsls	r2, r3, #5
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	4413      	add	r3, r2
 8002d40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d44:	461a      	mov	r2, r3
 8002d46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d4a:	6093      	str	r3, [r2, #8]
 8002d4c:	e032      	b.n	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	f003 0320 	and.w	r3, r3, #32
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d008      	beq.n	8002d6a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	015a      	lsls	r2, r3, #5
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	4413      	add	r3, r2
 8002d60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d64:	461a      	mov	r2, r3
 8002d66:	2320      	movs	r3, #32
 8002d68:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	4619      	mov	r1, r3
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f007 f949 	bl	800a008 <HAL_PCD_DataOutStageCallback>
 8002d76:	e01d      	b.n	8002db4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d114      	bne.n	8002da8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	4613      	mov	r3, r2
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d108      	bne.n	8002da8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002da0:	461a      	mov	r2, r3
 8002da2:	2100      	movs	r1, #0
 8002da4:	f004 feaa 	bl	8007afc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	4619      	mov	r1, r3
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f007 f92a 	bl	800a008 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3720      	adds	r7, #32
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	4f54300a 	.word	0x4f54300a
 8002dc4:	4f54310a 	.word	0x4f54310a

08002dc8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	333c      	adds	r3, #60	@ 0x3c
 8002de0:	3304      	adds	r3, #4
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	015a      	lsls	r2, r3, #5
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4413      	add	r3, r2
 8002dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4a15      	ldr	r2, [pc, #84]	@ (8002e50 <PCD_EP_OutSetupPacket_int+0x88>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d90e      	bls.n	8002e1c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d009      	beq.n	8002e1c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	015a      	lsls	r2, r3, #5
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	4413      	add	r3, r2
 8002e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e14:	461a      	mov	r2, r3
 8002e16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e1a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f007 f8e1 	bl	8009fe4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4a0a      	ldr	r2, [pc, #40]	@ (8002e50 <PCD_EP_OutSetupPacket_int+0x88>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d90c      	bls.n	8002e44 <PCD_EP_OutSetupPacket_int+0x7c>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	799b      	ldrb	r3, [r3, #6]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d108      	bne.n	8002e44 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	2101      	movs	r1, #1
 8002e40:	f004 fe5c 	bl	8007afc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	4f54300a 	.word	0x4f54300a

08002e54 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	70fb      	strb	r3, [r7, #3]
 8002e60:	4613      	mov	r3, r2
 8002e62:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002e6c:	78fb      	ldrb	r3, [r7, #3]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d107      	bne.n	8002e82 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002e72:	883b      	ldrh	r3, [r7, #0]
 8002e74:	0419      	lsls	r1, r3, #16
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e80:	e028      	b.n	8002ed4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e88:	0c1b      	lsrs	r3, r3, #16
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e90:	2300      	movs	r3, #0
 8002e92:	73fb      	strb	r3, [r7, #15]
 8002e94:	e00d      	b.n	8002eb2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	7bfb      	ldrb	r3, [r7, #15]
 8002e9c:	3340      	adds	r3, #64	@ 0x40
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4413      	add	r3, r2
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	0c1b      	lsrs	r3, r3, #16
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002eac:	7bfb      	ldrb	r3, [r7, #15]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	73fb      	strb	r3, [r7, #15]
 8002eb2:	7bfa      	ldrb	r2, [r7, #15]
 8002eb4:	78fb      	ldrb	r3, [r7, #3]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d3ec      	bcc.n	8002e96 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002ebc:	883b      	ldrh	r3, [r7, #0]
 8002ebe:	0418      	lsls	r0, r3, #16
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6819      	ldr	r1, [r3, #0]
 8002ec4:	78fb      	ldrb	r3, [r7, #3]
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	68ba      	ldr	r2, [r7, #8]
 8002eca:	4302      	orrs	r2, r0
 8002ecc:	3340      	adds	r3, #64	@ 0x40
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3714      	adds	r7, #20
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
 8002eea:	460b      	mov	r3, r1
 8002eec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	887a      	ldrh	r2, [r7, #2]
 8002ef4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f32:	4b05      	ldr	r3, [pc, #20]	@ (8002f48 <HAL_PCDEx_ActivateLPM+0x44>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	10000003 	.word	0x10000003

08002f4c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002f6c:	4b19      	ldr	r3, [pc, #100]	@ (8002fd4 <HAL_PWREx_ConfigSupply+0x70>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d00a      	beq.n	8002f8e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f78:	4b16      	ldr	r3, [pc, #88]	@ (8002fd4 <HAL_PWREx_ConfigSupply+0x70>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d001      	beq.n	8002f8a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e01f      	b.n	8002fca <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e01d      	b.n	8002fca <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002f8e:	4b11      	ldr	r3, [pc, #68]	@ (8002fd4 <HAL_PWREx_ConfigSupply+0x70>)
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	f023 0207 	bic.w	r2, r3, #7
 8002f96:	490f      	ldr	r1, [pc, #60]	@ (8002fd4 <HAL_PWREx_ConfigSupply+0x70>)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002f9e:	f7fe f997 	bl	80012d0 <HAL_GetTick>
 8002fa2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002fa4:	e009      	b.n	8002fba <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002fa6:	f7fe f993 	bl	80012d0 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fb4:	d901      	bls.n	8002fba <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e007      	b.n	8002fca <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_PWREx_ConfigSupply+0x70>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fc6:	d1ee      	bne.n	8002fa6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	58024800 	.word	0x58024800

08002fd8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002fdc:	4b05      	ldr	r3, [pc, #20]	@ (8002ff4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4a04      	ldr	r2, [pc, #16]	@ (8002ff4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fe6:	60d3      	str	r3, [r2, #12]
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	58024800 	.word	0x58024800

08002ff8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08c      	sub	sp, #48	@ 0x30
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e3c8      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	f000 8087 	beq.w	8003126 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003018:	4b88      	ldr	r3, [pc, #544]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003020:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003022:	4b86      	ldr	r3, [pc, #536]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003026:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800302a:	2b10      	cmp	r3, #16
 800302c:	d007      	beq.n	800303e <HAL_RCC_OscConfig+0x46>
 800302e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003030:	2b18      	cmp	r3, #24
 8003032:	d110      	bne.n	8003056 <HAL_RCC_OscConfig+0x5e>
 8003034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d10b      	bne.n	8003056 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800303e:	4b7f      	ldr	r3, [pc, #508]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d06c      	beq.n	8003124 <HAL_RCC_OscConfig+0x12c>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d168      	bne.n	8003124 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e3a2      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800305e:	d106      	bne.n	800306e <HAL_RCC_OscConfig+0x76>
 8003060:	4b76      	ldr	r3, [pc, #472]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a75      	ldr	r2, [pc, #468]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003066:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800306a:	6013      	str	r3, [r2, #0]
 800306c:	e02e      	b.n	80030cc <HAL_RCC_OscConfig+0xd4>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10c      	bne.n	8003090 <HAL_RCC_OscConfig+0x98>
 8003076:	4b71      	ldr	r3, [pc, #452]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a70      	ldr	r2, [pc, #448]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 800307c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003080:	6013      	str	r3, [r2, #0]
 8003082:	4b6e      	ldr	r3, [pc, #440]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a6d      	ldr	r2, [pc, #436]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003088:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800308c:	6013      	str	r3, [r2, #0]
 800308e:	e01d      	b.n	80030cc <HAL_RCC_OscConfig+0xd4>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003098:	d10c      	bne.n	80030b4 <HAL_RCC_OscConfig+0xbc>
 800309a:	4b68      	ldr	r3, [pc, #416]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a67      	ldr	r2, [pc, #412]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	4b65      	ldr	r3, [pc, #404]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a64      	ldr	r2, [pc, #400]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	e00b      	b.n	80030cc <HAL_RCC_OscConfig+0xd4>
 80030b4:	4b61      	ldr	r3, [pc, #388]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a60      	ldr	r2, [pc, #384]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030be:	6013      	str	r3, [r2, #0]
 80030c0:	4b5e      	ldr	r3, [pc, #376]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a5d      	ldr	r2, [pc, #372]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d013      	beq.n	80030fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d4:	f7fe f8fc 	bl	80012d0 <HAL_GetTick>
 80030d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030dc:	f7fe f8f8 	bl	80012d0 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b64      	cmp	r3, #100	@ 0x64
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e356      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030ee:	4b53      	ldr	r3, [pc, #332]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0xe4>
 80030fa:	e014      	b.n	8003126 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fe f8e8 	bl	80012d0 <HAL_GetTick>
 8003100:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003104:	f7fe f8e4 	bl	80012d0 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b64      	cmp	r3, #100	@ 0x64
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e342      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003116:	4b49      	ldr	r3, [pc, #292]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x10c>
 8003122:	e000      	b.n	8003126 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003124:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 808c 	beq.w	800324c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003134:	4b41      	ldr	r3, [pc, #260]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800313c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800313e:	4b3f      	ldr	r3, [pc, #252]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003142:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d007      	beq.n	800315a <HAL_RCC_OscConfig+0x162>
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	2b18      	cmp	r3, #24
 800314e:	d137      	bne.n	80031c0 <HAL_RCC_OscConfig+0x1c8>
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d132      	bne.n	80031c0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800315a:	4b38      	ldr	r3, [pc, #224]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	2b00      	cmp	r3, #0
 8003164:	d005      	beq.n	8003172 <HAL_RCC_OscConfig+0x17a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e314      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003172:	4b32      	ldr	r3, [pc, #200]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f023 0219 	bic.w	r2, r3, #25
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	492f      	ldr	r1, [pc, #188]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003180:	4313      	orrs	r3, r2
 8003182:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003184:	f7fe f8a4 	bl	80012d0 <HAL_GetTick>
 8003188:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318c:	f7fe f8a0 	bl	80012d0 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e2fe      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800319e:	4b27      	ldr	r3, [pc, #156]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0304 	and.w	r3, r3, #4
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0f0      	beq.n	800318c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031aa:	4b24      	ldr	r3, [pc, #144]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	061b      	lsls	r3, r3, #24
 80031b8:	4920      	ldr	r1, [pc, #128]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031be:	e045      	b.n	800324c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d026      	beq.n	8003216 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80031c8:	4b1c      	ldr	r3, [pc, #112]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f023 0219 	bic.w	r2, r3, #25
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	4919      	ldr	r1, [pc, #100]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031da:	f7fe f879 	bl	80012d0 <HAL_GetTick>
 80031de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e2:	f7fe f875 	bl	80012d0 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e2d3      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031f4:	4b11      	ldr	r3, [pc, #68]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003200:	4b0e      	ldr	r3, [pc, #56]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	061b      	lsls	r3, r3, #24
 800320e:	490b      	ldr	r1, [pc, #44]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003210:	4313      	orrs	r3, r2
 8003212:	604b      	str	r3, [r1, #4]
 8003214:	e01a      	b.n	800324c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003216:	4b09      	ldr	r3, [pc, #36]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a08      	ldr	r2, [pc, #32]	@ (800323c <HAL_RCC_OscConfig+0x244>)
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003222:	f7fe f855 	bl	80012d0 <HAL_GetTick>
 8003226:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003228:	e00a      	b.n	8003240 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322a:	f7fe f851 	bl	80012d0 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d903      	bls.n	8003240 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e2af      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
 800323c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003240:	4b96      	ldr	r3, [pc, #600]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0304 	and.w	r3, r3, #4
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ee      	bne.n	800322a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	d06a      	beq.n	800332e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003258:	4b90      	ldr	r3, [pc, #576]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003260:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003262:	4b8e      	ldr	r3, [pc, #568]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003266:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	2b08      	cmp	r3, #8
 800326c:	d007      	beq.n	800327e <HAL_RCC_OscConfig+0x286>
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	2b18      	cmp	r3, #24
 8003272:	d11b      	bne.n	80032ac <HAL_RCC_OscConfig+0x2b4>
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	2b01      	cmp	r3, #1
 800327c:	d116      	bne.n	80032ac <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800327e:	4b87      	ldr	r3, [pc, #540]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_RCC_OscConfig+0x29e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	2b80      	cmp	r3, #128	@ 0x80
 8003290:	d001      	beq.n	8003296 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e282      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003296:	4b81      	ldr	r3, [pc, #516]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	061b      	lsls	r3, r3, #24
 80032a4:	497d      	ldr	r1, [pc, #500]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032aa:	e040      	b.n	800332e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	69db      	ldr	r3, [r3, #28]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d023      	beq.n	80032fc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80032b4:	4b79      	ldr	r3, [pc, #484]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a78      	ldr	r2, [pc, #480]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c0:	f7fe f806 	bl	80012d0 <HAL_GetTick>
 80032c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80032c8:	f7fe f802 	bl	80012d0 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e260      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032da:	4b70      	ldr	r3, [pc, #448]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0f0      	beq.n	80032c8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032e6:	4b6d      	ldr	r3, [pc, #436]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	061b      	lsls	r3, r3, #24
 80032f4:	4969      	ldr	r1, [pc, #420]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60cb      	str	r3, [r1, #12]
 80032fa:	e018      	b.n	800332e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80032fc:	4b67      	ldr	r3, [pc, #412]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a66      	ldr	r2, [pc, #408]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003302:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003306:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003308:	f7fd ffe2 	bl	80012d0 <HAL_GetTick>
 800330c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800330e:	e008      	b.n	8003322 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003310:	f7fd ffde 	bl	80012d0 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e23c      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003322:	4b5e      	ldr	r3, [pc, #376]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f0      	bne.n	8003310 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	d036      	beq.n	80033a8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d019      	beq.n	8003376 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003342:	4b56      	ldr	r3, [pc, #344]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003346:	4a55      	ldr	r2, [pc, #340]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003348:	f043 0301 	orr.w	r3, r3, #1
 800334c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800334e:	f7fd ffbf 	bl	80012d0 <HAL_GetTick>
 8003352:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003354:	e008      	b.n	8003368 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003356:	f7fd ffbb 	bl	80012d0 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e219      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003368:	4b4c      	ldr	r3, [pc, #304]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 800336a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d0f0      	beq.n	8003356 <HAL_RCC_OscConfig+0x35e>
 8003374:	e018      	b.n	80033a8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003376:	4b49      	ldr	r3, [pc, #292]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800337a:	4a48      	ldr	r2, [pc, #288]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 800337c:	f023 0301 	bic.w	r3, r3, #1
 8003380:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003382:	f7fd ffa5 	bl	80012d0 <HAL_GetTick>
 8003386:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003388:	e008      	b.n	800339c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800338a:	f7fd ffa1 	bl	80012d0 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e1ff      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800339c:	4b3f      	ldr	r3, [pc, #252]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 800339e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1f0      	bne.n	800338a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0320 	and.w	r3, r3, #32
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d036      	beq.n	8003422 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d019      	beq.n	80033f0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033bc:	4b37      	ldr	r3, [pc, #220]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a36      	ldr	r2, [pc, #216]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80033c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033c8:	f7fd ff82 	bl	80012d0 <HAL_GetTick>
 80033cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033d0:	f7fd ff7e 	bl	80012d0 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e1dc      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033e2:	4b2e      	ldr	r3, [pc, #184]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0f0      	beq.n	80033d0 <HAL_RCC_OscConfig+0x3d8>
 80033ee:	e018      	b.n	8003422 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033f0:	4b2a      	ldr	r3, [pc, #168]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a29      	ldr	r2, [pc, #164]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 80033f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033fc:	f7fd ff68 	bl	80012d0 <HAL_GetTick>
 8003400:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003404:	f7fd ff64 	bl	80012d0 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e1c2      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003416:	4b21      	ldr	r3, [pc, #132]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0304 	and.w	r3, r3, #4
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 8086 	beq.w	800353c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003430:	4b1b      	ldr	r3, [pc, #108]	@ (80034a0 <HAL_RCC_OscConfig+0x4a8>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a1a      	ldr	r2, [pc, #104]	@ (80034a0 <HAL_RCC_OscConfig+0x4a8>)
 8003436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800343a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800343c:	f7fd ff48 	bl	80012d0 <HAL_GetTick>
 8003440:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003444:	f7fd ff44 	bl	80012d0 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b64      	cmp	r3, #100	@ 0x64
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e1a2      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003456:	4b12      	ldr	r3, [pc, #72]	@ (80034a0 <HAL_RCC_OscConfig+0x4a8>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800345e:	2b00      	cmp	r3, #0
 8003460:	d0f0      	beq.n	8003444 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d106      	bne.n	8003478 <HAL_RCC_OscConfig+0x480>
 800346a:	4b0c      	ldr	r3, [pc, #48]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 800346c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346e:	4a0b      	ldr	r2, [pc, #44]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003470:	f043 0301 	orr.w	r3, r3, #1
 8003474:	6713      	str	r3, [r2, #112]	@ 0x70
 8003476:	e032      	b.n	80034de <HAL_RCC_OscConfig+0x4e6>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d111      	bne.n	80034a4 <HAL_RCC_OscConfig+0x4ac>
 8003480:	4b06      	ldr	r3, [pc, #24]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003484:	4a05      	ldr	r2, [pc, #20]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003486:	f023 0301 	bic.w	r3, r3, #1
 800348a:	6713      	str	r3, [r2, #112]	@ 0x70
 800348c:	4b03      	ldr	r3, [pc, #12]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 800348e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003490:	4a02      	ldr	r2, [pc, #8]	@ (800349c <HAL_RCC_OscConfig+0x4a4>)
 8003492:	f023 0304 	bic.w	r3, r3, #4
 8003496:	6713      	str	r3, [r2, #112]	@ 0x70
 8003498:	e021      	b.n	80034de <HAL_RCC_OscConfig+0x4e6>
 800349a:	bf00      	nop
 800349c:	58024400 	.word	0x58024400
 80034a0:	58024800 	.word	0x58024800
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	2b05      	cmp	r3, #5
 80034aa:	d10c      	bne.n	80034c6 <HAL_RCC_OscConfig+0x4ce>
 80034ac:	4b83      	ldr	r3, [pc, #524]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b0:	4a82      	ldr	r2, [pc, #520]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034b2:	f043 0304 	orr.w	r3, r3, #4
 80034b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b8:	4b80      	ldr	r3, [pc, #512]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034bc:	4a7f      	ldr	r2, [pc, #508]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034c4:	e00b      	b.n	80034de <HAL_RCC_OscConfig+0x4e6>
 80034c6:	4b7d      	ldr	r3, [pc, #500]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ca:	4a7c      	ldr	r2, [pc, #496]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034cc:	f023 0301 	bic.w	r3, r3, #1
 80034d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d2:	4b7a      	ldr	r3, [pc, #488]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d6:	4a79      	ldr	r2, [pc, #484]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80034d8:	f023 0304 	bic.w	r3, r3, #4
 80034dc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d015      	beq.n	8003512 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e6:	f7fd fef3 	bl	80012d0 <HAL_GetTick>
 80034ea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034ec:	e00a      	b.n	8003504 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ee:	f7fd feef 	bl	80012d0 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d901      	bls.n	8003504 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e14b      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003504:	4b6d      	ldr	r3, [pc, #436]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d0ee      	beq.n	80034ee <HAL_RCC_OscConfig+0x4f6>
 8003510:	e014      	b.n	800353c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003512:	f7fd fedd 	bl	80012d0 <HAL_GetTick>
 8003516:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003518:	e00a      	b.n	8003530 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7fd fed9 	bl	80012d0 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003528:	4293      	cmp	r3, r2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e135      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003530:	4b62      	ldr	r3, [pc, #392]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1ee      	bne.n	800351a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 812a 	beq.w	800379a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003546:	4b5d      	ldr	r3, [pc, #372]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800354e:	2b18      	cmp	r3, #24
 8003550:	f000 80ba 	beq.w	80036c8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	2b02      	cmp	r3, #2
 800355a:	f040 8095 	bne.w	8003688 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800355e:	4b57      	ldr	r3, [pc, #348]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a56      	ldr	r2, [pc, #344]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003564:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356a:	f7fd feb1 	bl	80012d0 <HAL_GetTick>
 800356e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003572:	f7fd fead 	bl	80012d0 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e10b      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003584:	4b4d      	ldr	r3, [pc, #308]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1f0      	bne.n	8003572 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003590:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003592:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003594:	4b4a      	ldr	r3, [pc, #296]	@ (80036c0 <HAL_RCC_OscConfig+0x6c8>)
 8003596:	4013      	ands	r3, r2
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035a0:	0112      	lsls	r2, r2, #4
 80035a2:	430a      	orrs	r2, r1
 80035a4:	4945      	ldr	r1, [pc, #276]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	628b      	str	r3, [r1, #40]	@ 0x28
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ae:	3b01      	subs	r3, #1
 80035b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035b8:	3b01      	subs	r3, #1
 80035ba:	025b      	lsls	r3, r3, #9
 80035bc:	b29b      	uxth	r3, r3
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	3b01      	subs	r3, #1
 80035c6:	041b      	lsls	r3, r3, #16
 80035c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80035cc:	431a      	orrs	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d2:	3b01      	subs	r3, #1
 80035d4:	061b      	lsls	r3, r3, #24
 80035d6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80035da:	4938      	ldr	r1, [pc, #224]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80035e0:	4b36      	ldr	r3, [pc, #216]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80035e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e4:	4a35      	ldr	r2, [pc, #212]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80035e6:	f023 0301 	bic.w	r3, r3, #1
 80035ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80035ec:	4b33      	ldr	r3, [pc, #204]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80035ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035f0:	4b34      	ldr	r3, [pc, #208]	@ (80036c4 <HAL_RCC_OscConfig+0x6cc>)
 80035f2:	4013      	ands	r3, r2
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80035f8:	00d2      	lsls	r2, r2, #3
 80035fa:	4930      	ldr	r1, [pc, #192]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003600:	4b2e      	ldr	r3, [pc, #184]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	f023 020c 	bic.w	r2, r3, #12
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360c:	492b      	ldr	r1, [pc, #172]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800360e:	4313      	orrs	r3, r2
 8003610:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003612:	4b2a      	ldr	r3, [pc, #168]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003616:	f023 0202 	bic.w	r2, r3, #2
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361e:	4927      	ldr	r1, [pc, #156]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003620:	4313      	orrs	r3, r2
 8003622:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003624:	4b25      	ldr	r3, [pc, #148]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	4a24      	ldr	r2, [pc, #144]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800362a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800362e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003630:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003634:	4a21      	ldr	r2, [pc, #132]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800363a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800363c:	4b1f      	ldr	r3, [pc, #124]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800363e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003640:	4a1e      	ldr	r2, [pc, #120]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003642:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003646:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003648:	4b1c      	ldr	r3, [pc, #112]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800364a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364c:	4a1b      	ldr	r2, [pc, #108]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003654:	4b19      	ldr	r3, [pc, #100]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a18      	ldr	r2, [pc, #96]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800365a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800365e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003660:	f7fd fe36 	bl	80012d0 <HAL_GetTick>
 8003664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003668:	f7fd fe32 	bl	80012d0 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e090      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800367a:	4b10      	ldr	r3, [pc, #64]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f0      	beq.n	8003668 <HAL_RCC_OscConfig+0x670>
 8003686:	e088      	b.n	800379a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003688:	4b0c      	ldr	r3, [pc, #48]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a0b      	ldr	r2, [pc, #44]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 800368e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003694:	f7fd fe1c 	bl	80012d0 <HAL_GetTick>
 8003698:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369c:	f7fd fe18 	bl	80012d0 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e076      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036ae:	4b03      	ldr	r3, [pc, #12]	@ (80036bc <HAL_RCC_OscConfig+0x6c4>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0x6a4>
 80036ba:	e06e      	b.n	800379a <HAL_RCC_OscConfig+0x7a2>
 80036bc:	58024400 	.word	0x58024400
 80036c0:	fffffc0c 	.word	0xfffffc0c
 80036c4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80036c8:	4b36      	ldr	r3, [pc, #216]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 80036ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80036ce:	4b35      	ldr	r3, [pc, #212]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d031      	beq.n	8003740 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	f003 0203 	and.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d12a      	bne.n	8003740 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	091b      	lsrs	r3, r3, #4
 80036ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d122      	bne.n	8003740 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003704:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003706:	429a      	cmp	r2, r3
 8003708:	d11a      	bne.n	8003740 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	0a5b      	lsrs	r3, r3, #9
 800370e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003716:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003718:	429a      	cmp	r2, r3
 800371a:	d111      	bne.n	8003740 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	0c1b      	lsrs	r3, r3, #16
 8003720:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003728:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800372a:	429a      	cmp	r2, r3
 800372c:	d108      	bne.n	8003740 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	0e1b      	lsrs	r3, r3, #24
 8003732:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800373a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e02b      	b.n	800379c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003744:	4b17      	ldr	r3, [pc, #92]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 8003746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003748:	08db      	lsrs	r3, r3, #3
 800374a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800374e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	429a      	cmp	r2, r3
 8003758:	d01f      	beq.n	800379a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800375a:	4b12      	ldr	r3, [pc, #72]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 800375c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375e:	4a11      	ldr	r2, [pc, #68]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 8003760:	f023 0301 	bic.w	r3, r3, #1
 8003764:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003766:	f7fd fdb3 	bl	80012d0 <HAL_GetTick>
 800376a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800376c:	bf00      	nop
 800376e:	f7fd fdaf 	bl	80012d0 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003776:	4293      	cmp	r3, r2
 8003778:	d0f9      	beq.n	800376e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800377a:	4b0a      	ldr	r3, [pc, #40]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 800377c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800377e:	4b0a      	ldr	r3, [pc, #40]	@ (80037a8 <HAL_RCC_OscConfig+0x7b0>)
 8003780:	4013      	ands	r3, r2
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003786:	00d2      	lsls	r2, r2, #3
 8003788:	4906      	ldr	r1, [pc, #24]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 800378a:	4313      	orrs	r3, r2
 800378c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800378e:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 8003790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003792:	4a04      	ldr	r2, [pc, #16]	@ (80037a4 <HAL_RCC_OscConfig+0x7ac>)
 8003794:	f043 0301 	orr.w	r3, r3, #1
 8003798:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3730      	adds	r7, #48	@ 0x30
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	58024400 	.word	0x58024400
 80037a8:	ffff0007 	.word	0xffff0007

080037ac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e19c      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037c0:	4b8a      	ldr	r3, [pc, #552]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d910      	bls.n	80037f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b87      	ldr	r3, [pc, #540]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f023 020f 	bic.w	r2, r3, #15
 80037d6:	4985      	ldr	r1, [pc, #532]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	4313      	orrs	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	4b83      	ldr	r3, [pc, #524]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d001      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e184      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d010      	beq.n	800381e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	4b7b      	ldr	r3, [pc, #492]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003808:	429a      	cmp	r2, r3
 800380a:	d908      	bls.n	800381e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800380c:	4b78      	ldr	r3, [pc, #480]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	4975      	ldr	r1, [pc, #468]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800381a:	4313      	orrs	r3, r2
 800381c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d010      	beq.n	800384c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	695a      	ldr	r2, [r3, #20]
 800382e:	4b70      	ldr	r3, [pc, #448]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003836:	429a      	cmp	r2, r3
 8003838:	d908      	bls.n	800384c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800383a:	4b6d      	ldr	r3, [pc, #436]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	496a      	ldr	r1, [pc, #424]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 8003848:	4313      	orrs	r3, r2
 800384a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0310 	and.w	r3, r3, #16
 8003854:	2b00      	cmp	r3, #0
 8003856:	d010      	beq.n	800387a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	699a      	ldr	r2, [r3, #24]
 800385c:	4b64      	ldr	r3, [pc, #400]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003864:	429a      	cmp	r2, r3
 8003866:	d908      	bls.n	800387a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003868:	4b61      	ldr	r3, [pc, #388]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	495e      	ldr	r1, [pc, #376]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 8003876:	4313      	orrs	r3, r2
 8003878:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b00      	cmp	r3, #0
 8003884:	d010      	beq.n	80038a8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	69da      	ldr	r2, [r3, #28]
 800388a:	4b59      	ldr	r3, [pc, #356]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003892:	429a      	cmp	r2, r3
 8003894:	d908      	bls.n	80038a8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003896:	4b56      	ldr	r3, [pc, #344]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	4953      	ldr	r1, [pc, #332]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d010      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68da      	ldr	r2, [r3, #12]
 80038b8:	4b4d      	ldr	r3, [pc, #308]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f003 030f 	and.w	r3, r3, #15
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d908      	bls.n	80038d6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038c4:	4b4a      	ldr	r3, [pc, #296]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	f023 020f 	bic.w	r2, r3, #15
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4947      	ldr	r1, [pc, #284]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d055      	beq.n	800398e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80038e2:	4b43      	ldr	r3, [pc, #268]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	4940      	ldr	r1, [pc, #256]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d107      	bne.n	800390c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038fc:	4b3c      	ldr	r3, [pc, #240]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d121      	bne.n	800394c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e0f6      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b03      	cmp	r3, #3
 8003912:	d107      	bne.n	8003924 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003914:	4b36      	ldr	r3, [pc, #216]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d115      	bne.n	800394c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e0ea      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d107      	bne.n	800393c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800392c:	4b30      	ldr	r3, [pc, #192]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003934:	2b00      	cmp	r3, #0
 8003936:	d109      	bne.n	800394c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0de      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800393c:	4b2c      	ldr	r3, [pc, #176]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0304 	and.w	r3, r3, #4
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e0d6      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800394c:	4b28      	ldr	r3, [pc, #160]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	f023 0207 	bic.w	r2, r3, #7
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	4925      	ldr	r1, [pc, #148]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800395a:	4313      	orrs	r3, r2
 800395c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800395e:	f7fd fcb7 	bl	80012d0 <HAL_GetTick>
 8003962:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003964:	e00a      	b.n	800397c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003966:	f7fd fcb3 	bl	80012d0 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003974:	4293      	cmp	r3, r2
 8003976:	d901      	bls.n	800397c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e0be      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397c:	4b1c      	ldr	r3, [pc, #112]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	429a      	cmp	r2, r3
 800398c:	d1eb      	bne.n	8003966 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d010      	beq.n	80039bc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	4b14      	ldr	r3, [pc, #80]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	f003 030f 	and.w	r3, r3, #15
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d208      	bcs.n	80039bc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039aa:	4b11      	ldr	r3, [pc, #68]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	f023 020f 	bic.w	r2, r3, #15
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	490e      	ldr	r1, [pc, #56]	@ (80039f0 <HAL_RCC_ClockConfig+0x244>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039bc:	4b0b      	ldr	r3, [pc, #44]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 030f 	and.w	r3, r3, #15
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d214      	bcs.n	80039f4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ca:	4b08      	ldr	r3, [pc, #32]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 020f 	bic.w	r2, r3, #15
 80039d2:	4906      	ldr	r1, [pc, #24]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039da:	4b04      	ldr	r3, [pc, #16]	@ (80039ec <HAL_RCC_ClockConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d005      	beq.n	80039f4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e086      	b.n	8003afa <HAL_RCC_ClockConfig+0x34e>
 80039ec:	52002000 	.word	0x52002000
 80039f0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d010      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691a      	ldr	r2, [r3, #16]
 8003a04:	4b3f      	ldr	r3, [pc, #252]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d208      	bcs.n	8003a22 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a10:	4b3c      	ldr	r3, [pc, #240]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	4939      	ldr	r1, [pc, #228]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d010      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	695a      	ldr	r2, [r3, #20]
 8003a32:	4b34      	ldr	r3, [pc, #208]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d208      	bcs.n	8003a50 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a3e:	4b31      	ldr	r3, [pc, #196]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	492e      	ldr	r1, [pc, #184]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0310 	and.w	r3, r3, #16
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d010      	beq.n	8003a7e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	699a      	ldr	r2, [r3, #24]
 8003a60:	4b28      	ldr	r3, [pc, #160]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d208      	bcs.n	8003a7e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a6c:	4b25      	ldr	r3, [pc, #148]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a6e:	69db      	ldr	r3, [r3, #28]
 8003a70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	4922      	ldr	r1, [pc, #136]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0320 	and.w	r3, r3, #32
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d010      	beq.n	8003aac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69da      	ldr	r2, [r3, #28]
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d208      	bcs.n	8003aac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	4917      	ldr	r1, [pc, #92]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003aac:	f000 f834 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	4b14      	ldr	r3, [pc, #80]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	0a1b      	lsrs	r3, r3, #8
 8003ab8:	f003 030f 	and.w	r3, r3, #15
 8003abc:	4912      	ldr	r1, [pc, #72]	@ (8003b08 <HAL_RCC_ClockConfig+0x35c>)
 8003abe:	5ccb      	ldrb	r3, [r1, r3]
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003aca:	4b0e      	ldr	r3, [pc, #56]	@ (8003b04 <HAL_RCC_ClockConfig+0x358>)
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8003b08 <HAL_RCC_ClockConfig+0x35c>)
 8003ad4:	5cd3      	ldrb	r3, [r2, r3]
 8003ad6:	f003 031f 	and.w	r3, r3, #31
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8003b0c <HAL_RCC_ClockConfig+0x360>)
 8003ae2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ae4:	4a0a      	ldr	r2, [pc, #40]	@ (8003b10 <HAL_RCC_ClockConfig+0x364>)
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003aea:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <HAL_RCC_ClockConfig+0x368>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7fd fba4 	bl	800123c <HAL_InitTick>
 8003af4:	4603      	mov	r3, r0
 8003af6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	58024400 	.word	0x58024400
 8003b08:	0800b47c 	.word	0x0800b47c
 8003b0c:	24000004 	.word	0x24000004
 8003b10:	24000000 	.word	0x24000000
 8003b14:	24000008 	.word	0x24000008

08003b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b089      	sub	sp, #36	@ 0x24
 8003b1c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b1e:	4bb3      	ldr	r3, [pc, #716]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b26:	2b18      	cmp	r3, #24
 8003b28:	f200 8155 	bhi.w	8003dd6 <HAL_RCC_GetSysClockFreq+0x2be>
 8003b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b34 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b32:	bf00      	nop
 8003b34:	08003b99 	.word	0x08003b99
 8003b38:	08003dd7 	.word	0x08003dd7
 8003b3c:	08003dd7 	.word	0x08003dd7
 8003b40:	08003dd7 	.word	0x08003dd7
 8003b44:	08003dd7 	.word	0x08003dd7
 8003b48:	08003dd7 	.word	0x08003dd7
 8003b4c:	08003dd7 	.word	0x08003dd7
 8003b50:	08003dd7 	.word	0x08003dd7
 8003b54:	08003bbf 	.word	0x08003bbf
 8003b58:	08003dd7 	.word	0x08003dd7
 8003b5c:	08003dd7 	.word	0x08003dd7
 8003b60:	08003dd7 	.word	0x08003dd7
 8003b64:	08003dd7 	.word	0x08003dd7
 8003b68:	08003dd7 	.word	0x08003dd7
 8003b6c:	08003dd7 	.word	0x08003dd7
 8003b70:	08003dd7 	.word	0x08003dd7
 8003b74:	08003bc5 	.word	0x08003bc5
 8003b78:	08003dd7 	.word	0x08003dd7
 8003b7c:	08003dd7 	.word	0x08003dd7
 8003b80:	08003dd7 	.word	0x08003dd7
 8003b84:	08003dd7 	.word	0x08003dd7
 8003b88:	08003dd7 	.word	0x08003dd7
 8003b8c:	08003dd7 	.word	0x08003dd7
 8003b90:	08003dd7 	.word	0x08003dd7
 8003b94:	08003bcb 	.word	0x08003bcb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b98:	4b94      	ldr	r3, [pc, #592]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0320 	and.w	r3, r3, #32
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d009      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ba4:	4b91      	ldr	r3, [pc, #580]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	08db      	lsrs	r3, r3, #3
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	4a90      	ldr	r2, [pc, #576]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003bb6:	e111      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003bb8:	4b8d      	ldr	r3, [pc, #564]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bba:	61bb      	str	r3, [r7, #24]
      break;
 8003bbc:	e10e      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003bbe:	4b8d      	ldr	r3, [pc, #564]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003bc0:	61bb      	str	r3, [r7, #24]
      break;
 8003bc2:	e10b      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003bc4:	4b8c      	ldr	r3, [pc, #560]	@ (8003df8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003bc6:	61bb      	str	r3, [r7, #24]
      break;
 8003bc8:	e108      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bca:	4b88      	ldr	r3, [pc, #544]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003bd4:	4b85      	ldr	r3, [pc, #532]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd8:	091b      	lsrs	r3, r3, #4
 8003bda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bde:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003be0:	4b82      	ldr	r3, [pc, #520]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003bea:	4b80      	ldr	r3, [pc, #512]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bee:	08db      	lsrs	r3, r3, #3
 8003bf0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	ee07 3a90 	vmov	s15, r3
 8003bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c02:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80e1 	beq.w	8003dd0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	f000 8083 	beq.w	8003d1c <HAL_RCC_GetSysClockFreq+0x204>
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	f200 80a1 	bhi.w	8003d60 <HAL_RCC_GetSysClockFreq+0x248>
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <HAL_RCC_GetSysClockFreq+0x114>
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d056      	beq.n	8003cd8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003c2a:	e099      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c2c:	4b6f      	ldr	r3, [pc, #444]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0320 	and.w	r3, r3, #32
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d02d      	beq.n	8003c94 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c38:	4b6c      	ldr	r3, [pc, #432]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	08db      	lsrs	r3, r3, #3
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	4a6b      	ldr	r2, [pc, #428]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c44:	fa22 f303 	lsr.w	r3, r2, r3
 8003c48:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	ee07 3a90 	vmov	s15, r3
 8003c50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	ee07 3a90 	vmov	s15, r3
 8003c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c62:	4b62      	ldr	r3, [pc, #392]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c6a:	ee07 3a90 	vmov	s15, r3
 8003c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c72:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003dfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c8e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003c92:	e087      	b.n	8003da4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	ee07 3a90 	vmov	s15, r3
 8003c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003e00 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003ca2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ca6:	4b51      	ldr	r3, [pc, #324]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003dfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cd2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cd6:	e065      	b.n	8003da4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	ee07 3a90 	vmov	s15, r3
 8003cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ce2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003e04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003ce6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cea:	4b40      	ldr	r3, [pc, #256]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cf2:	ee07 3a90 	vmov	s15, r3
 8003cf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cfa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cfe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003dfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d1a:	e043      	b.n	8003da4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	ee07 3a90 	vmov	s15, r3
 8003d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d26:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003e08 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003d2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d36:	ee07 3a90 	vmov	s15, r3
 8003d3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d42:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003dfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d5e:	e021      	b.n	8003da4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	ee07 3a90 	vmov	s15, r3
 8003d66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003e04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d72:	4b1e      	ldr	r3, [pc, #120]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d7a:	ee07 3a90 	vmov	s15, r3
 8003d7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d82:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d86:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003dfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003da2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003da4:	4b11      	ldr	r3, [pc, #68]	@ (8003dec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da8:	0a5b      	lsrs	r3, r3, #9
 8003daa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dae:	3301      	adds	r3, #1
 8003db0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	ee07 3a90 	vmov	s15, r3
 8003db8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8003dc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dc8:	ee17 3a90 	vmov	r3, s15
 8003dcc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003dce:	e005      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	61bb      	str	r3, [r7, #24]
      break;
 8003dd4:	e002      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003dd6:	4b07      	ldr	r3, [pc, #28]	@ (8003df4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003dd8:	61bb      	str	r3, [r7, #24]
      break;
 8003dda:	bf00      	nop
  }

  return sysclockfreq;
 8003ddc:	69bb      	ldr	r3, [r7, #24]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3724      	adds	r7, #36	@ 0x24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	58024400 	.word	0x58024400
 8003df0:	03d09000 	.word	0x03d09000
 8003df4:	003d0900 	.word	0x003d0900
 8003df8:	02dc6c00 	.word	0x02dc6c00
 8003dfc:	46000000 	.word	0x46000000
 8003e00:	4c742400 	.word	0x4c742400
 8003e04:	4a742400 	.word	0x4a742400
 8003e08:	4c371b00 	.word	0x4c371b00

08003e0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003e12:	f7ff fe81 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003e16:	4602      	mov	r2, r0
 8003e18:	4b10      	ldr	r3, [pc, #64]	@ (8003e5c <HAL_RCC_GetHCLKFreq+0x50>)
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	0a1b      	lsrs	r3, r3, #8
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	490f      	ldr	r1, [pc, #60]	@ (8003e60 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e24:	5ccb      	ldrb	r3, [r1, r3]
 8003e26:	f003 031f 	and.w	r3, r3, #31
 8003e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e2e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e30:	4b0a      	ldr	r3, [pc, #40]	@ (8003e5c <HAL_RCC_GetHCLKFreq+0x50>)
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	f003 030f 	and.w	r3, r3, #15
 8003e38:	4a09      	ldr	r2, [pc, #36]	@ (8003e60 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e3a:	5cd3      	ldrb	r3, [r2, r3]
 8003e3c:	f003 031f 	and.w	r3, r3, #31
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	fa22 f303 	lsr.w	r3, r2, r3
 8003e46:	4a07      	ldr	r2, [pc, #28]	@ (8003e64 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e48:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e4a:	4a07      	ldr	r2, [pc, #28]	@ (8003e68 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003e50:	4b04      	ldr	r3, [pc, #16]	@ (8003e64 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e52:	681b      	ldr	r3, [r3, #0]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	58024400 	.word	0x58024400
 8003e60:	0800b47c 	.word	0x0800b47c
 8003e64:	24000004 	.word	0x24000004
 8003e68:	24000000 	.word	0x24000000

08003e6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e70:	b0c6      	sub	sp, #280	@ 0x118
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e7e:	2300      	movs	r3, #0
 8003e80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003e90:	2500      	movs	r5, #0
 8003e92:	ea54 0305 	orrs.w	r3, r4, r5
 8003e96:	d049      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ea2:	d02f      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003ea4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ea8:	d828      	bhi.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003eaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003eae:	d01a      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003eb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003eb4:	d822      	bhi.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003eba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ebe:	d007      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003ec0:	e01c      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ec2:	4bab      	ldr	r3, [pc, #684]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec6:	4aaa      	ldr	r2, [pc, #680]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ece:	e01a      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ed4:	3308      	adds	r3, #8
 8003ed6:	2102      	movs	r1, #2
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f001 f967 	bl	80051ac <RCCEx_PLL2_Config>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ee4:	e00f      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eea:	3328      	adds	r3, #40	@ 0x28
 8003eec:	2102      	movs	r1, #2
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f001 fa0e 	bl	8005310 <RCCEx_PLL3_Config>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003efa:	e004      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f02:	e000      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10a      	bne.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003f0e:	4b98      	ldr	r3, [pc, #608]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f12:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f1c:	4a94      	ldr	r2, [pc, #592]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f1e:	430b      	orrs	r3, r1
 8003f20:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f22:	e003      	b.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f34:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003f38:	f04f 0900 	mov.w	r9, #0
 8003f3c:	ea58 0309 	orrs.w	r3, r8, r9
 8003f40:	d047      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d82a      	bhi.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f54 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f52:	bf00      	nop
 8003f54:	08003f69 	.word	0x08003f69
 8003f58:	08003f77 	.word	0x08003f77
 8003f5c:	08003f8d 	.word	0x08003f8d
 8003f60:	08003fab 	.word	0x08003fab
 8003f64:	08003fab 	.word	0x08003fab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f68:	4b81      	ldr	r3, [pc, #516]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6c:	4a80      	ldr	r2, [pc, #512]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f74:	e01a      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f001 f914 	bl	80051ac <RCCEx_PLL2_Config>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f8a:	e00f      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f90:	3328      	adds	r3, #40	@ 0x28
 8003f92:	2100      	movs	r1, #0
 8003f94:	4618      	mov	r0, r3
 8003f96:	f001 f9bb 	bl	8005310 <RCCEx_PLL3_Config>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fa0:	e004      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003fa8:	e000      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003faa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10a      	bne.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fb4:	4b6e      	ldr	r3, [pc, #440]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb8:	f023 0107 	bic.w	r1, r3, #7
 8003fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc2:	4a6b      	ldr	r2, [pc, #428]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003fc4:	430b      	orrs	r3, r1
 8003fc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fc8:	e003      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fda:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003fde:	f04f 0b00 	mov.w	fp, #0
 8003fe2:	ea5a 030b 	orrs.w	r3, sl, fp
 8003fe6:	d05b      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003ff0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003ff4:	d03b      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003ff6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003ffa:	d834      	bhi.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003ffc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004000:	d037      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004002:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004006:	d82e      	bhi.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004008:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800400c:	d033      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800400e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004012:	d828      	bhi.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004018:	d01a      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800401a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800401e:	d822      	bhi.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004024:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004028:	d007      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800402a:	e01c      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800402c:	4b50      	ldr	r3, [pc, #320]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004030:	4a4f      	ldr	r2, [pc, #316]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004032:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004036:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004038:	e01e      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800403a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800403e:	3308      	adds	r3, #8
 8004040:	2100      	movs	r1, #0
 8004042:	4618      	mov	r0, r3
 8004044:	f001 f8b2 	bl	80051ac <RCCEx_PLL2_Config>
 8004048:	4603      	mov	r3, r0
 800404a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800404e:	e013      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004054:	3328      	adds	r3, #40	@ 0x28
 8004056:	2100      	movs	r1, #0
 8004058:	4618      	mov	r0, r3
 800405a:	f001 f959 	bl	8005310 <RCCEx_PLL3_Config>
 800405e:	4603      	mov	r3, r0
 8004060:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004064:	e008      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800406c:	e004      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800406e:	bf00      	nop
 8004070:	e002      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004072:	bf00      	nop
 8004074:	e000      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004076:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004078:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10b      	bne.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004080:	4b3b      	ldr	r3, [pc, #236]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004084:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800408c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004090:	4a37      	ldr	r2, [pc, #220]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004092:	430b      	orrs	r3, r1
 8004094:	6593      	str	r3, [r2, #88]	@ 0x58
 8004096:	e003      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004098:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800409c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80040a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80040ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80040b0:	2300      	movs	r3, #0
 80040b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80040b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80040ba:	460b      	mov	r3, r1
 80040bc:	4313      	orrs	r3, r2
 80040be:	d05d      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80040c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040c4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80040c8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80040cc:	d03b      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80040ce:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80040d2:	d834      	bhi.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040d8:	d037      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80040da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040de:	d82e      	bhi.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040e4:	d033      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80040e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040ea:	d828      	bhi.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040f0:	d01a      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80040f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040f6:	d822      	bhi.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80040fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004100:	d007      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004102:	e01c      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004104:	4b1a      	ldr	r3, [pc, #104]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004108:	4a19      	ldr	r2, [pc, #100]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800410a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800410e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004110:	e01e      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004116:	3308      	adds	r3, #8
 8004118:	2100      	movs	r1, #0
 800411a:	4618      	mov	r0, r3
 800411c:	f001 f846 	bl	80051ac <RCCEx_PLL2_Config>
 8004120:	4603      	mov	r3, r0
 8004122:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004126:	e013      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800412c:	3328      	adds	r3, #40	@ 0x28
 800412e:	2100      	movs	r1, #0
 8004130:	4618      	mov	r0, r3
 8004132:	f001 f8ed 	bl	8005310 <RCCEx_PLL3_Config>
 8004136:	4603      	mov	r3, r0
 8004138:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800413c:	e008      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004144:	e004      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004146:	bf00      	nop
 8004148:	e002      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800414a:	bf00      	nop
 800414c:	e000      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800414e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004150:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10d      	bne.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004158:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800415a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004164:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004168:	4a01      	ldr	r2, [pc, #4]	@ (8004170 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800416a:	430b      	orrs	r3, r1
 800416c:	6593      	str	r3, [r2, #88]	@ 0x58
 800416e:	e005      	b.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004170:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004174:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004178:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800417c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004184:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004188:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800418c:	2300      	movs	r3, #0
 800418e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004192:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004196:	460b      	mov	r3, r1
 8004198:	4313      	orrs	r3, r2
 800419a:	d03a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800419c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041a2:	2b30      	cmp	r3, #48	@ 0x30
 80041a4:	d01f      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80041a6:	2b30      	cmp	r3, #48	@ 0x30
 80041a8:	d819      	bhi.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x372>
 80041aa:	2b20      	cmp	r3, #32
 80041ac:	d00c      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80041ae:	2b20      	cmp	r3, #32
 80041b0:	d815      	bhi.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x372>
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d019      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80041b6:	2b10      	cmp	r3, #16
 80041b8:	d111      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041ba:	4baa      	ldr	r3, [pc, #680]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041be:	4aa9      	ldr	r2, [pc, #676]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80041c6:	e011      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041cc:	3308      	adds	r3, #8
 80041ce:	2102      	movs	r1, #2
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 ffeb 	bl	80051ac <RCCEx_PLL2_Config>
 80041d6:	4603      	mov	r3, r0
 80041d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80041dc:	e006      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80041e4:	e002      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80041e6:	bf00      	nop
 80041e8:	e000      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80041ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10a      	bne.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80041f4:	4b9b      	ldr	r3, [pc, #620]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80041fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004202:	4a98      	ldr	r2, [pc, #608]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004204:	430b      	orrs	r3, r1
 8004206:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004208:	e003      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800420e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800421e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004222:	2300      	movs	r3, #0
 8004224:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004228:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800422c:	460b      	mov	r3, r1
 800422e:	4313      	orrs	r3, r2
 8004230:	d051      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004238:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800423c:	d035      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800423e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004242:	d82e      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004244:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004248:	d031      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x442>
 800424a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800424e:	d828      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004250:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004254:	d01a      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004256:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800425a:	d822      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004264:	d007      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004266:	e01c      	b.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004268:	4b7e      	ldr	r3, [pc, #504]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	4a7d      	ldr	r2, [pc, #500]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800426e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004272:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004274:	e01c      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800427a:	3308      	adds	r3, #8
 800427c:	2100      	movs	r1, #0
 800427e:	4618      	mov	r0, r3
 8004280:	f000 ff94 	bl	80051ac <RCCEx_PLL2_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800428a:	e011      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800428c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004290:	3328      	adds	r3, #40	@ 0x28
 8004292:	2100      	movs	r1, #0
 8004294:	4618      	mov	r0, r3
 8004296:	f001 f83b 	bl	8005310 <RCCEx_PLL3_Config>
 800429a:	4603      	mov	r3, r0
 800429c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80042a0:	e006      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80042a8:	e002      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80042aa:	bf00      	nop
 80042ac:	e000      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80042ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10a      	bne.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80042b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80042ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80042c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c6:	4a67      	ldr	r2, [pc, #412]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80042c8:	430b      	orrs	r3, r1
 80042ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80042cc:	e003      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80042d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80042e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80042e6:	2300      	movs	r3, #0
 80042e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80042ec:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80042f0:	460b      	mov	r3, r1
 80042f2:	4313      	orrs	r3, r2
 80042f4:	d053      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80042f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004300:	d033      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004302:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004306:	d82c      	bhi.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004308:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800430c:	d02f      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800430e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004312:	d826      	bhi.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004314:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004318:	d02b      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800431a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800431e:	d820      	bhi.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004320:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004324:	d012      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004326:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800432a:	d81a      	bhi.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d022      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004334:	d115      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800433a:	3308      	adds	r3, #8
 800433c:	2101      	movs	r1, #1
 800433e:	4618      	mov	r0, r3
 8004340:	f000 ff34 	bl	80051ac <RCCEx_PLL2_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800434a:	e015      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800434c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004350:	3328      	adds	r3, #40	@ 0x28
 8004352:	2101      	movs	r1, #1
 8004354:	4618      	mov	r0, r3
 8004356:	f000 ffdb 	bl	8005310 <RCCEx_PLL3_Config>
 800435a:	4603      	mov	r3, r0
 800435c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004360:	e00a      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004368:	e006      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800436a:	bf00      	nop
 800436c:	e004      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800436e:	bf00      	nop
 8004370:	e002      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004372:	bf00      	nop
 8004374:	e000      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004376:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004378:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10a      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004380:	4b38      	ldr	r3, [pc, #224]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004384:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004388:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800438c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800438e:	4a35      	ldr	r2, [pc, #212]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004390:	430b      	orrs	r3, r1
 8004392:	6513      	str	r3, [r2, #80]	@ 0x50
 8004394:	e003      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004396:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800439a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800439e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80043aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043ae:	2300      	movs	r3, #0
 80043b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80043b4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80043b8:	460b      	mov	r3, r1
 80043ba:	4313      	orrs	r3, r2
 80043bc:	d058      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80043be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80043c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043ca:	d033      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80043cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043d0:	d82c      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d6:	d02f      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80043d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043dc:	d826      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043e2:	d02b      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80043e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043e8:	d820      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043ee:	d012      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80043f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043f4:	d81a      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d022      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80043fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043fe:	d115      	bne.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004404:	3308      	adds	r3, #8
 8004406:	2101      	movs	r1, #1
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fecf 	bl	80051ac <RCCEx_PLL2_Config>
 800440e:	4603      	mov	r3, r0
 8004410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004414:	e015      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800441a:	3328      	adds	r3, #40	@ 0x28
 800441c:	2101      	movs	r1, #1
 800441e:	4618      	mov	r0, r3
 8004420:	f000 ff76 	bl	8005310 <RCCEx_PLL3_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800442a:	e00a      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004432:	e006      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004434:	bf00      	nop
 8004436:	e004      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004438:	bf00      	nop
 800443a:	e002      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800443c:	bf00      	nop
 800443e:	e000      	b.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004440:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004442:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10e      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800444a:	4b06      	ldr	r3, [pc, #24]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800444c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800444e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004452:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004456:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800445a:	4a02      	ldr	r2, [pc, #8]	@ (8004464 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800445c:	430b      	orrs	r3, r1
 800445e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004460:	e006      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004462:	bf00      	nop
 8004464:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004468:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800446c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004478:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800447c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004480:	2300      	movs	r3, #0
 8004482:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004486:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800448a:	460b      	mov	r3, r1
 800448c:	4313      	orrs	r3, r2
 800448e:	d037      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004494:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004496:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800449a:	d00e      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800449c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044a0:	d816      	bhi.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d018      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80044a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044aa:	d111      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ac:	4bc4      	ldr	r3, [pc, #784]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b0:	4ac3      	ldr	r2, [pc, #780]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80044b8:	e00f      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044be:	3308      	adds	r3, #8
 80044c0:	2101      	movs	r1, #1
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 fe72 	bl	80051ac <RCCEx_PLL2_Config>
 80044c8:	4603      	mov	r3, r0
 80044ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80044ce:	e004      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80044d6:	e000      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80044d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10a      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80044e2:	4bb7      	ldr	r3, [pc, #732]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80044ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044f0:	4ab3      	ldr	r2, [pc, #716]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044f2:	430b      	orrs	r3, r1
 80044f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80044f6:	e003      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004508:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800450c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004510:	2300      	movs	r3, #0
 8004512:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004516:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800451a:	460b      	mov	r3, r1
 800451c:	4313      	orrs	r3, r2
 800451e:	d039      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004526:	2b03      	cmp	r3, #3
 8004528:	d81c      	bhi.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800452a:	a201      	add	r2, pc, #4	@ (adr r2, 8004530 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800452c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004530:	0800456d 	.word	0x0800456d
 8004534:	08004541 	.word	0x08004541
 8004538:	0800454f 	.word	0x0800454f
 800453c:	0800456d 	.word	0x0800456d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004540:	4b9f      	ldr	r3, [pc, #636]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	4a9e      	ldr	r2, [pc, #632]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800454a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800454c:	e00f      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800454e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004552:	3308      	adds	r3, #8
 8004554:	2102      	movs	r1, #2
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fe28 	bl	80051ac <RCCEx_PLL2_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004562:	e004      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800456a:	e000      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800456c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800456e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10a      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004576:	4b92      	ldr	r3, [pc, #584]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457a:	f023 0103 	bic.w	r1, r3, #3
 800457e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004584:	4a8e      	ldr	r2, [pc, #568]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004586:	430b      	orrs	r3, r1
 8004588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800458a:	e003      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004590:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80045a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045a4:	2300      	movs	r3, #0
 80045a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045aa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045ae:	460b      	mov	r3, r1
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f000 8099 	beq.w	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045b6:	4b83      	ldr	r3, [pc, #524]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a82      	ldr	r2, [pc, #520]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80045bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045c2:	f7fc fe85 	bl	80012d0 <HAL_GetTick>
 80045c6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045ca:	e00b      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045cc:	f7fc fe80 	bl	80012d0 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b64      	cmp	r3, #100	@ 0x64
 80045da:	d903      	bls.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80045e2:	e005      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045e4:	4b77      	ldr	r3, [pc, #476]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0ed      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80045f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d173      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80045f8:	4b71      	ldr	r3, [pc, #452]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004600:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004604:	4053      	eors	r3, r2
 8004606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800460a:	2b00      	cmp	r3, #0
 800460c:	d015      	beq.n	800463a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800460e:	4b6c      	ldr	r3, [pc, #432]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004612:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004616:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800461a:	4b69      	ldr	r3, [pc, #420]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461e:	4a68      	ldr	r2, [pc, #416]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004624:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004626:	4b66      	ldr	r3, [pc, #408]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462a:	4a65      	ldr	r2, [pc, #404]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800462c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004630:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004632:	4a63      	ldr	r2, [pc, #396]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004634:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004638:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800463a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800463e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004646:	d118      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004648:	f7fc fe42 	bl	80012d0 <HAL_GetTick>
 800464c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004650:	e00d      	b.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004652:	f7fc fe3d 	bl	80012d0 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800465c:	1ad2      	subs	r2, r2, r3
 800465e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004662:	429a      	cmp	r2, r3
 8004664:	d903      	bls.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800466c:	e005      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800466e:	4b54      	ldr	r3, [pc, #336]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0eb      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800467a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800467e:	2b00      	cmp	r3, #0
 8004680:	d129      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004686:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800468a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800468e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004692:	d10e      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004694:	4b4a      	ldr	r3, [pc, #296]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800469c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046a4:	091a      	lsrs	r2, r3, #4
 80046a6:	4b48      	ldr	r3, [pc, #288]	@ (80047c8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80046a8:	4013      	ands	r3, r2
 80046aa:	4a45      	ldr	r2, [pc, #276]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046ac:	430b      	orrs	r3, r1
 80046ae:	6113      	str	r3, [r2, #16]
 80046b0:	e005      	b.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x852>
 80046b2:	4b43      	ldr	r3, [pc, #268]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	4a42      	ldr	r2, [pc, #264]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046bc:	6113      	str	r3, [r2, #16]
 80046be:	4b40      	ldr	r3, [pc, #256]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046c0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80046c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ce:	4a3c      	ldr	r2, [pc, #240]	@ (80047c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046d0:	430b      	orrs	r3, r1
 80046d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80046d4:	e008      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80046de:	e003      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80046e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f0:	f002 0301 	and.w	r3, r2, #1
 80046f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046f8:	2300      	movs	r3, #0
 80046fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80046fe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004702:	460b      	mov	r3, r1
 8004704:	4313      	orrs	r3, r2
 8004706:	f000 808f 	beq.w	8004828 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800470a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800470e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004710:	2b28      	cmp	r3, #40	@ 0x28
 8004712:	d871      	bhi.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004714:	a201      	add	r2, pc, #4	@ (adr r2, 800471c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471a:	bf00      	nop
 800471c:	08004801 	.word	0x08004801
 8004720:	080047f9 	.word	0x080047f9
 8004724:	080047f9 	.word	0x080047f9
 8004728:	080047f9 	.word	0x080047f9
 800472c:	080047f9 	.word	0x080047f9
 8004730:	080047f9 	.word	0x080047f9
 8004734:	080047f9 	.word	0x080047f9
 8004738:	080047f9 	.word	0x080047f9
 800473c:	080047cd 	.word	0x080047cd
 8004740:	080047f9 	.word	0x080047f9
 8004744:	080047f9 	.word	0x080047f9
 8004748:	080047f9 	.word	0x080047f9
 800474c:	080047f9 	.word	0x080047f9
 8004750:	080047f9 	.word	0x080047f9
 8004754:	080047f9 	.word	0x080047f9
 8004758:	080047f9 	.word	0x080047f9
 800475c:	080047e3 	.word	0x080047e3
 8004760:	080047f9 	.word	0x080047f9
 8004764:	080047f9 	.word	0x080047f9
 8004768:	080047f9 	.word	0x080047f9
 800476c:	080047f9 	.word	0x080047f9
 8004770:	080047f9 	.word	0x080047f9
 8004774:	080047f9 	.word	0x080047f9
 8004778:	080047f9 	.word	0x080047f9
 800477c:	08004801 	.word	0x08004801
 8004780:	080047f9 	.word	0x080047f9
 8004784:	080047f9 	.word	0x080047f9
 8004788:	080047f9 	.word	0x080047f9
 800478c:	080047f9 	.word	0x080047f9
 8004790:	080047f9 	.word	0x080047f9
 8004794:	080047f9 	.word	0x080047f9
 8004798:	080047f9 	.word	0x080047f9
 800479c:	08004801 	.word	0x08004801
 80047a0:	080047f9 	.word	0x080047f9
 80047a4:	080047f9 	.word	0x080047f9
 80047a8:	080047f9 	.word	0x080047f9
 80047ac:	080047f9 	.word	0x080047f9
 80047b0:	080047f9 	.word	0x080047f9
 80047b4:	080047f9 	.word	0x080047f9
 80047b8:	080047f9 	.word	0x080047f9
 80047bc:	08004801 	.word	0x08004801
 80047c0:	58024400 	.word	0x58024400
 80047c4:	58024800 	.word	0x58024800
 80047c8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047d0:	3308      	adds	r3, #8
 80047d2:	2101      	movs	r1, #1
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fce9 	bl	80051ac <RCCEx_PLL2_Config>
 80047da:	4603      	mov	r3, r0
 80047dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047e0:	e00f      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047e6:	3328      	adds	r3, #40	@ 0x28
 80047e8:	2101      	movs	r1, #1
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 fd90 	bl	8005310 <RCCEx_PLL3_Config>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047f6:	e004      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80047fe:	e000      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004802:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10a      	bne.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800480a:	4bbf      	ldr	r3, [pc, #764]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800480c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800480e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004816:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004818:	4abb      	ldr	r2, [pc, #748]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800481a:	430b      	orrs	r3, r1
 800481c:	6553      	str	r3, [r2, #84]	@ 0x54
 800481e:	e003      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004820:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800482c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004830:	f002 0302 	and.w	r3, r2, #2
 8004834:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004838:	2300      	movs	r3, #0
 800483a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800483e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004842:	460b      	mov	r3, r1
 8004844:	4313      	orrs	r3, r2
 8004846:	d041      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004848:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800484c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800484e:	2b05      	cmp	r3, #5
 8004850:	d824      	bhi.n	800489c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004852:	a201      	add	r2, pc, #4	@ (adr r2, 8004858 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004858:	080048a5 	.word	0x080048a5
 800485c:	08004871 	.word	0x08004871
 8004860:	08004887 	.word	0x08004887
 8004864:	080048a5 	.word	0x080048a5
 8004868:	080048a5 	.word	0x080048a5
 800486c:	080048a5 	.word	0x080048a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004874:	3308      	adds	r3, #8
 8004876:	2101      	movs	r1, #1
 8004878:	4618      	mov	r0, r3
 800487a:	f000 fc97 	bl	80051ac <RCCEx_PLL2_Config>
 800487e:	4603      	mov	r3, r0
 8004880:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004884:	e00f      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800488a:	3328      	adds	r3, #40	@ 0x28
 800488c:	2101      	movs	r1, #1
 800488e:	4618      	mov	r0, r3
 8004890:	f000 fd3e 	bl	8005310 <RCCEx_PLL3_Config>
 8004894:	4603      	mov	r3, r0
 8004896:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800489a:	e004      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80048a2:	e000      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80048a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d10a      	bne.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80048ae:	4b96      	ldr	r3, [pc, #600]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80048b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b2:	f023 0107 	bic.w	r1, r3, #7
 80048b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048bc:	4a92      	ldr	r2, [pc, #584]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80048be:	430b      	orrs	r3, r1
 80048c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80048c2:	e003      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d4:	f002 0304 	and.w	r3, r2, #4
 80048d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80048dc:	2300      	movs	r3, #0
 80048de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80048e2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80048e6:	460b      	mov	r3, r1
 80048e8:	4313      	orrs	r3, r2
 80048ea:	d044      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80048ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f4:	2b05      	cmp	r3, #5
 80048f6:	d825      	bhi.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80048f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004900 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80048fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fe:	bf00      	nop
 8004900:	0800494d 	.word	0x0800494d
 8004904:	08004919 	.word	0x08004919
 8004908:	0800492f 	.word	0x0800492f
 800490c:	0800494d 	.word	0x0800494d
 8004910:	0800494d 	.word	0x0800494d
 8004914:	0800494d 	.word	0x0800494d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800491c:	3308      	adds	r3, #8
 800491e:	2101      	movs	r1, #1
 8004920:	4618      	mov	r0, r3
 8004922:	f000 fc43 	bl	80051ac <RCCEx_PLL2_Config>
 8004926:	4603      	mov	r3, r0
 8004928:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800492c:	e00f      	b.n	800494e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800492e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004932:	3328      	adds	r3, #40	@ 0x28
 8004934:	2101      	movs	r1, #1
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fcea 	bl	8005310 <RCCEx_PLL3_Config>
 800493c:	4603      	mov	r3, r0
 800493e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004942:	e004      	b.n	800494e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800494a:	e000      	b.n	800494e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800494c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800494e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10b      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004956:	4b6c      	ldr	r3, [pc, #432]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800495a:	f023 0107 	bic.w	r1, r3, #7
 800495e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004966:	4a68      	ldr	r2, [pc, #416]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004968:	430b      	orrs	r3, r1
 800496a:	6593      	str	r3, [r2, #88]	@ 0x58
 800496c:	e003      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800496e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004972:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800497a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497e:	f002 0320 	and.w	r3, r2, #32
 8004982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004986:	2300      	movs	r3, #0
 8004988:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800498c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004990:	460b      	mov	r3, r1
 8004992:	4313      	orrs	r3, r2
 8004994:	d055      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004996:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800499a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800499e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049a2:	d033      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80049a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049a8:	d82c      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80049aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ae:	d02f      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80049b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b4:	d826      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80049b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049ba:	d02b      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80049bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049c0:	d820      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80049c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049c6:	d012      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80049c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049cc:	d81a      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d022      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80049d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049d6:	d115      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049dc:	3308      	adds	r3, #8
 80049de:	2100      	movs	r1, #0
 80049e0:	4618      	mov	r0, r3
 80049e2:	f000 fbe3 	bl	80051ac <RCCEx_PLL2_Config>
 80049e6:	4603      	mov	r3, r0
 80049e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80049ec:	e015      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f2:	3328      	adds	r3, #40	@ 0x28
 80049f4:	2102      	movs	r1, #2
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fc8a 	bl	8005310 <RCCEx_PLL3_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004a02:	e00a      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a0a:	e006      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004a0c:	bf00      	nop
 8004a0e:	e004      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004a10:	bf00      	nop
 8004a12:	e002      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004a14:	bf00      	nop
 8004a16:	e000      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004a18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10b      	bne.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a22:	4b39      	ldr	r3, [pc, #228]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a26:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a32:	4a35      	ldr	r2, [pc, #212]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004a34:	430b      	orrs	r3, r1
 8004a36:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a38:	e003      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a3e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004a42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004a4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a52:	2300      	movs	r3, #0
 8004a54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a58:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	d058      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a6a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a6e:	d033      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004a70:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a74:	d82c      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7a:	d02f      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a80:	d826      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a86:	d02b      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004a88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a8c:	d820      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a92:	d012      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004a94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a98:	d81a      	bhi.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d022      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa2:	d115      	bne.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004aa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aa8:	3308      	adds	r3, #8
 8004aaa:	2100      	movs	r1, #0
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 fb7d 	bl	80051ac <RCCEx_PLL2_Config>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ab8:	e015      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004abe:	3328      	adds	r3, #40	@ 0x28
 8004ac0:	2102      	movs	r1, #2
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 fc24 	bl	8005310 <RCCEx_PLL3_Config>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ace:	e00a      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ad6:	e006      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ad8:	bf00      	nop
 8004ada:	e004      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004adc:	bf00      	nop
 8004ade:	e002      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ae0:	bf00      	nop
 8004ae2:	e000      	b.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ae4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ae6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10e      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004aee:	4b06      	ldr	r3, [pc, #24]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004af6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004afa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004afe:	4a02      	ldr	r2, [pc, #8]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b00:	430b      	orrs	r3, r1
 8004b02:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b04:	e006      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004b06:	bf00      	nop
 8004b08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004b20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b24:	2300      	movs	r3, #0
 8004b26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b2a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004b2e:	460b      	mov	r3, r1
 8004b30:	4313      	orrs	r3, r2
 8004b32:	d055      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b3c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b40:	d033      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8004b42:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b46:	d82c      	bhi.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b4c:	d02f      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004b4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b52:	d826      	bhi.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b54:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b58:	d02b      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004b5a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b5e:	d820      	bhi.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b64:	d012      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8004b66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b6a:	d81a      	bhi.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d022      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004b70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b74:	d115      	bne.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b7a:	3308      	adds	r3, #8
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fb14 	bl	80051ac <RCCEx_PLL2_Config>
 8004b84:	4603      	mov	r3, r0
 8004b86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b8a:	e015      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b90:	3328      	adds	r3, #40	@ 0x28
 8004b92:	2102      	movs	r1, #2
 8004b94:	4618      	mov	r0, r3
 8004b96:	f000 fbbb 	bl	8005310 <RCCEx_PLL3_Config>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004ba0:	e00a      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ba8:	e006      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004baa:	bf00      	nop
 8004bac:	e004      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004bae:	bf00      	nop
 8004bb0:	e002      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004bb2:	bf00      	nop
 8004bb4:	e000      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004bc0:	4ba0      	ldr	r3, [pc, #640]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bd0:	4a9c      	ldr	r2, [pc, #624]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bd2:	430b      	orrs	r3, r1
 8004bd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bd6:	e003      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bdc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be8:	f002 0308 	and.w	r3, r2, #8
 8004bec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004bf6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	d01e      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c0c:	d10c      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c12:	3328      	adds	r3, #40	@ 0x28
 8004c14:	2102      	movs	r1, #2
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fb7a 	bl	8005310 <RCCEx_PLL3_Config>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004c28:	4b86      	ldr	r3, [pc, #536]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c38:	4a82      	ldr	r2, [pc, #520]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c3a:	430b      	orrs	r3, r1
 8004c3c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	f002 0310 	and.w	r3, r2, #16
 8004c4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c4e:	2300      	movs	r3, #0
 8004c50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c54:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004c58:	460b      	mov	r3, r1
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	d01e      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c6a:	d10c      	bne.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c70:	3328      	adds	r3, #40	@ 0x28
 8004c72:	2102      	movs	r1, #2
 8004c74:	4618      	mov	r0, r3
 8004c76:	f000 fb4b 	bl	8005310 <RCCEx_PLL3_Config>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c86:	4b6f      	ldr	r3, [pc, #444]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c96:	4a6b      	ldr	r2, [pc, #428]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004c98:	430b      	orrs	r3, r1
 8004c9a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004ca8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004caa:	2300      	movs	r3, #0
 8004cac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004cae:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	d03e      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cbc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004cc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cc4:	d022      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004cc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cca:	d81b      	bhi.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd4:	d00b      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004cd6:	e015      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cdc:	3308      	adds	r3, #8
 8004cde:	2100      	movs	r1, #0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 fa63 	bl	80051ac <RCCEx_PLL2_Config>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004cec:	e00f      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cf2:	3328      	adds	r3, #40	@ 0x28
 8004cf4:	2102      	movs	r1, #2
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 fb0a 	bl	8005310 <RCCEx_PLL3_Config>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d02:	e004      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d0a:	e000      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10b      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d16:	4b4b      	ldr	r3, [pc, #300]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004d26:	4a47      	ldr	r2, [pc, #284]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d2c:	e003      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004d42:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d44:	2300      	movs	r3, #0
 8004d46:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d48:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	d03b      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d5e:	d01f      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004d60:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d64:	d818      	bhi.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004d66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d6a:	d003      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004d6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d70:	d007      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004d72:	e011      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d74:	4b33      	ldr	r3, [pc, #204]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d78:	4a32      	ldr	r2, [pc, #200]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d80:	e00f      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d86:	3328      	adds	r3, #40	@ 0x28
 8004d88:	2101      	movs	r1, #1
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 fac0 	bl	8005310 <RCCEx_PLL3_Config>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d96:	e004      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d9e:	e000      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004da2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10b      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004daa:	4b26      	ldr	r3, [pc, #152]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004db2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dba:	4a22      	ldr	r2, [pc, #136]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	6553      	str	r3, [r2, #84]	@ 0x54
 8004dc0:	e003      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004dd6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dd8:	2300      	movs	r3, #0
 8004dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ddc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004de0:	460b      	mov	r3, r1
 8004de2:	4313      	orrs	r3, r2
 8004de4:	d034      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004df4:	d007      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004df6:	e011      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004df8:	4b12      	ldr	r3, [pc, #72]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfc:	4a11      	ldr	r2, [pc, #68]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e04:	e00e      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e0a:	3308      	adds	r3, #8
 8004e0c:	2102      	movs	r1, #2
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 f9cc 	bl	80051ac <RCCEx_PLL2_Config>
 8004e14:	4603      	mov	r3, r0
 8004e16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e1a:	e003      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10d      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e30:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e3a:	4a02      	ldr	r2, [pc, #8]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e3c:	430b      	orrs	r3, r1
 8004e3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e40:	e006      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004e42:	bf00      	nop
 8004e44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e58:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004e5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e5e:	2300      	movs	r3, #0
 8004e60:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e62:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004e66:	460b      	mov	r3, r1
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	d00c      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e70:	3328      	adds	r3, #40	@ 0x28
 8004e72:	2102      	movs	r1, #2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f000 fa4b 	bl	8005310 <RCCEx_PLL3_Config>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004e92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e94:	2300      	movs	r3, #0
 8004e96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e98:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	d036      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004ea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ea6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ea8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eac:	d018      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004eae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eb2:	d811      	bhi.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004eb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb8:	d014      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004eba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ebe:	d80b      	bhi.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d011      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004ec4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ec8:	d106      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eca:	4bb7      	ldr	r3, [pc, #732]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ece:	4ab6      	ldr	r2, [pc, #728]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ed0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ed4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004ed6:	e008      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ede:	e004      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004ee0:	bf00      	nop
 8004ee2:	e002      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004ee4:	bf00      	nop
 8004ee6:	e000      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10a      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ef2:	4bad      	ldr	r3, [pc, #692]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004efe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f00:	4aa9      	ldr	r2, [pc, #676]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f02:	430b      	orrs	r3, r1
 8004f04:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f06:	e003      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004f1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f1e:	2300      	movs	r3, #0
 8004f20:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f22:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004f26:	460b      	mov	r3, r1
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	d009      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f2c:	4b9e      	ldr	r3, [pc, #632]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f3a:	4a9b      	ldr	r2, [pc, #620]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f3c:	430b      	orrs	r3, r1
 8004f3e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f48:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004f4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f4e:	2300      	movs	r3, #0
 8004f50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f52:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004f56:	460b      	mov	r3, r1
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	d009      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f5c:	4b92      	ldr	r3, [pc, #584]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f60:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f6a:	4a8f      	ldr	r2, [pc, #572]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f78:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004f7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f7e:	2300      	movs	r3, #0
 8004f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f82:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004f86:	460b      	mov	r3, r1
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	d00e      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f8c:	4b86      	ldr	r3, [pc, #536]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	4a85      	ldr	r2, [pc, #532]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f92:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f96:	6113      	str	r3, [r2, #16]
 8004f98:	4b83      	ldr	r3, [pc, #524]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004f9a:	6919      	ldr	r1, [r3, #16]
 8004f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fa0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004fa4:	4a80      	ldr	r2, [pc, #512]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004fa6:	430b      	orrs	r3, r1
 8004fa8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fb8:	2300      	movs	r3, #0
 8004fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fbc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	d009      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004fc6:	4b78      	ldr	r3, [pc, #480]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd4:	4a74      	ldr	r2, [pc, #464]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004fd6:	430b      	orrs	r3, r1
 8004fd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004fe6:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fe8:	2300      	movs	r3, #0
 8004fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fec:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	d00a      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ff6:	4b6c      	ldr	r3, [pc, #432]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ffa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005006:	4a68      	ldr	r2, [pc, #416]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005008:	430b      	orrs	r3, r1
 800500a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800500c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005014:	2100      	movs	r1, #0
 8005016:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800501e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005022:	460b      	mov	r3, r1
 8005024:	4313      	orrs	r3, r2
 8005026:	d011      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502c:	3308      	adds	r3, #8
 800502e:	2100      	movs	r1, #0
 8005030:	4618      	mov	r0, r3
 8005032:	f000 f8bb 	bl	80051ac <RCCEx_PLL2_Config>
 8005036:	4603      	mov	r3, r0
 8005038:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800503c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005044:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005048:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800504c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005054:	2100      	movs	r1, #0
 8005056:	6239      	str	r1, [r7, #32]
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	627b      	str	r3, [r7, #36]	@ 0x24
 800505e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005062:	460b      	mov	r3, r1
 8005064:	4313      	orrs	r3, r2
 8005066:	d011      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800506c:	3308      	adds	r3, #8
 800506e:	2101      	movs	r1, #1
 8005070:	4618      	mov	r0, r3
 8005072:	f000 f89b 	bl	80051ac <RCCEx_PLL2_Config>
 8005076:	4603      	mov	r3, r0
 8005078:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800507c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005084:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005088:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800508c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005094:	2100      	movs	r1, #0
 8005096:	61b9      	str	r1, [r7, #24]
 8005098:	f003 0304 	and.w	r3, r3, #4
 800509c:	61fb      	str	r3, [r7, #28]
 800509e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80050a2:	460b      	mov	r3, r1
 80050a4:	4313      	orrs	r3, r2
 80050a6:	d011      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ac:	3308      	adds	r3, #8
 80050ae:	2102      	movs	r1, #2
 80050b0:	4618      	mov	r0, r3
 80050b2:	f000 f87b 	bl	80051ac <RCCEx_PLL2_Config>
 80050b6:	4603      	mov	r3, r0
 80050b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80050bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80050cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	2100      	movs	r1, #0
 80050d6:	6139      	str	r1, [r7, #16]
 80050d8:	f003 0308 	and.w	r3, r3, #8
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80050e2:	460b      	mov	r3, r1
 80050e4:	4313      	orrs	r3, r2
 80050e6:	d011      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ec:	3328      	adds	r3, #40	@ 0x28
 80050ee:	2100      	movs	r1, #0
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 f90d 	bl	8005310 <RCCEx_PLL3_Config>
 80050f6:	4603      	mov	r3, r0
 80050f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80050fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005100:	2b00      	cmp	r3, #0
 8005102:	d003      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005104:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005108:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800510c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005114:	2100      	movs	r1, #0
 8005116:	60b9      	str	r1, [r7, #8]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	60fb      	str	r3, [r7, #12]
 800511e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005122:	460b      	mov	r3, r1
 8005124:	4313      	orrs	r3, r2
 8005126:	d011      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800512c:	3328      	adds	r3, #40	@ 0x28
 800512e:	2101      	movs	r1, #1
 8005130:	4618      	mov	r0, r3
 8005132:	f000 f8ed 	bl	8005310 <RCCEx_PLL3_Config>
 8005136:	4603      	mov	r3, r0
 8005138:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800513c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005144:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005148:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800514c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005154:	2100      	movs	r1, #0
 8005156:	6039      	str	r1, [r7, #0]
 8005158:	f003 0320 	and.w	r3, r3, #32
 800515c:	607b      	str	r3, [r7, #4]
 800515e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005162:	460b      	mov	r3, r1
 8005164:	4313      	orrs	r3, r2
 8005166:	d011      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005168:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800516c:	3328      	adds	r3, #40	@ 0x28
 800516e:	2102      	movs	r1, #2
 8005170:	4618      	mov	r0, r3
 8005172:	f000 f8cd 	bl	8005310 <RCCEx_PLL3_Config>
 8005176:	4603      	mov	r3, r0
 8005178:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800517c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005184:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005188:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800518c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	e000      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
}
 800519a:	4618      	mov	r0, r3
 800519c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80051a0:	46bd      	mov	sp, r7
 80051a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051a6:	bf00      	nop
 80051a8:	58024400 	.word	0x58024400

080051ac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051b6:	2300      	movs	r3, #0
 80051b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051ba:	4b53      	ldr	r3, [pc, #332]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	2b03      	cmp	r3, #3
 80051c4:	d101      	bne.n	80051ca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e099      	b.n	80052fe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80051ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a4e      	ldr	r2, [pc, #312]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051d0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80051d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d6:	f7fc f87b 	bl	80012d0 <HAL_GetTick>
 80051da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80051dc:	e008      	b.n	80051f0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80051de:	f7fc f877 	bl	80012d0 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e086      	b.n	80052fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80051f0:	4b45      	ldr	r3, [pc, #276]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1f0      	bne.n	80051de <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80051fc:	4b42      	ldr	r3, [pc, #264]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80051fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005200:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	031b      	lsls	r3, r3, #12
 800520a:	493f      	ldr	r1, [pc, #252]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800520c:	4313      	orrs	r3, r2
 800520e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	3b01      	subs	r3, #1
 8005216:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	3b01      	subs	r3, #1
 8005220:	025b      	lsls	r3, r3, #9
 8005222:	b29b      	uxth	r3, r3
 8005224:	431a      	orrs	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	3b01      	subs	r3, #1
 800522c:	041b      	lsls	r3, r3, #16
 800522e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	3b01      	subs	r3, #1
 800523a:	061b      	lsls	r3, r3, #24
 800523c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005240:	4931      	ldr	r1, [pc, #196]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005242:	4313      	orrs	r3, r2
 8005244:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005246:	4b30      	ldr	r3, [pc, #192]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	492d      	ldr	r1, [pc, #180]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005254:	4313      	orrs	r3, r2
 8005256:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005258:	4b2b      	ldr	r3, [pc, #172]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800525a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525c:	f023 0220 	bic.w	r2, r3, #32
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	4928      	ldr	r1, [pc, #160]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005266:	4313      	orrs	r3, r2
 8005268:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800526a:	4b27      	ldr	r3, [pc, #156]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	4a26      	ldr	r2, [pc, #152]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005270:	f023 0310 	bic.w	r3, r3, #16
 8005274:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005276:	4b24      	ldr	r3, [pc, #144]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005278:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800527a:	4b24      	ldr	r3, [pc, #144]	@ (800530c <RCCEx_PLL2_Config+0x160>)
 800527c:	4013      	ands	r3, r2
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	69d2      	ldr	r2, [r2, #28]
 8005282:	00d2      	lsls	r2, r2, #3
 8005284:	4920      	ldr	r1, [pc, #128]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005286:	4313      	orrs	r3, r2
 8005288:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800528a:	4b1f      	ldr	r3, [pc, #124]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800528c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528e:	4a1e      	ldr	r2, [pc, #120]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 8005290:	f043 0310 	orr.w	r3, r3, #16
 8005294:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d106      	bne.n	80052aa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800529c:	4b1a      	ldr	r3, [pc, #104]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 800529e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a0:	4a19      	ldr	r2, [pc, #100]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80052a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052a8:	e00f      	b.n	80052ca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d106      	bne.n	80052be <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80052b0:	4b15      	ldr	r3, [pc, #84]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b4:	4a14      	ldr	r2, [pc, #80]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052bc:	e005      	b.n	80052ca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80052be:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	4a11      	ldr	r2, [pc, #68]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80052c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80052ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a0e      	ldr	r2, [pc, #56]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052d6:	f7fb fffb 	bl	80012d0 <HAL_GetTick>
 80052da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80052dc:	e008      	b.n	80052f0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80052de:	f7fb fff7 	bl	80012d0 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e006      	b.n	80052fe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <RCCEx_PLL2_Config+0x15c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0f0      	beq.n	80052de <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80052fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	58024400 	.word	0x58024400
 800530c:	ffff0007 	.word	0xffff0007

08005310 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800531e:	4b53      	ldr	r3, [pc, #332]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	2b03      	cmp	r3, #3
 8005328:	d101      	bne.n	800532e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e099      	b.n	8005462 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800532e:	4b4f      	ldr	r3, [pc, #316]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a4e      	ldr	r2, [pc, #312]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005338:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800533a:	f7fb ffc9 	bl	80012d0 <HAL_GetTick>
 800533e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005340:	e008      	b.n	8005354 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005342:	f7fb ffc5 	bl	80012d0 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d901      	bls.n	8005354 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e086      	b.n	8005462 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005354:	4b45      	ldr	r3, [pc, #276]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1f0      	bne.n	8005342 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005360:	4b42      	ldr	r3, [pc, #264]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005364:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	051b      	lsls	r3, r3, #20
 800536e:	493f      	ldr	r1, [pc, #252]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005370:	4313      	orrs	r3, r2
 8005372:	628b      	str	r3, [r1, #40]	@ 0x28
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	3b01      	subs	r3, #1
 800537a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	3b01      	subs	r3, #1
 8005384:	025b      	lsls	r3, r3, #9
 8005386:	b29b      	uxth	r3, r3
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	3b01      	subs	r3, #1
 8005390:	041b      	lsls	r3, r3, #16
 8005392:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	3b01      	subs	r3, #1
 800539e:	061b      	lsls	r3, r3, #24
 80053a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80053a4:	4931      	ldr	r1, [pc, #196]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80053aa:	4b30      	ldr	r3, [pc, #192]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	492d      	ldr	r1, [pc, #180]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80053bc:	4b2b      	ldr	r3, [pc, #172]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	4928      	ldr	r1, [pc, #160]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80053ce:	4b27      	ldr	r3, [pc, #156]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d2:	4a26      	ldr	r2, [pc, #152]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80053da:	4b24      	ldr	r3, [pc, #144]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053de:	4b24      	ldr	r3, [pc, #144]	@ (8005470 <RCCEx_PLL3_Config+0x160>)
 80053e0:	4013      	ands	r3, r2
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	69d2      	ldr	r2, [r2, #28]
 80053e6:	00d2      	lsls	r2, r2, #3
 80053e8:	4920      	ldr	r1, [pc, #128]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80053ee:	4b1f      	ldr	r3, [pc, #124]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f2:	4a1e      	ldr	r2, [pc, #120]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 80053f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d106      	bne.n	800540e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005400:	4b1a      	ldr	r3, [pc, #104]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	4a19      	ldr	r2, [pc, #100]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005406:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800540a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800540c:	e00f      	b.n	800542e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d106      	bne.n	8005422 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005414:	4b15      	ldr	r3, [pc, #84]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005418:	4a14      	ldr	r2, [pc, #80]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 800541a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800541e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005420:	e005      	b.n	800542e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005422:	4b12      	ldr	r3, [pc, #72]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005426:	4a11      	ldr	r2, [pc, #68]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005428:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800542c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800542e:	4b0f      	ldr	r3, [pc, #60]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a0e      	ldr	r2, [pc, #56]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005438:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800543a:	f7fb ff49 	bl	80012d0 <HAL_GetTick>
 800543e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005440:	e008      	b.n	8005454 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005442:	f7fb ff45 	bl	80012d0 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d901      	bls.n	8005454 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e006      	b.n	8005462 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005454:	4b05      	ldr	r3, [pc, #20]	@ (800546c <RCCEx_PLL3_Config+0x15c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0f0      	beq.n	8005442 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005460:	7bfb      	ldrb	r3, [r7, #15]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	58024400 	.word	0x58024400
 8005470:	ffff0007 	.word	0xffff0007

08005474 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e10f      	b.n	80056a6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a87      	ldr	r2, [pc, #540]	@ (80056b0 <HAL_SPI_Init+0x23c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00f      	beq.n	80054b6 <HAL_SPI_Init+0x42>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a86      	ldr	r2, [pc, #536]	@ (80056b4 <HAL_SPI_Init+0x240>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d00a      	beq.n	80054b6 <HAL_SPI_Init+0x42>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a84      	ldr	r2, [pc, #528]	@ (80056b8 <HAL_SPI_Init+0x244>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d005      	beq.n	80054b6 <HAL_SPI_Init+0x42>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	2b0f      	cmp	r3, #15
 80054b0:	d901      	bls.n	80054b6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e0f7      	b.n	80056a6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fd08 	bl	8005ecc <SPI_GetPacketSize>
 80054bc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a7b      	ldr	r2, [pc, #492]	@ (80056b0 <HAL_SPI_Init+0x23c>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d00c      	beq.n	80054e2 <HAL_SPI_Init+0x6e>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a79      	ldr	r2, [pc, #484]	@ (80056b4 <HAL_SPI_Init+0x240>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d007      	beq.n	80054e2 <HAL_SPI_Init+0x6e>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a78      	ldr	r2, [pc, #480]	@ (80056b8 <HAL_SPI_Init+0x244>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d002      	beq.n	80054e2 <HAL_SPI_Init+0x6e>
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d811      	bhi.n	8005506 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80054e6:	4a72      	ldr	r2, [pc, #456]	@ (80056b0 <HAL_SPI_Init+0x23c>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d009      	beq.n	8005500 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a70      	ldr	r2, [pc, #448]	@ (80056b4 <HAL_SPI_Init+0x240>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d004      	beq.n	8005500 <HAL_SPI_Init+0x8c>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a6f      	ldr	r2, [pc, #444]	@ (80056b8 <HAL_SPI_Init+0x244>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d104      	bne.n	800550a <HAL_SPI_Init+0x96>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2b10      	cmp	r3, #16
 8005504:	d901      	bls.n	800550a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e0cd      	b.n	80056a6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fb fb58 	bl	8000bd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f022 0201 	bic.w	r2, r2, #1
 800553a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005546:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005550:	d119      	bne.n	8005586 <HAL_SPI_Init+0x112>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800555a:	d103      	bne.n	8005564 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005560:	2b00      	cmp	r3, #0
 8005562:	d008      	beq.n	8005576 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10c      	bne.n	8005586 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005570:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005574:	d107      	bne.n	8005586 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005584:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00f      	beq.n	80055b2 <HAL_SPI_Init+0x13e>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	2b06      	cmp	r3, #6
 8005598:	d90b      	bls.n	80055b2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	601a      	str	r2, [r3, #0]
 80055b0:	e007      	b.n	80055c2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055c0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	69da      	ldr	r2, [r3, #28]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ca:	431a      	orrs	r2, r3
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d4:	ea42 0103 	orr.w	r1, r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ec:	431a      	orrs	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f2:	431a      	orrs	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	431a      	orrs	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	431a      	orrs	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	431a      	orrs	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005616:	431a      	orrs	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	431a      	orrs	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005622:	ea42 0103 	orr.w	r1, r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d113      	bne.n	8005662 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800564c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005660:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0201 	bic.w	r2, r2, #1
 8005670:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	40013000 	.word	0x40013000
 80056b4:	40003800 	.word	0x40003800
 80056b8:	40003c00 	.word	0x40003c00

080056bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b08e      	sub	sp, #56	@ 0x38
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
 80056c8:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3320      	adds	r3, #32
 80056d0:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3330      	adds	r3, #48	@ 0x30
 80056d8:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056de:	095b      	lsrs	r3, r3, #5
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3301      	adds	r3, #1
 80056e4:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056e6:	f7fb fdf3 	bl	80012d0 <HAL_GetTick>
 80056ea:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80056ec:	887b      	ldrh	r3, [r7, #2]
 80056ee:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80056f0:	887b      	ldrh	r3, [r7, #2]
 80056f2:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d001      	beq.n	8005704 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
 8005702:	e310      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d005      	beq.n	8005716 <HAL_SPI_TransmitReceive+0x5a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <HAL_SPI_TransmitReceive+0x5a>
 8005710:	887b      	ldrh	r3, [r7, #2]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e305      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_SPI_TransmitReceive+0x6c>
 8005724:	2302      	movs	r3, #2
 8005726:	e2fe      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2205      	movs	r2, #5
 8005734:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	887a      	ldrh	r2, [r7, #2]
 800574a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	887a      	ldrh	r2, [r7, #2]
 8005752:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	887a      	ldrh	r2, [r7, #2]
 8005760:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	887a      	ldrh	r2, [r7, #2]
 8005768:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8005786:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a70      	ldr	r2, [pc, #448]	@ (8005950 <HAL_SPI_TransmitReceive+0x294>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d009      	beq.n	80057a6 <HAL_SPI_TransmitReceive+0xea>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a6f      	ldr	r2, [pc, #444]	@ (8005954 <HAL_SPI_TransmitReceive+0x298>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d004      	beq.n	80057a6 <HAL_SPI_TransmitReceive+0xea>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a6d      	ldr	r2, [pc, #436]	@ (8005958 <HAL_SPI_TransmitReceive+0x29c>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d102      	bne.n	80057ac <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80057a6:	2310      	movs	r3, #16
 80057a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057aa:	e001      	b.n	80057b0 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80057ac:	2308      	movs	r3, #8
 80057ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685a      	ldr	r2, [r3, #4]
 80057b6:	4b69      	ldr	r3, [pc, #420]	@ (800595c <HAL_SPI_TransmitReceive+0x2a0>)
 80057b8:	4013      	ands	r3, r2
 80057ba:	8879      	ldrh	r1, [r7, #2]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	6812      	ldr	r2, [r2, #0]
 80057c0:	430b      	orrs	r3, r1
 80057c2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057dc:	d107      	bne.n	80057ee <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	2b0f      	cmp	r3, #15
 80057f4:	f240 80a2 	bls.w	800593c <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80057f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fa:	089b      	lsrs	r3, r3, #2
 80057fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80057fe:	e094      	b.n	800592a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b02      	cmp	r3, #2
 800580c:	d120      	bne.n	8005850 <HAL_SPI_TransmitReceive+0x194>
 800580e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005810:	2b00      	cmp	r3, #0
 8005812:	d01d      	beq.n	8005850 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005814:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005816:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800581a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800581c:	429a      	cmp	r2, r3
 800581e:	d217      	bcs.n	8005850 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6812      	ldr	r2, [r2, #0]
 800582a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005830:	1d1a      	adds	r2, r3, #4
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800583c:	b29b      	uxth	r3, r3
 800583e:	3b01      	subs	r3, #1
 8005840:	b29a      	uxth	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800584e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005858:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800585a:	2b00      	cmp	r3, #0
 800585c:	d065      	beq.n	800592a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b01      	cmp	r3, #1
 800586a:	d118      	bne.n	800589e <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005874:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005876:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800587c:	1d1a      	adds	r2, r3, #4
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005888:	b29b      	uxth	r3, r3
 800588a:	3b01      	subs	r3, #1
 800588c:	b29a      	uxth	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800589a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800589c:	e045      	b.n	800592a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800589e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80058a0:	8bfb      	ldrh	r3, [r7, #30]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d21d      	bcs.n	80058e2 <HAL_SPI_TransmitReceive+0x226>
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d018      	beq.n	80058e2 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80058ba:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058c0:	1d1a      	adds	r2, r3, #4
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	3b01      	subs	r3, #1
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80058de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80058e0:	e023      	b.n	800592a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058e2:	f7fb fcf5 	bl	80012d0 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d803      	bhi.n	80058fa <HAL_SPI_TransmitReceive+0x23e>
 80058f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058f8:	d102      	bne.n	8005900 <HAL_SPI_TransmitReceive+0x244>
 80058fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d114      	bne.n	800592a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 fa15 	bl	8005d30 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800590c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e1fd      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800592a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800592c:	2b00      	cmp	r3, #0
 800592e:	f47f af67 	bne.w	8005800 <HAL_SPI_TransmitReceive+0x144>
 8005932:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005934:	2b00      	cmp	r3, #0
 8005936:	f47f af63 	bne.w	8005800 <HAL_SPI_TransmitReceive+0x144>
 800593a:	e1ce      	b.n	8005cda <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	2b07      	cmp	r3, #7
 8005942:	f240 81c2 	bls.w	8005cca <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8005946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005948:	085b      	lsrs	r3, r3, #1
 800594a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800594c:	e0c9      	b.n	8005ae2 <HAL_SPI_TransmitReceive+0x426>
 800594e:	bf00      	nop
 8005950:	40013000 	.word	0x40013000
 8005954:	40003800 	.word	0x40003800
 8005958:	40003c00 	.word	0x40003c00
 800595c:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f003 0302 	and.w	r3, r3, #2
 800596a:	2b02      	cmp	r3, #2
 800596c:	d11f      	bne.n	80059ae <HAL_SPI_TransmitReceive+0x2f2>
 800596e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01c      	beq.n	80059ae <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005974:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005976:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800597c:	429a      	cmp	r2, r3
 800597e:	d216      	bcs.n	80059ae <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005984:	881a      	ldrh	r2, [r3, #0]
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800598e:	1c9a      	adds	r2, r3, #2
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059ac:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80059b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 8092 	beq.w	8005ae2 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d118      	bne.n	80059fe <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059d0:	6a3a      	ldr	r2, [r7, #32]
 80059d2:	8812      	ldrh	r2, [r2, #0]
 80059d4:	b292      	uxth	r2, r2
 80059d6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059dc:	1c9a      	adds	r2, r3, #2
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80059fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80059fc:	e071      	b.n	8005ae2 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80059fe:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005a00:	8bfb      	ldrh	r3, [r7, #30]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d228      	bcs.n	8005a58 <HAL_SPI_TransmitReceive+0x39c>
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d023      	beq.n	8005a58 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a14:	6a3a      	ldr	r2, [r7, #32]
 8005a16:	8812      	ldrh	r2, [r2, #0]
 8005a18:	b292      	uxth	r2, r2
 8005a1a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a20:	1c9a      	adds	r2, r3, #2
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a2a:	6a3a      	ldr	r2, [r7, #32]
 8005a2c:	8812      	ldrh	r2, [r2, #0]
 8005a2e:	b292      	uxth	r2, r2
 8005a30:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a36:	1c9a      	adds	r2, r3, #2
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b02      	subs	r3, #2
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a54:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005a56:	e044      	b.n	8005ae2 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005a58:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d11d      	bne.n	8005a9a <HAL_SPI_TransmitReceive+0x3de>
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d018      	beq.n	8005a9a <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a6c:	6a3a      	ldr	r2, [r7, #32]
 8005a6e:	8812      	ldrh	r2, [r2, #0]
 8005a70:	b292      	uxth	r2, r2
 8005a72:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a78:	1c9a      	adds	r2, r3, #2
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	3b01      	subs	r3, #1
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a96:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005a98:	e023      	b.n	8005ae2 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a9a:	f7fb fc19 	bl	80012d0 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d803      	bhi.n	8005ab2 <HAL_SPI_TransmitReceive+0x3f6>
 8005aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ab0:	d102      	bne.n	8005ab8 <HAL_SPI_TransmitReceive+0x3fc>
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d114      	bne.n	8005ae2 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 f939 	bl	8005d30 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ac4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e121      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005ae2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f47f af3b 	bne.w	8005960 <HAL_SPI_TransmitReceive+0x2a4>
 8005aea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f47f af37 	bne.w	8005960 <HAL_SPI_TransmitReceive+0x2a4>
 8005af2:	e0f2      	b.n	8005cda <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d121      	bne.n	8005b46 <HAL_SPI_TransmitReceive+0x48a>
 8005b02:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d01e      	beq.n	8005b46 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005b08:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005b0a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b0e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d218      	bcs.n	8005b46 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3320      	adds	r3, #32
 8005b1e:	7812      	ldrb	r2, [r2, #0]
 8005b20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b26:	1c5a      	adds	r2, r3, #1
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005b44:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005b4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	f000 80ba 	beq.w	8005cca <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	695b      	ldr	r3, [r3, #20]
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d11b      	bne.n	8005b9c <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b70:	7812      	ldrb	r2, [r2, #0]
 8005b72:	b2d2      	uxtb	r2, r2
 8005b74:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b7a:	1c5a      	adds	r2, r3, #1
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b98:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005b9a:	e096      	b.n	8005cca <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005b9c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005b9e:	8bfb      	ldrh	r3, [r7, #30]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d24a      	bcs.n	8005c3a <HAL_SPI_TransmitReceive+0x57e>
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d045      	beq.n	8005c3a <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bba:	7812      	ldrb	r2, [r2, #0]
 8005bbc:	b2d2      	uxtb	r2, r2
 8005bbe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bc4:	1c5a      	adds	r2, r3, #1
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bd6:	7812      	ldrb	r2, [r2, #0]
 8005bd8:	b2d2      	uxtb	r2, r2
 8005bda:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005be0:	1c5a      	adds	r2, r3, #1
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bf2:	7812      	ldrb	r2, [r2, #0]
 8005bf4:	b2d2      	uxtb	r2, r2
 8005bf6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c0e:	7812      	ldrb	r2, [r2, #0]
 8005c10:	b2d2      	uxtb	r2, r2
 8005c12:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	3b04      	subs	r3, #4
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c36:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005c38:	e047      	b.n	8005cca <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005c3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	d820      	bhi.n	8005c82 <HAL_SPI_TransmitReceive+0x5c6>
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d01b      	beq.n	8005c82 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c56:	7812      	ldrb	r2, [r2, #0]
 8005c58:	b2d2      	uxtb	r2, r2
 8005c5a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c60:	1c5a      	adds	r2, r3, #1
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c7e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005c80:	e023      	b.n	8005cca <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c82:	f7fb fb25 	bl	80012d0 <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d803      	bhi.n	8005c9a <HAL_SPI_TransmitReceive+0x5de>
 8005c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c98:	d102      	bne.n	8005ca0 <HAL_SPI_TransmitReceive+0x5e4>
 8005c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d114      	bne.n	8005cca <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 f845 	bl	8005d30 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e02d      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005cca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f47f af11 	bne.w	8005af4 <HAL_SPI_TransmitReceive+0x438>
 8005cd2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f47f af0d 	bne.w	8005af4 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	9300      	str	r3, [sp, #0]
 8005cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2108      	movs	r1, #8
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 f8c3 	bl	8005e70 <SPI_WaitOnFlagUntilTimeout>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d007      	beq.n	8005d00 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cf6:	f043 0220 	orr.w	r2, r3, #32
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f815 	bl	8005d30 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d001      	beq.n	8005d24 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e000      	b.n	8005d26 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8005d24:	2300      	movs	r3, #0
  }
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3730      	adds	r7, #48	@ 0x30
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop

08005d30 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699a      	ldr	r2, [r3, #24]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0208 	orr.w	r2, r2, #8
 8005d4e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f042 0210 	orr.w	r2, r2, #16
 8005d5e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 0201 	bic.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6919      	ldr	r1, [r3, #16]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	4b3c      	ldr	r3, [pc, #240]	@ (8005e6c <SPI_CloseTransfer+0x13c>)
 8005d7c:	400b      	ands	r3, r1
 8005d7e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005d8e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b04      	cmp	r3, #4
 8005d9a:	d014      	beq.n	8005dc6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00f      	beq.n	8005dc6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	699a      	ldr	r2, [r3, #24]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0220 	orr.w	r2, r2, #32
 8005dc4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2b03      	cmp	r3, #3
 8005dd0:	d014      	beq.n	8005dfc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00f      	beq.n	8005dfc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005de2:	f043 0204 	orr.w	r2, r3, #4
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	699a      	ldr	r2, [r3, #24]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dfa:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00f      	beq.n	8005e26 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e0c:	f043 0201 	orr.w	r2, r3, #1
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	699a      	ldr	r2, [r3, #24]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e24:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00f      	beq.n	8005e50 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e36:	f043 0208 	orr.w	r2, r3, #8
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e4e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005e60:	bf00      	nop
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr
 8005e6c:	fffffc90 	.word	0xfffffc90

08005e70 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	603b      	str	r3, [r7, #0]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005e80:	e010      	b.n	8005ea4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e82:	f7fb fa25 	bl	80012d0 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d803      	bhi.n	8005e9a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e98:	d102      	bne.n	8005ea0 <SPI_WaitOnFlagUntilTimeout+0x30>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e00f      	b.n	8005ec4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	695a      	ldr	r2, [r3, #20]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4013      	ands	r3, r2
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	bf0c      	ite	eq
 8005eb4:	2301      	moveq	r3, #1
 8005eb6:	2300      	movne	r3, #0
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	461a      	mov	r2, r3
 8005ebc:	79fb      	ldrb	r3, [r7, #7]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d0df      	beq.n	8005e82 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed8:	095b      	lsrs	r3, r3, #5
 8005eda:	3301      	adds	r3, #1
 8005edc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	3307      	adds	r3, #7
 8005eea:	08db      	lsrs	r3, r3, #3
 8005eec:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	fb02 f303 	mul.w	r3, r2, r3
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr

08005f02 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b082      	sub	sp, #8
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e049      	b.n	8005fa8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d106      	bne.n	8005f2e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f7fa ff33 	bl	8000d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4610      	mov	r0, r2
 8005f42:	f000 f92d 	bl	80061a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <HAL_TIM_ConfigClockSource+0x1c>
 8005fc8:	2302      	movs	r3, #2
 8005fca:	e0dc      	b.n	8006186 <HAL_TIM_ConfigClockSource+0x1d6>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	4b6a      	ldr	r3, [pc, #424]	@ (8006190 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005fe8:	4013      	ands	r3, r2
 8005fea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ff2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a64      	ldr	r2, [pc, #400]	@ (8006194 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	f000 80a9 	beq.w	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006008:	4a62      	ldr	r2, [pc, #392]	@ (8006194 <HAL_TIM_ConfigClockSource+0x1e4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	f200 80ae 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006010:	4a61      	ldr	r2, [pc, #388]	@ (8006198 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006012:	4293      	cmp	r3, r2
 8006014:	f000 80a1 	beq.w	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006018:	4a5f      	ldr	r2, [pc, #380]	@ (8006198 <HAL_TIM_ConfigClockSource+0x1e8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	f200 80a6 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006020:	4a5e      	ldr	r2, [pc, #376]	@ (800619c <HAL_TIM_ConfigClockSource+0x1ec>)
 8006022:	4293      	cmp	r3, r2
 8006024:	f000 8099 	beq.w	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006028:	4a5c      	ldr	r2, [pc, #368]	@ (800619c <HAL_TIM_ConfigClockSource+0x1ec>)
 800602a:	4293      	cmp	r3, r2
 800602c:	f200 809e 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006030:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006034:	f000 8091 	beq.w	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006038:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800603c:	f200 8096 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006040:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006044:	f000 8089 	beq.w	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006048:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800604c:	f200 808e 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006054:	d03e      	beq.n	80060d4 <HAL_TIM_ConfigClockSource+0x124>
 8006056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605a:	f200 8087 	bhi.w	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 800605e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006062:	f000 8086 	beq.w	8006172 <HAL_TIM_ConfigClockSource+0x1c2>
 8006066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606a:	d87f      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 800606c:	2b70      	cmp	r3, #112	@ 0x70
 800606e:	d01a      	beq.n	80060a6 <HAL_TIM_ConfigClockSource+0xf6>
 8006070:	2b70      	cmp	r3, #112	@ 0x70
 8006072:	d87b      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006074:	2b60      	cmp	r3, #96	@ 0x60
 8006076:	d050      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x16a>
 8006078:	2b60      	cmp	r3, #96	@ 0x60
 800607a:	d877      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 800607c:	2b50      	cmp	r3, #80	@ 0x50
 800607e:	d03c      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x14a>
 8006080:	2b50      	cmp	r3, #80	@ 0x50
 8006082:	d873      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006084:	2b40      	cmp	r3, #64	@ 0x40
 8006086:	d058      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x18a>
 8006088:	2b40      	cmp	r3, #64	@ 0x40
 800608a:	d86f      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 800608c:	2b30      	cmp	r3, #48	@ 0x30
 800608e:	d064      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006090:	2b30      	cmp	r3, #48	@ 0x30
 8006092:	d86b      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 8006094:	2b20      	cmp	r3, #32
 8006096:	d060      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 8006098:	2b20      	cmp	r3, #32
 800609a:	d867      	bhi.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
 800609c:	2b00      	cmp	r3, #0
 800609e:	d05c      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 80060a0:	2b10      	cmp	r3, #16
 80060a2:	d05a      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x1aa>
 80060a4:	e062      	b.n	800616c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060b6:	f000 f99d 	bl	80063f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	609a      	str	r2, [r3, #8]
      break;
 80060d2:	e04f      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060e4:	f000 f986 	bl	80063f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689a      	ldr	r2, [r3, #8]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060f6:	609a      	str	r2, [r3, #8]
      break;
 80060f8:	e03c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006106:	461a      	mov	r2, r3
 8006108:	f000 f8f6 	bl	80062f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2150      	movs	r1, #80	@ 0x50
 8006112:	4618      	mov	r0, r3
 8006114:	f000 f950 	bl	80063b8 <TIM_ITRx_SetConfig>
      break;
 8006118:	e02c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006126:	461a      	mov	r2, r3
 8006128:	f000 f915 	bl	8006356 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2160      	movs	r1, #96	@ 0x60
 8006132:	4618      	mov	r0, r3
 8006134:	f000 f940 	bl	80063b8 <TIM_ITRx_SetConfig>
      break;
 8006138:	e01c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006146:	461a      	mov	r2, r3
 8006148:	f000 f8d6 	bl	80062f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2140      	movs	r1, #64	@ 0x40
 8006152:	4618      	mov	r0, r3
 8006154:	f000 f930 	bl	80063b8 <TIM_ITRx_SetConfig>
      break;
 8006158:	e00c      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4619      	mov	r1, r3
 8006164:	4610      	mov	r0, r2
 8006166:	f000 f927 	bl	80063b8 <TIM_ITRx_SetConfig>
      break;
 800616a:	e003      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	73fb      	strb	r3, [r7, #15]
      break;
 8006170:	e000      	b.n	8006174 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8006172:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006184:	7bfb      	ldrb	r3, [r7, #15]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	ffceff88 	.word	0xffceff88
 8006194:	00100040 	.word	0x00100040
 8006198:	00100030 	.word	0x00100030
 800619c:	00100020 	.word	0x00100020

080061a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a47      	ldr	r2, [pc, #284]	@ (80062d0 <TIM_Base_SetConfig+0x130>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d013      	beq.n	80061e0 <TIM_Base_SetConfig+0x40>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061be:	d00f      	beq.n	80061e0 <TIM_Base_SetConfig+0x40>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a44      	ldr	r2, [pc, #272]	@ (80062d4 <TIM_Base_SetConfig+0x134>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d00b      	beq.n	80061e0 <TIM_Base_SetConfig+0x40>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a43      	ldr	r2, [pc, #268]	@ (80062d8 <TIM_Base_SetConfig+0x138>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d007      	beq.n	80061e0 <TIM_Base_SetConfig+0x40>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a42      	ldr	r2, [pc, #264]	@ (80062dc <TIM_Base_SetConfig+0x13c>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d003      	beq.n	80061e0 <TIM_Base_SetConfig+0x40>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a41      	ldr	r2, [pc, #260]	@ (80062e0 <TIM_Base_SetConfig+0x140>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d108      	bne.n	80061f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a36      	ldr	r2, [pc, #216]	@ (80062d0 <TIM_Base_SetConfig+0x130>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d027      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006200:	d023      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a33      	ldr	r2, [pc, #204]	@ (80062d4 <TIM_Base_SetConfig+0x134>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d01f      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a32      	ldr	r2, [pc, #200]	@ (80062d8 <TIM_Base_SetConfig+0x138>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d01b      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a31      	ldr	r2, [pc, #196]	@ (80062dc <TIM_Base_SetConfig+0x13c>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d017      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a30      	ldr	r2, [pc, #192]	@ (80062e0 <TIM_Base_SetConfig+0x140>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d013      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a2f      	ldr	r2, [pc, #188]	@ (80062e4 <TIM_Base_SetConfig+0x144>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d00f      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a2e      	ldr	r2, [pc, #184]	@ (80062e8 <TIM_Base_SetConfig+0x148>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d00b      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a2d      	ldr	r2, [pc, #180]	@ (80062ec <TIM_Base_SetConfig+0x14c>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d007      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a2c      	ldr	r2, [pc, #176]	@ (80062f0 <TIM_Base_SetConfig+0x150>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d003      	beq.n	800624a <TIM_Base_SetConfig+0xaa>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a2b      	ldr	r2, [pc, #172]	@ (80062f4 <TIM_Base_SetConfig+0x154>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d108      	bne.n	800625c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006250:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4313      	orrs	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	689a      	ldr	r2, [r3, #8]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a14      	ldr	r2, [pc, #80]	@ (80062d0 <TIM_Base_SetConfig+0x130>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d00f      	beq.n	80062a2 <TIM_Base_SetConfig+0x102>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a16      	ldr	r2, [pc, #88]	@ (80062e0 <TIM_Base_SetConfig+0x140>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d00b      	beq.n	80062a2 <TIM_Base_SetConfig+0x102>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a15      	ldr	r2, [pc, #84]	@ (80062e4 <TIM_Base_SetConfig+0x144>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d007      	beq.n	80062a2 <TIM_Base_SetConfig+0x102>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a14      	ldr	r2, [pc, #80]	@ (80062e8 <TIM_Base_SetConfig+0x148>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d003      	beq.n	80062a2 <TIM_Base_SetConfig+0x102>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a13      	ldr	r2, [pc, #76]	@ (80062ec <TIM_Base_SetConfig+0x14c>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d103      	bne.n	80062aa <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	691a      	ldr	r2, [r3, #16]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f043 0204 	orr.w	r2, r3, #4
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	601a      	str	r2, [r3, #0]
}
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40000c00 	.word	0x40000c00
 80062e0:	40010400 	.word	0x40010400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800
 80062f0:	4000e000 	.word	0x4000e000
 80062f4:	4000e400 	.word	0x4000e400

080062f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f023 0201 	bic.w	r2, r3, #1
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	011b      	lsls	r3, r3, #4
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	4313      	orrs	r3, r2
 800632c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f023 030a 	bic.w	r3, r3, #10
 8006334:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	4313      	orrs	r3, r2
 800633c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	621a      	str	r2, [r3, #32]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006356:	b480      	push	{r7}
 8006358:	b087      	sub	sp, #28
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	f023 0210 	bic.w	r2, r3, #16
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006380:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	031b      	lsls	r3, r3, #12
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	4313      	orrs	r3, r2
 800638a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006392:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	011b      	lsls	r3, r3, #4
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	4313      	orrs	r3, r2
 800639c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
	...

080063b8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4b09      	ldr	r3, [pc, #36]	@ (80063f0 <TIM_ITRx_SetConfig+0x38>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f043 0307 	orr.w	r3, r3, #7
 80063da:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	609a      	str	r2, [r3, #8]
}
 80063e2:	bf00      	nop
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	ffcfff8f 	.word	0xffcfff8f

080063f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b087      	sub	sp, #28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
 8006400:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800640e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	021a      	lsls	r2, r3, #8
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	431a      	orrs	r2, r3
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4313      	orrs	r3, r2
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	4313      	orrs	r3, r2
 8006420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	609a      	str	r2, [r3, #8]
}
 8006428:	bf00      	nop
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006444:	2b01      	cmp	r3, #1
 8006446:	d101      	bne.n	800644c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006448:	2302      	movs	r3, #2
 800644a:	e077      	b.n	800653c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a35      	ldr	r2, [pc, #212]	@ (8006548 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d004      	beq.n	8006480 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a34      	ldr	r2, [pc, #208]	@ (800654c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d108      	bne.n	8006492 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006486:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	4313      	orrs	r3, r2
 8006490:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006498:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a25      	ldr	r2, [pc, #148]	@ (8006548 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d02c      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064be:	d027      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a22      	ldr	r2, [pc, #136]	@ (8006550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d022      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a21      	ldr	r2, [pc, #132]	@ (8006554 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d01d      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006558 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d018      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a1a      	ldr	r2, [pc, #104]	@ (800654c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d013      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a1b      	ldr	r2, [pc, #108]	@ (800655c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d00e      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006560 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d009      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a18      	ldr	r2, [pc, #96]	@ (8006564 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d004      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a17      	ldr	r2, [pc, #92]	@ (8006568 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d10c      	bne.n	800652a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006516:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	4313      	orrs	r3, r2
 8006520:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68ba      	ldr	r2, [r7, #8]
 8006528:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr
 8006548:	40010000 	.word	0x40010000
 800654c:	40010400 	.word	0x40010400
 8006550:	40000400 	.word	0x40000400
 8006554:	40000800 	.word	0x40000800
 8006558:	40000c00 	.word	0x40000c00
 800655c:	40001800 	.word	0x40001800
 8006560:	40014000 	.word	0x40014000
 8006564:	4000e000 	.word	0x4000e000
 8006568:	4000e400 	.word	0x4000e400

0800656c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800656c:	b084      	sub	sp, #16
 800656e:	b580      	push	{r7, lr}
 8006570:	b084      	sub	sp, #16
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	f107 001c 	add.w	r0, r7, #28
 800657a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800657e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006582:	2b01      	cmp	r3, #1
 8006584:	d121      	bne.n	80065ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68da      	ldr	r2, [r3, #12]
 8006596:	4b2c      	ldr	r3, [pc, #176]	@ (8006648 <USB_CoreInit+0xdc>)
 8006598:	4013      	ands	r3, r2
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80065aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d105      	bne.n	80065be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f001 fafa 	bl	8007bb8 <USB_CoreReset>
 80065c4:	4603      	mov	r3, r0
 80065c6:	73fb      	strb	r3, [r7, #15]
 80065c8:	e01b      	b.n	8006602 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f001 faee 	bl	8007bb8 <USB_CoreReset>
 80065dc:	4603      	mov	r3, r0
 80065de:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065e0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d106      	bne.n	80065f6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80065f4:	e005      	b.n	8006602 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006602:	7fbb      	ldrb	r3, [r7, #30]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d116      	bne.n	8006636 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800660c:	b29a      	uxth	r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006616:	4b0d      	ldr	r3, [pc, #52]	@ (800664c <USB_CoreInit+0xe0>)
 8006618:	4313      	orrs	r3, r2
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f043 0206 	orr.w	r2, r3, #6
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f043 0220 	orr.w	r2, r3, #32
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006636:	7bfb      	ldrb	r3, [r7, #15]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006642:	b004      	add	sp, #16
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	ffbdffbf 	.word	0xffbdffbf
 800664c:	03ee0000 	.word	0x03ee0000

08006650 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006650:	b480      	push	{r7}
 8006652:	b087      	sub	sp, #28
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	4613      	mov	r3, r2
 800665c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800665e:	79fb      	ldrb	r3, [r7, #7]
 8006660:	2b02      	cmp	r3, #2
 8006662:	d165      	bne.n	8006730 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	4a41      	ldr	r2, [pc, #260]	@ (800676c <USB_SetTurnaroundTime+0x11c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d906      	bls.n	800667a <USB_SetTurnaroundTime+0x2a>
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	4a40      	ldr	r2, [pc, #256]	@ (8006770 <USB_SetTurnaroundTime+0x120>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d202      	bcs.n	800667a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006674:	230f      	movs	r3, #15
 8006676:	617b      	str	r3, [r7, #20]
 8006678:	e062      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	4a3c      	ldr	r2, [pc, #240]	@ (8006770 <USB_SetTurnaroundTime+0x120>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d306      	bcc.n	8006690 <USB_SetTurnaroundTime+0x40>
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	4a3b      	ldr	r2, [pc, #236]	@ (8006774 <USB_SetTurnaroundTime+0x124>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d202      	bcs.n	8006690 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800668a:	230e      	movs	r3, #14
 800668c:	617b      	str	r3, [r7, #20]
 800668e:	e057      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	4a38      	ldr	r2, [pc, #224]	@ (8006774 <USB_SetTurnaroundTime+0x124>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d306      	bcc.n	80066a6 <USB_SetTurnaroundTime+0x56>
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	4a37      	ldr	r2, [pc, #220]	@ (8006778 <USB_SetTurnaroundTime+0x128>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d202      	bcs.n	80066a6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80066a0:	230d      	movs	r3, #13
 80066a2:	617b      	str	r3, [r7, #20]
 80066a4:	e04c      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	4a33      	ldr	r2, [pc, #204]	@ (8006778 <USB_SetTurnaroundTime+0x128>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d306      	bcc.n	80066bc <USB_SetTurnaroundTime+0x6c>
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	4a32      	ldr	r2, [pc, #200]	@ (800677c <USB_SetTurnaroundTime+0x12c>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d802      	bhi.n	80066bc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80066b6:	230c      	movs	r3, #12
 80066b8:	617b      	str	r3, [r7, #20]
 80066ba:	e041      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	4a2f      	ldr	r2, [pc, #188]	@ (800677c <USB_SetTurnaroundTime+0x12c>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d906      	bls.n	80066d2 <USB_SetTurnaroundTime+0x82>
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	4a2e      	ldr	r2, [pc, #184]	@ (8006780 <USB_SetTurnaroundTime+0x130>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d802      	bhi.n	80066d2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80066cc:	230b      	movs	r3, #11
 80066ce:	617b      	str	r3, [r7, #20]
 80066d0:	e036      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	4a2a      	ldr	r2, [pc, #168]	@ (8006780 <USB_SetTurnaroundTime+0x130>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d906      	bls.n	80066e8 <USB_SetTurnaroundTime+0x98>
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	4a29      	ldr	r2, [pc, #164]	@ (8006784 <USB_SetTurnaroundTime+0x134>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d802      	bhi.n	80066e8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80066e2:	230a      	movs	r3, #10
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	e02b      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	4a26      	ldr	r2, [pc, #152]	@ (8006784 <USB_SetTurnaroundTime+0x134>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d906      	bls.n	80066fe <USB_SetTurnaroundTime+0xae>
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	4a25      	ldr	r2, [pc, #148]	@ (8006788 <USB_SetTurnaroundTime+0x138>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d202      	bcs.n	80066fe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80066f8:	2309      	movs	r3, #9
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	e020      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	4a21      	ldr	r2, [pc, #132]	@ (8006788 <USB_SetTurnaroundTime+0x138>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d306      	bcc.n	8006714 <USB_SetTurnaroundTime+0xc4>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	4a20      	ldr	r2, [pc, #128]	@ (800678c <USB_SetTurnaroundTime+0x13c>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d802      	bhi.n	8006714 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800670e:	2308      	movs	r3, #8
 8006710:	617b      	str	r3, [r7, #20]
 8006712:	e015      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	4a1d      	ldr	r2, [pc, #116]	@ (800678c <USB_SetTurnaroundTime+0x13c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d906      	bls.n	800672a <USB_SetTurnaroundTime+0xda>
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	4a1c      	ldr	r2, [pc, #112]	@ (8006790 <USB_SetTurnaroundTime+0x140>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d202      	bcs.n	800672a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006724:	2307      	movs	r3, #7
 8006726:	617b      	str	r3, [r7, #20]
 8006728:	e00a      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800672a:	2306      	movs	r3, #6
 800672c:	617b      	str	r3, [r7, #20]
 800672e:	e007      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006730:	79fb      	ldrb	r3, [r7, #7]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d102      	bne.n	800673c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006736:	2309      	movs	r3, #9
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	e001      	b.n	8006740 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800673c:	2309      	movs	r3, #9
 800673e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	029b      	lsls	r3, r3, #10
 8006754:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006758:	431a      	orrs	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	371c      	adds	r7, #28
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	00d8acbf 	.word	0x00d8acbf
 8006770:	00e4e1c0 	.word	0x00e4e1c0
 8006774:	00f42400 	.word	0x00f42400
 8006778:	01067380 	.word	0x01067380
 800677c:	011a499f 	.word	0x011a499f
 8006780:	01312cff 	.word	0x01312cff
 8006784:	014ca43f 	.word	0x014ca43f
 8006788:	016e3600 	.word	0x016e3600
 800678c:	01a6ab1f 	.word	0x01a6ab1f
 8006790:	01e84800 	.word	0x01e84800

08006794 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	f043 0201 	orr.w	r2, r3, #1
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	370c      	adds	r7, #12
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr

080067b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067b6:	b480      	push	{r7}
 80067b8:	b083      	sub	sp, #12
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f023 0201 	bic.w	r2, r3, #1
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	460b      	mov	r3, r1
 80067e2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80067e4:	2300      	movs	r3, #0
 80067e6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067f4:	78fb      	ldrb	r3, [r7, #3]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d115      	bne.n	8006826 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006806:	200a      	movs	r0, #10
 8006808:	f7fa fd6e 	bl	80012e8 <HAL_Delay>
      ms += 10U;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	330a      	adds	r3, #10
 8006810:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f001 f93f 	bl	8007a96 <USB_GetMode>
 8006818:	4603      	mov	r3, r0
 800681a:	2b01      	cmp	r3, #1
 800681c:	d01e      	beq.n	800685c <USB_SetCurrentMode+0x84>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2bc7      	cmp	r3, #199	@ 0xc7
 8006822:	d9f0      	bls.n	8006806 <USB_SetCurrentMode+0x2e>
 8006824:	e01a      	b.n	800685c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006826:	78fb      	ldrb	r3, [r7, #3]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d115      	bne.n	8006858 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006838:	200a      	movs	r0, #10
 800683a:	f7fa fd55 	bl	80012e8 <HAL_Delay>
      ms += 10U;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	330a      	adds	r3, #10
 8006842:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f001 f926 	bl	8007a96 <USB_GetMode>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d005      	beq.n	800685c <USB_SetCurrentMode+0x84>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2bc7      	cmp	r3, #199	@ 0xc7
 8006854:	d9f0      	bls.n	8006838 <USB_SetCurrentMode+0x60>
 8006856:	e001      	b.n	800685c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e005      	b.n	8006868 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006860:	d101      	bne.n	8006866 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e000      	b.n	8006868 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006870:	b084      	sub	sp, #16
 8006872:	b580      	push	{r7, lr}
 8006874:	b086      	sub	sp, #24
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
 800687a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800687e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800688a:	2300      	movs	r3, #0
 800688c:	613b      	str	r3, [r7, #16]
 800688e:	e009      	b.n	80068a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	3340      	adds	r3, #64	@ 0x40
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4413      	add	r3, r2
 800689a:	2200      	movs	r2, #0
 800689c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	3301      	adds	r3, #1
 80068a2:	613b      	str	r3, [r7, #16]
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	2b0e      	cmp	r3, #14
 80068a8:	d9f2      	bls.n	8006890 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80068aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d11c      	bne.n	80068ec <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068c0:	f043 0302 	orr.w	r3, r3, #2
 80068c4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ca:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	601a      	str	r2, [r3, #0]
 80068ea:	e005      	b.n	80068f8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068fe:	461a      	mov	r2, r3
 8006900:	2300      	movs	r3, #0
 8006902:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006904:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006908:	2b01      	cmp	r3, #1
 800690a:	d10d      	bne.n	8006928 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800690c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006910:	2b00      	cmp	r3, #0
 8006912:	d104      	bne.n	800691e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006914:	2100      	movs	r1, #0
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f968 	bl	8006bec <USB_SetDevSpeed>
 800691c:	e008      	b.n	8006930 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800691e:	2101      	movs	r1, #1
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 f963 	bl	8006bec <USB_SetDevSpeed>
 8006926:	e003      	b.n	8006930 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006928:	2103      	movs	r1, #3
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f95e 	bl	8006bec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006930:	2110      	movs	r1, #16
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f8fa 	bl	8006b2c <USB_FlushTxFifo>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d001      	beq.n	8006942 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f924 	bl	8006b90 <USB_FlushRxFifo>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d001      	beq.n	8006952 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006958:	461a      	mov	r2, r3
 800695a:	2300      	movs	r3, #0
 800695c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006964:	461a      	mov	r2, r3
 8006966:	2300      	movs	r3, #0
 8006968:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006970:	461a      	mov	r2, r3
 8006972:	2300      	movs	r3, #0
 8006974:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006976:	2300      	movs	r3, #0
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	e043      	b.n	8006a04 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	015a      	lsls	r2, r3, #5
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	4413      	add	r3, r2
 8006984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800698e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006992:	d118      	bne.n	80069c6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10a      	bne.n	80069b0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a6:	461a      	mov	r2, r3
 80069a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80069ac:	6013      	str	r3, [r2, #0]
 80069ae:	e013      	b.n	80069d8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	015a      	lsls	r2, r3, #5
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	4413      	add	r3, r2
 80069b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069bc:	461a      	mov	r2, r3
 80069be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80069c2:	6013      	str	r3, [r2, #0]
 80069c4:	e008      	b.n	80069d8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	015a      	lsls	r2, r3, #5
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	4413      	add	r3, r2
 80069ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d2:	461a      	mov	r2, r3
 80069d4:	2300      	movs	r3, #0
 80069d6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069e4:	461a      	mov	r2, r3
 80069e6:	2300      	movs	r3, #0
 80069e8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069f6:	461a      	mov	r2, r3
 80069f8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80069fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	3301      	adds	r3, #1
 8006a02:	613b      	str	r3, [r7, #16]
 8006a04:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a08:	461a      	mov	r2, r3
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d3b5      	bcc.n	800697c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a10:	2300      	movs	r3, #0
 8006a12:	613b      	str	r3, [r7, #16]
 8006a14:	e043      	b.n	8006a9e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	015a      	lsls	r2, r3, #5
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a2c:	d118      	bne.n	8006a60 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10a      	bne.n	8006a4a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	015a      	lsls	r2, r3, #5
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a40:	461a      	mov	r2, r3
 8006a42:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a46:	6013      	str	r3, [r2, #0]
 8006a48:	e013      	b.n	8006a72 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	015a      	lsls	r2, r3, #5
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	4413      	add	r3, r2
 8006a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a56:	461a      	mov	r2, r3
 8006a58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a5c:	6013      	str	r3, [r2, #0]
 8006a5e:	e008      	b.n	8006a72 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	2300      	movs	r3, #0
 8006a70:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	015a      	lsls	r2, r3, #5
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	4413      	add	r3, r2
 8006a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a7e:	461a      	mov	r2, r3
 8006a80:	2300      	movs	r3, #0
 8006a82:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	015a      	lsls	r2, r3, #5
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a90:	461a      	mov	r2, r3
 8006a92:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a96:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	613b      	str	r3, [r7, #16]
 8006a9e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d3b5      	bcc.n	8006a16 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ab8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006abc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006aca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006acc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d105      	bne.n	8006ae0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	f043 0210 	orr.w	r2, r3, #16
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	699a      	ldr	r2, [r3, #24]
 8006ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8006b24 <USB_DevInit+0x2b4>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006aec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d005      	beq.n	8006b00 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	699b      	ldr	r3, [r3, #24]
 8006af8:	f043 0208 	orr.w	r2, r3, #8
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d105      	bne.n	8006b14 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	699a      	ldr	r2, [r3, #24]
 8006b0c:	4b06      	ldr	r3, [pc, #24]	@ (8006b28 <USB_DevInit+0x2b8>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3718      	adds	r7, #24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b20:	b004      	add	sp, #16
 8006b22:	4770      	bx	lr
 8006b24:	803c3800 	.word	0x803c3800
 8006b28:	40000004 	.word	0x40000004

08006b2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b36:	2300      	movs	r3, #0
 8006b38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b46:	d901      	bls.n	8006b4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e01b      	b.n	8006b84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	daf2      	bge.n	8006b3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b54:	2300      	movs	r3, #0
 8006b56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	019b      	lsls	r3, r3, #6
 8006b5c:	f043 0220 	orr.w	r2, r3, #32
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	3301      	adds	r3, #1
 8006b68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b70:	d901      	bls.n	8006b76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e006      	b.n	8006b84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	f003 0320 	and.w	r3, r3, #32
 8006b7e:	2b20      	cmp	r3, #32
 8006b80:	d0f0      	beq.n	8006b64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b82:	2300      	movs	r3, #0
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3714      	adds	r7, #20
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ba8:	d901      	bls.n	8006bae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e018      	b.n	8006be0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	daf2      	bge.n	8006b9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2210      	movs	r2, #16
 8006bbe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bcc:	d901      	bls.n	8006bd2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006bce:	2303      	movs	r3, #3
 8006bd0:	e006      	b.n	8006be0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	f003 0310 	and.w	r3, r3, #16
 8006bda:	2b10      	cmp	r3, #16
 8006bdc:	d0f0      	beq.n	8006bc0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3714      	adds	r7, #20
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	78fb      	ldrb	r3, [r7, #3]
 8006c06:	68f9      	ldr	r1, [r7, #12]
 8006c08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3714      	adds	r7, #20
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b087      	sub	sp, #28
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f003 0306 	and.w	r3, r3, #6
 8006c36:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d102      	bne.n	8006c44 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	75fb      	strb	r3, [r7, #23]
 8006c42:	e00a      	b.n	8006c5a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d002      	beq.n	8006c50 <USB_GetDevSpeed+0x32>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2b06      	cmp	r3, #6
 8006c4e:	d102      	bne.n	8006c56 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c50:	2302      	movs	r3, #2
 8006c52:	75fb      	strb	r3, [r7, #23]
 8006c54:	e001      	b.n	8006c5a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c56:	230f      	movs	r3, #15
 8006c58:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	371c      	adds	r7, #28
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	785b      	ldrb	r3, [r3, #1]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d139      	bne.n	8006cf8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c8a:	69da      	ldr	r2, [r3, #28]
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	f003 030f 	and.w	r3, r3, #15
 8006c94:	2101      	movs	r1, #1
 8006c96:	fa01 f303 	lsl.w	r3, r1, r3
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	68f9      	ldr	r1, [r7, #12]
 8006c9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	015a      	lsls	r2, r3, #5
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	4413      	add	r3, r2
 8006cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d153      	bne.n	8006d64 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	015a      	lsls	r2, r3, #5
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	4413      	add	r3, r2
 8006cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	791b      	ldrb	r3, [r3, #4]
 8006cd6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cd8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	059b      	lsls	r3, r3, #22
 8006cde:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	0159      	lsls	r1, r3, #5
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	440b      	add	r3, r1
 8006cea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cee:	4619      	mov	r1, r3
 8006cf0:	4b20      	ldr	r3, [pc, #128]	@ (8006d74 <USB_ActivateEndpoint+0x10c>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	600b      	str	r3, [r1, #0]
 8006cf6:	e035      	b.n	8006d64 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cfe:	69da      	ldr	r2, [r3, #28]
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	f003 030f 	and.w	r3, r3, #15
 8006d08:	2101      	movs	r1, #1
 8006d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d0e:	041b      	lsls	r3, r3, #16
 8006d10:	68f9      	ldr	r1, [r7, #12]
 8006d12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d16:	4313      	orrs	r3, r2
 8006d18:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	015a      	lsls	r2, r3, #5
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	4413      	add	r3, r2
 8006d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d119      	bne.n	8006d64 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	015a      	lsls	r2, r3, #5
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	4413      	add	r3, r2
 8006d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	791b      	ldrb	r3, [r3, #4]
 8006d4a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d4c:	430b      	orrs	r3, r1
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	0159      	lsls	r1, r3, #5
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	440b      	add	r3, r1
 8006d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	4b05      	ldr	r3, [pc, #20]	@ (8006d74 <USB_ActivateEndpoint+0x10c>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	10008000 	.word	0x10008000

08006d78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	785b      	ldrb	r3, [r3, #1]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d161      	bne.n	8006e58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	015a      	lsls	r2, r3, #5
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	4413      	add	r3, r2
 8006d9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006da6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006daa:	d11f      	bne.n	8006dec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	015a      	lsls	r2, r3, #5
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	4413      	add	r3, r2
 8006db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	0151      	lsls	r1, r2, #5
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	440a      	add	r2, r1
 8006dc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dc6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006dca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	015a      	lsls	r2, r3, #5
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	0151      	lsls	r1, r2, #5
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	440a      	add	r2, r1
 8006de2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006de6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006dea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006df2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	f003 030f 	and.w	r3, r3, #15
 8006dfc:	2101      	movs	r1, #1
 8006dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	43db      	mvns	r3, r3
 8006e06:	68f9      	ldr	r1, [r7, #12]
 8006e08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e16:	69da      	ldr	r2, [r3, #28]
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	f003 030f 	and.w	r3, r3, #15
 8006e20:	2101      	movs	r1, #1
 8006e22:	fa01 f303 	lsl.w	r3, r1, r3
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	43db      	mvns	r3, r3
 8006e2a:	68f9      	ldr	r1, [r7, #12]
 8006e2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e30:	4013      	ands	r3, r2
 8006e32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	0159      	lsls	r1, r3, #5
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	440b      	add	r3, r1
 8006e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e4e:	4619      	mov	r1, r3
 8006e50:	4b35      	ldr	r3, [pc, #212]	@ (8006f28 <USB_DeactivateEndpoint+0x1b0>)
 8006e52:	4013      	ands	r3, r2
 8006e54:	600b      	str	r3, [r1, #0]
 8006e56:	e060      	b.n	8006f1a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e6e:	d11f      	bne.n	8006eb0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	0151      	lsls	r1, r2, #5
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	440a      	add	r2, r1
 8006e86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	015a      	lsls	r2, r3, #5
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	4413      	add	r3, r2
 8006e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	0151      	lsls	r1, r2, #5
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	440a      	add	r2, r1
 8006ea6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006eaa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006eae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	f003 030f 	and.w	r3, r3, #15
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec6:	041b      	lsls	r3, r3, #16
 8006ec8:	43db      	mvns	r3, r3
 8006eca:	68f9      	ldr	r1, [r7, #12]
 8006ecc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	f003 030f 	and.w	r3, r3, #15
 8006ee4:	2101      	movs	r1, #1
 8006ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8006eea:	041b      	lsls	r3, r3, #16
 8006eec:	43db      	mvns	r3, r3
 8006eee:	68f9      	ldr	r1, [r7, #12]
 8006ef0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	015a      	lsls	r2, r3, #5
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	4413      	add	r3, r2
 8006f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	0159      	lsls	r1, r3, #5
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	440b      	add	r3, r1
 8006f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f12:	4619      	mov	r1, r3
 8006f14:	4b05      	ldr	r3, [pc, #20]	@ (8006f2c <USB_DeactivateEndpoint+0x1b4>)
 8006f16:	4013      	ands	r3, r2
 8006f18:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3714      	adds	r7, #20
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	ec337800 	.word	0xec337800
 8006f2c:	eff37800 	.word	0xeff37800

08006f30 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b08a      	sub	sp, #40	@ 0x28
 8006f34:	af02      	add	r7, sp, #8
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	785b      	ldrb	r3, [r3, #1]
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	f040 8185 	bne.w	800725c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d132      	bne.n	8006fc0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	015a      	lsls	r2, r3, #5
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	4413      	add	r3, r2
 8006f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f66:	691a      	ldr	r2, [r3, #16]
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	0159      	lsls	r1, r3, #5
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	440b      	add	r3, r1
 8006f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f74:	4619      	mov	r1, r3
 8006f76:	4ba7      	ldr	r3, [pc, #668]	@ (8007214 <USB_EPStartXfer+0x2e4>)
 8006f78:	4013      	ands	r3, r2
 8006f7a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	015a      	lsls	r2, r3, #5
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	4413      	add	r3, r2
 8006f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	0151      	lsls	r1, r2, #5
 8006f8e:	69fa      	ldr	r2, [r7, #28]
 8006f90:	440a      	add	r2, r1
 8006f92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f96:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f9a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	015a      	lsls	r2, r3, #5
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa8:	691a      	ldr	r2, [r3, #16]
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	0159      	lsls	r1, r3, #5
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	440b      	add	r3, r1
 8006fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	4b97      	ldr	r3, [pc, #604]	@ (8007218 <USB_EPStartXfer+0x2e8>)
 8006fba:	4013      	ands	r3, r2
 8006fbc:	610b      	str	r3, [r1, #16]
 8006fbe:	e097      	b.n	80070f0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fcc:	691a      	ldr	r2, [r3, #16]
 8006fce:	69bb      	ldr	r3, [r7, #24]
 8006fd0:	0159      	lsls	r1, r3, #5
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	440b      	add	r3, r1
 8006fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fda:	4619      	mov	r1, r3
 8006fdc:	4b8e      	ldr	r3, [pc, #568]	@ (8007218 <USB_EPStartXfer+0x2e8>)
 8006fde:	4013      	ands	r3, r2
 8006fe0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fee:	691a      	ldr	r2, [r3, #16]
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	0159      	lsls	r1, r3, #5
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	440b      	add	r3, r1
 8006ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4b85      	ldr	r3, [pc, #532]	@ (8007214 <USB_EPStartXfer+0x2e4>)
 8007000:	4013      	ands	r3, r2
 8007002:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8007004:	69bb      	ldr	r3, [r7, #24]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d11a      	bne.n	8007040 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	691a      	ldr	r2, [r3, #16]
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	429a      	cmp	r2, r3
 8007014:	d903      	bls.n	800701e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	69ba      	ldr	r2, [r7, #24]
 800702e:	0151      	lsls	r1, r2, #5
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	440a      	add	r2, r1
 8007034:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007038:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800703c:	6113      	str	r3, [r2, #16]
 800703e:	e044      	b.n	80070ca <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	691a      	ldr	r2, [r3, #16]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	4413      	add	r3, r2
 800704a:	1e5a      	subs	r2, r3, #1
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	fbb2 f3f3 	udiv	r3, r2, r3
 8007054:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	4413      	add	r3, r2
 800705e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007062:	691a      	ldr	r2, [r3, #16]
 8007064:	8afb      	ldrh	r3, [r7, #22]
 8007066:	04d9      	lsls	r1, r3, #19
 8007068:	4b6c      	ldr	r3, [pc, #432]	@ (800721c <USB_EPStartXfer+0x2ec>)
 800706a:	400b      	ands	r3, r1
 800706c:	69b9      	ldr	r1, [r7, #24]
 800706e:	0148      	lsls	r0, r1, #5
 8007070:	69f9      	ldr	r1, [r7, #28]
 8007072:	4401      	add	r1, r0
 8007074:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007078:	4313      	orrs	r3, r2
 800707a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	791b      	ldrb	r3, [r3, #4]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d122      	bne.n	80070ca <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	4413      	add	r3, r2
 800708c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	0151      	lsls	r1, r2, #5
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	440a      	add	r2, r1
 800709a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800709e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80070a2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	015a      	lsls	r2, r3, #5
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	4413      	add	r3, r2
 80070ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070b0:	691a      	ldr	r2, [r3, #16]
 80070b2:	8afb      	ldrh	r3, [r7, #22]
 80070b4:	075b      	lsls	r3, r3, #29
 80070b6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80070ba:	69b9      	ldr	r1, [r7, #24]
 80070bc:	0148      	lsls	r0, r1, #5
 80070be:	69f9      	ldr	r1, [r7, #28]
 80070c0:	4401      	add	r1, r0
 80070c2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80070c6:	4313      	orrs	r3, r2
 80070c8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070d6:	691a      	ldr	r2, [r3, #16]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070e0:	69b9      	ldr	r1, [r7, #24]
 80070e2:	0148      	lsls	r0, r1, #5
 80070e4:	69f9      	ldr	r1, [r7, #28]
 80070e6:	4401      	add	r1, r0
 80070e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80070ec:	4313      	orrs	r3, r2
 80070ee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80070f0:	79fb      	ldrb	r3, [r7, #7]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d14b      	bne.n	800718e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	69db      	ldr	r3, [r3, #28]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d009      	beq.n	8007112 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	015a      	lsls	r2, r3, #5
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	4413      	add	r3, r2
 8007106:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800710a:	461a      	mov	r2, r3
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	69db      	ldr	r3, [r3, #28]
 8007110:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	791b      	ldrb	r3, [r3, #4]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d128      	bne.n	800716c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007126:	2b00      	cmp	r3, #0
 8007128:	d110      	bne.n	800714c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	015a      	lsls	r2, r3, #5
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	4413      	add	r3, r2
 8007132:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	69ba      	ldr	r2, [r7, #24]
 800713a:	0151      	lsls	r1, r2, #5
 800713c:	69fa      	ldr	r2, [r7, #28]
 800713e:	440a      	add	r2, r1
 8007140:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007144:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007148:	6013      	str	r3, [r2, #0]
 800714a:	e00f      	b.n	800716c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	015a      	lsls	r2, r3, #5
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	4413      	add	r3, r2
 8007154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	69ba      	ldr	r2, [r7, #24]
 800715c:	0151      	lsls	r1, r2, #5
 800715e:	69fa      	ldr	r2, [r7, #28]
 8007160:	440a      	add	r2, r1
 8007162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007166:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800716a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	69ba      	ldr	r2, [r7, #24]
 800717c:	0151      	lsls	r1, r2, #5
 800717e:	69fa      	ldr	r2, [r7, #28]
 8007180:	440a      	add	r2, r1
 8007182:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007186:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800718a:	6013      	str	r3, [r2, #0]
 800718c:	e169      	b.n	8007462 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	015a      	lsls	r2, r3, #5
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	4413      	add	r3, r2
 8007196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	69ba      	ldr	r2, [r7, #24]
 800719e:	0151      	lsls	r1, r2, #5
 80071a0:	69fa      	ldr	r2, [r7, #28]
 80071a2:	440a      	add	r2, r1
 80071a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80071ac:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	791b      	ldrb	r3, [r3, #4]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d015      	beq.n	80071e2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f000 8151 	beq.w	8007462 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	f003 030f 	and.w	r3, r3, #15
 80071d0:	2101      	movs	r1, #1
 80071d2:	fa01 f303 	lsl.w	r3, r1, r3
 80071d6:	69f9      	ldr	r1, [r7, #28]
 80071d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071dc:	4313      	orrs	r3, r2
 80071de:	634b      	str	r3, [r1, #52]	@ 0x34
 80071e0:	e13f      	b.n	8007462 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d116      	bne.n	8007220 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	015a      	lsls	r2, r3, #5
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	4413      	add	r3, r2
 80071fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	69ba      	ldr	r2, [r7, #24]
 8007202:	0151      	lsls	r1, r2, #5
 8007204:	69fa      	ldr	r2, [r7, #28]
 8007206:	440a      	add	r2, r1
 8007208:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800720c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007210:	6013      	str	r3, [r2, #0]
 8007212:	e015      	b.n	8007240 <USB_EPStartXfer+0x310>
 8007214:	e007ffff 	.word	0xe007ffff
 8007218:	fff80000 	.word	0xfff80000
 800721c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	4413      	add	r3, r2
 8007228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	69ba      	ldr	r2, [r7, #24]
 8007230:	0151      	lsls	r1, r2, #5
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	440a      	add	r2, r1
 8007236:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800723a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800723e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	68d9      	ldr	r1, [r3, #12]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	781a      	ldrb	r2, [r3, #0]
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	b298      	uxth	r0, r3
 800724e:	79fb      	ldrb	r3, [r7, #7]
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	4603      	mov	r3, r0
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 f9b9 	bl	80075cc <USB_WritePacket>
 800725a:	e102      	b.n	8007462 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	015a      	lsls	r2, r3, #5
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	4413      	add	r3, r2
 8007264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007268:	691a      	ldr	r2, [r3, #16]
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	0159      	lsls	r1, r3, #5
 800726e:	69fb      	ldr	r3, [r7, #28]
 8007270:	440b      	add	r3, r1
 8007272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007276:	4619      	mov	r1, r3
 8007278:	4b7c      	ldr	r3, [pc, #496]	@ (800746c <USB_EPStartXfer+0x53c>)
 800727a:	4013      	ands	r3, r2
 800727c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	015a      	lsls	r2, r3, #5
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	4413      	add	r3, r2
 8007286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800728a:	691a      	ldr	r2, [r3, #16]
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	0159      	lsls	r1, r3, #5
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	440b      	add	r3, r1
 8007294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007298:	4619      	mov	r1, r3
 800729a:	4b75      	ldr	r3, [pc, #468]	@ (8007470 <USB_EPStartXfer+0x540>)
 800729c:	4013      	ands	r3, r2
 800729e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d12f      	bne.n	8007306 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d003      	beq.n	80072b6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	689a      	ldr	r2, [r3, #8]
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	689a      	ldr	r2, [r3, #8]
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ca:	691a      	ldr	r2, [r3, #16]
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	6a1b      	ldr	r3, [r3, #32]
 80072d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072d4:	69b9      	ldr	r1, [r7, #24]
 80072d6:	0148      	lsls	r0, r1, #5
 80072d8:	69f9      	ldr	r1, [r7, #28]
 80072da:	4401      	add	r1, r0
 80072dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072e0:	4313      	orrs	r3, r2
 80072e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	0151      	lsls	r1, r2, #5
 80072f6:	69fa      	ldr	r2, [r7, #28]
 80072f8:	440a      	add	r2, r1
 80072fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007302:	6113      	str	r3, [r2, #16]
 8007304:	e05f      	b.n	80073c6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d123      	bne.n	8007356 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	015a      	lsls	r2, r3, #5
 8007312:	69fb      	ldr	r3, [r7, #28]
 8007314:	4413      	add	r3, r2
 8007316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800731a:	691a      	ldr	r2, [r3, #16]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007324:	69b9      	ldr	r1, [r7, #24]
 8007326:	0148      	lsls	r0, r1, #5
 8007328:	69f9      	ldr	r1, [r7, #28]
 800732a:	4401      	add	r1, r0
 800732c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007330:	4313      	orrs	r3, r2
 8007332:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	015a      	lsls	r2, r3, #5
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	4413      	add	r3, r2
 800733c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	0151      	lsls	r1, r2, #5
 8007346:	69fa      	ldr	r2, [r7, #28]
 8007348:	440a      	add	r2, r1
 800734a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800734e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007352:	6113      	str	r3, [r2, #16]
 8007354:	e037      	b.n	80073c6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	691a      	ldr	r2, [r3, #16]
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	4413      	add	r3, r2
 8007360:	1e5a      	subs	r2, r3, #1
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	fbb2 f3f3 	udiv	r3, r2, r3
 800736a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	8afa      	ldrh	r2, [r7, #22]
 8007372:	fb03 f202 	mul.w	r2, r3, r2
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	015a      	lsls	r2, r3, #5
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	4413      	add	r3, r2
 8007382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007386:	691a      	ldr	r2, [r3, #16]
 8007388:	8afb      	ldrh	r3, [r7, #22]
 800738a:	04d9      	lsls	r1, r3, #19
 800738c:	4b39      	ldr	r3, [pc, #228]	@ (8007474 <USB_EPStartXfer+0x544>)
 800738e:	400b      	ands	r3, r1
 8007390:	69b9      	ldr	r1, [r7, #24]
 8007392:	0148      	lsls	r0, r1, #5
 8007394:	69f9      	ldr	r1, [r7, #28]
 8007396:	4401      	add	r1, r0
 8007398:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800739c:	4313      	orrs	r3, r2
 800739e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	015a      	lsls	r2, r3, #5
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	4413      	add	r3, r2
 80073a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ac:	691a      	ldr	r2, [r3, #16]
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073b6:	69b9      	ldr	r1, [r7, #24]
 80073b8:	0148      	lsls	r0, r1, #5
 80073ba:	69f9      	ldr	r1, [r7, #28]
 80073bc:	4401      	add	r1, r0
 80073be:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80073c2:	4313      	orrs	r3, r2
 80073c4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80073c6:	79fb      	ldrb	r3, [r7, #7]
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d10d      	bne.n	80073e8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d009      	beq.n	80073e8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	68d9      	ldr	r1, [r3, #12]
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	015a      	lsls	r2, r3, #5
 80073dc:	69fb      	ldr	r3, [r7, #28]
 80073de:	4413      	add	r3, r2
 80073e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073e4:	460a      	mov	r2, r1
 80073e6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	791b      	ldrb	r3, [r3, #4]
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d128      	bne.n	8007442 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d110      	bne.n	8007422 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	4413      	add	r3, r2
 8007408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69ba      	ldr	r2, [r7, #24]
 8007410:	0151      	lsls	r1, r2, #5
 8007412:	69fa      	ldr	r2, [r7, #28]
 8007414:	440a      	add	r2, r1
 8007416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800741a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800741e:	6013      	str	r3, [r2, #0]
 8007420:	e00f      	b.n	8007442 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	015a      	lsls	r2, r3, #5
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	4413      	add	r3, r2
 800742a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	0151      	lsls	r1, r2, #5
 8007434:	69fa      	ldr	r2, [r7, #28]
 8007436:	440a      	add	r2, r1
 8007438:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800743c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007440:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	015a      	lsls	r2, r3, #5
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	4413      	add	r3, r2
 800744a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	0151      	lsls	r1, r2, #5
 8007454:	69fa      	ldr	r2, [r7, #28]
 8007456:	440a      	add	r2, r1
 8007458:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800745c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007460:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3720      	adds	r7, #32
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	fff80000 	.word	0xfff80000
 8007470:	e007ffff 	.word	0xe007ffff
 8007474:	1ff80000 	.word	0x1ff80000

08007478 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007478:	b480      	push	{r7}
 800747a:	b087      	sub	sp, #28
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007482:	2300      	movs	r3, #0
 8007484:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007486:	2300      	movs	r3, #0
 8007488:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	785b      	ldrb	r3, [r3, #1]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d14a      	bne.n	800752c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074ae:	f040 8086 	bne.w	80075be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	683a      	ldr	r2, [r7, #0]
 80074c4:	7812      	ldrb	r2, [r2, #0]
 80074c6:	0151      	lsls	r1, r2, #5
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	440a      	add	r2, r1
 80074cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	015a      	lsls	r2, r3, #5
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	4413      	add	r3, r2
 80074e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	683a      	ldr	r2, [r7, #0]
 80074e8:	7812      	ldrb	r2, [r2, #0]
 80074ea:	0151      	lsls	r1, r2, #5
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	440a      	add	r2, r1
 80074f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	3301      	adds	r3, #1
 80074fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007506:	4293      	cmp	r3, r2
 8007508:	d902      	bls.n	8007510 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	75fb      	strb	r3, [r7, #23]
          break;
 800750e:	e056      	b.n	80075be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	4413      	add	r3, r2
 800751a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007524:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007528:	d0e7      	beq.n	80074fa <USB_EPStopXfer+0x82>
 800752a:	e048      	b.n	80075be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	781b      	ldrb	r3, [r3, #0]
 8007530:	015a      	lsls	r2, r3, #5
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	4413      	add	r3, r2
 8007536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007540:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007544:	d13b      	bne.n	80075be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	683a      	ldr	r2, [r7, #0]
 8007558:	7812      	ldrb	r2, [r2, #0]
 800755a:	0151      	lsls	r1, r2, #5
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	440a      	add	r2, r1
 8007560:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007564:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007568:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	683a      	ldr	r2, [r7, #0]
 800757c:	7812      	ldrb	r2, [r2, #0]
 800757e:	0151      	lsls	r1, r2, #5
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	440a      	add	r2, r1
 8007584:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007588:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800758c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	3301      	adds	r3, #1
 8007592:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f242 7210 	movw	r2, #10000	@ 0x2710
 800759a:	4293      	cmp	r3, r2
 800759c:	d902      	bls.n	80075a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	75fb      	strb	r3, [r7, #23]
          break;
 80075a2:	e00c      	b.n	80075be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	015a      	lsls	r2, r3, #5
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	4413      	add	r3, r2
 80075ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075bc:	d0e7      	beq.n	800758e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80075be:	7dfb      	ldrb	r3, [r7, #23]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	371c      	adds	r7, #28
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr

080075cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b089      	sub	sp, #36	@ 0x24
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	4611      	mov	r1, r2
 80075d8:	461a      	mov	r2, r3
 80075da:	460b      	mov	r3, r1
 80075dc:	71fb      	strb	r3, [r7, #7]
 80075de:	4613      	mov	r3, r2
 80075e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80075ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d123      	bne.n	800763a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80075f2:	88bb      	ldrh	r3, [r7, #4]
 80075f4:	3303      	adds	r3, #3
 80075f6:	089b      	lsrs	r3, r3, #2
 80075f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80075fa:	2300      	movs	r3, #0
 80075fc:	61bb      	str	r3, [r7, #24]
 80075fe:	e018      	b.n	8007632 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007600:	79fb      	ldrb	r3, [r7, #7]
 8007602:	031a      	lsls	r2, r3, #12
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	4413      	add	r3, r2
 8007608:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800760c:	461a      	mov	r2, r3
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	3301      	adds	r3, #1
 8007618:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	3301      	adds	r3, #1
 800761e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	3301      	adds	r3, #1
 8007624:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	3301      	adds	r3, #1
 800762a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	3301      	adds	r3, #1
 8007630:	61bb      	str	r3, [r7, #24]
 8007632:	69ba      	ldr	r2, [r7, #24]
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	429a      	cmp	r2, r3
 8007638:	d3e2      	bcc.n	8007600 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3724      	adds	r7, #36	@ 0x24
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007648:	b480      	push	{r7}
 800764a:	b08b      	sub	sp, #44	@ 0x2c
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	4613      	mov	r3, r2
 8007654:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800765e:	88fb      	ldrh	r3, [r7, #6]
 8007660:	089b      	lsrs	r3, r3, #2
 8007662:	b29b      	uxth	r3, r3
 8007664:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007666:	88fb      	ldrh	r3, [r7, #6]
 8007668:	f003 0303 	and.w	r3, r3, #3
 800766c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800766e:	2300      	movs	r3, #0
 8007670:	623b      	str	r3, [r7, #32]
 8007672:	e014      	b.n	800769e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007682:	3301      	adds	r3, #1
 8007684:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	3301      	adds	r3, #1
 800768a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800768c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768e:	3301      	adds	r3, #1
 8007690:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	3301      	adds	r3, #1
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	3301      	adds	r3, #1
 800769c:	623b      	str	r3, [r7, #32]
 800769e:	6a3a      	ldr	r2, [r7, #32]
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d3e6      	bcc.n	8007674 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80076a6:	8bfb      	ldrh	r3, [r7, #30]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d01e      	beq.n	80076ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80076b0:	69bb      	ldr	r3, [r7, #24]
 80076b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076b6:	461a      	mov	r2, r3
 80076b8:	f107 0310 	add.w	r3, r7, #16
 80076bc:	6812      	ldr	r2, [r2, #0]
 80076be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	6a3b      	ldr	r3, [r7, #32]
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	00db      	lsls	r3, r3, #3
 80076c8:	fa22 f303 	lsr.w	r3, r2, r3
 80076cc:	b2da      	uxtb	r2, r3
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	701a      	strb	r2, [r3, #0]
      i++;
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	3301      	adds	r3, #1
 80076d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	3301      	adds	r3, #1
 80076dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80076de:	8bfb      	ldrh	r3, [r7, #30]
 80076e0:	3b01      	subs	r3, #1
 80076e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80076e4:	8bfb      	ldrh	r3, [r7, #30]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1ea      	bne.n	80076c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	372c      	adds	r7, #44	@ 0x2c
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	785b      	ldrb	r3, [r3, #1]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d12c      	bne.n	800776e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	015a      	lsls	r2, r3, #5
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	4413      	add	r3, r2
 800771c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	db12      	blt.n	800774c <USB_EPSetStall+0x54>
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d00f      	beq.n	800774c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4413      	add	r3, r2
 8007734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	0151      	lsls	r1, r2, #5
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	440a      	add	r2, r1
 8007742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007746:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800774a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	015a      	lsls	r2, r3, #5
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	4413      	add	r3, r2
 8007754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	0151      	lsls	r1, r2, #5
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	440a      	add	r2, r1
 8007762:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007766:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	e02b      	b.n	80077c6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	015a      	lsls	r2, r3, #5
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	4413      	add	r3, r2
 8007776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	db12      	blt.n	80077a6 <USB_EPSetStall+0xae>
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d00f      	beq.n	80077a6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	4413      	add	r3, r2
 800778e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	0151      	lsls	r1, r2, #5
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	440a      	add	r2, r1
 800779c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80077a4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	0151      	lsls	r1, r2, #5
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	440a      	add	r2, r1
 80077bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80077c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	785b      	ldrb	r3, [r3, #1]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d128      	bne.n	8007842 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	015a      	lsls	r2, r3, #5
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4413      	add	r3, r2
 80077f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	68ba      	ldr	r2, [r7, #8]
 8007800:	0151      	lsls	r1, r2, #5
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	440a      	add	r2, r1
 8007806:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800780a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800780e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	791b      	ldrb	r3, [r3, #4]
 8007814:	2b03      	cmp	r3, #3
 8007816:	d003      	beq.n	8007820 <USB_EPClearStall+0x4c>
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	791b      	ldrb	r3, [r3, #4]
 800781c:	2b02      	cmp	r3, #2
 800781e:	d138      	bne.n	8007892 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	015a      	lsls	r2, r3, #5
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	4413      	add	r3, r2
 8007828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	0151      	lsls	r1, r2, #5
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	440a      	add	r2, r1
 8007836:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800783a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800783e:	6013      	str	r3, [r2, #0]
 8007840:	e027      	b.n	8007892 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	015a      	lsls	r2, r3, #5
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	4413      	add	r3, r2
 800784a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	0151      	lsls	r1, r2, #5
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	440a      	add	r2, r1
 8007858:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800785c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007860:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	791b      	ldrb	r3, [r3, #4]
 8007866:	2b03      	cmp	r3, #3
 8007868:	d003      	beq.n	8007872 <USB_EPClearStall+0x9e>
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	791b      	ldrb	r3, [r3, #4]
 800786e:	2b02      	cmp	r3, #2
 8007870:	d10f      	bne.n	8007892 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	015a      	lsls	r2, r3, #5
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	4413      	add	r3, r2
 800787a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68ba      	ldr	r2, [r7, #8]
 8007882:	0151      	lsls	r1, r2, #5
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	440a      	add	r2, r1
 8007888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800788c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007890:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	460b      	mov	r3, r1
 80078aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68fa      	ldr	r2, [r7, #12]
 80078ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078be:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80078c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	78fb      	ldrb	r3, [r7, #3]
 80078ce:	011b      	lsls	r3, r3, #4
 80078d0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80078d4:	68f9      	ldr	r1, [r7, #12]
 80078d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078da:	4313      	orrs	r3, r2
 80078dc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3714      	adds	r7, #20
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007906:	f023 0303 	bic.w	r3, r3, #3
 800790a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800791a:	f023 0302 	bic.w	r3, r3, #2
 800791e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007920:	2300      	movs	r3, #0
}
 8007922:	4618      	mov	r0, r3
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr

0800792e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800792e:	b480      	push	{r7}
 8007930:	b085      	sub	sp, #20
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007948:	f023 0303 	bic.w	r3, r3, #3
 800794c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800795c:	f043 0302 	orr.w	r3, r3, #2
 8007960:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3714      	adds	r7, #20
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	695b      	ldr	r3, [r3, #20]
 800797c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	4013      	ands	r3, r2
 8007986:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007988:	68fb      	ldr	r3, [r7, #12]
}
 800798a:	4618      	mov	r0, r3
 800798c:	3714      	adds	r7, #20
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007996:	b480      	push	{r7}
 8007998:	b085      	sub	sp, #20
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079b2:	69db      	ldr	r3, [r3, #28]
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	4013      	ands	r3, r2
 80079b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	0c1b      	lsrs	r3, r3, #16
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80079ca:	b480      	push	{r7}
 80079cc:	b085      	sub	sp, #20
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079e6:	69db      	ldr	r3, [r3, #28]
 80079e8:	68ba      	ldr	r2, [r7, #8]
 80079ea:	4013      	ands	r3, r2
 80079ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	b29b      	uxth	r3, r3
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	460b      	mov	r3, r1
 8007a08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	015a      	lsls	r2, r3, #5
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	4413      	add	r3, r2
 8007a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	68ba      	ldr	r2, [r7, #8]
 8007a28:	4013      	ands	r3, r2
 8007a2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a2c:	68bb      	ldr	r3, [r7, #8]
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr

08007a3a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b087      	sub	sp, #28
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
 8007a42:	460b      	mov	r3, r1
 8007a44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a5c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007a5e:	78fb      	ldrb	r3, [r7, #3]
 8007a60:	f003 030f 	and.w	r3, r3, #15
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	fa22 f303 	lsr.w	r3, r2, r3
 8007a6a:	01db      	lsls	r3, r3, #7
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	693a      	ldr	r2, [r7, #16]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007a74:	78fb      	ldrb	r3, [r7, #3]
 8007a76:	015a      	lsls	r2, r3, #5
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	4013      	ands	r3, r2
 8007a86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007a88:	68bb      	ldr	r3, [r7, #8]
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr

08007a96 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a96:	b480      	push	{r7}
 8007a98:	b083      	sub	sp, #12
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	f003 0301 	and.w	r3, r3, #1
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
	...

08007ab4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b085      	sub	sp, #20
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ace:	4619      	mov	r1, r3
 8007ad0:	4b09      	ldr	r3, [pc, #36]	@ (8007af8 <USB_ActivateSetup+0x44>)
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ae8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3714      	adds	r7, #20
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr
 8007af8:	fffff800 	.word	0xfffff800

08007afc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b087      	sub	sp, #28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	460b      	mov	r3, r1
 8007b06:	607a      	str	r2, [r7, #4]
 8007b08:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	333c      	adds	r3, #60	@ 0x3c
 8007b12:	3304      	adds	r3, #4
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	4a26      	ldr	r2, [pc, #152]	@ (8007bb4 <USB_EP0_OutStart+0xb8>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d90a      	bls.n	8007b36 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b30:	d101      	bne.n	8007b36 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	e037      	b.n	8007ba6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	2300      	movs	r3, #0
 8007b40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	697a      	ldr	r2, [r7, #20]
 8007b60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b64:	f043 0318 	orr.w	r3, r3, #24
 8007b68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	697a      	ldr	r2, [r7, #20]
 8007b74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b78:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007b7c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007b7e:	7afb      	ldrb	r3, [r7, #11]
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d10f      	bne.n	8007ba4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	697a      	ldr	r2, [r7, #20]
 8007b9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b9e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007ba2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	371c      	adds	r7, #28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	4f54300a 	.word	0x4f54300a

08007bb8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b085      	sub	sp, #20
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bd0:	d901      	bls.n	8007bd6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e01b      	b.n	8007c0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	daf2      	bge.n	8007bc4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007bde:	2300      	movs	r3, #0
 8007be0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	691b      	ldr	r3, [r3, #16]
 8007be6:	f043 0201 	orr.w	r2, r3, #1
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bfa:	d901      	bls.n	8007c00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	e006      	b.n	8007c0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	691b      	ldr	r3, [r3, #16]
 8007c04:	f003 0301 	and.w	r3, r3, #1
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d0f0      	beq.n	8007bee <USB_CoreReset+0x36>

  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr
	...

08007c1c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	460b      	mov	r3, r1
 8007c26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007c28:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007c2c:	f002 fc5c 	bl	800a4e8 <USBD_static_malloc>
 8007c30:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d109      	bne.n	8007c4c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	32b0      	adds	r2, #176	@ 0xb0
 8007c42:	2100      	movs	r1, #0
 8007c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007c48:	2302      	movs	r3, #2
 8007c4a:	e0d4      	b.n	8007df6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007c4c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007c50:	2100      	movs	r1, #0
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f002 fd60 	bl	800a718 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	32b0      	adds	r2, #176	@ 0xb0
 8007c62:	68f9      	ldr	r1, [r7, #12]
 8007c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	32b0      	adds	r2, #176	@ 0xb0
 8007c72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	7c1b      	ldrb	r3, [r3, #16]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d138      	bne.n	8007cf6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007c84:	4b5e      	ldr	r3, [pc, #376]	@ (8007e00 <USBD_CDC_Init+0x1e4>)
 8007c86:	7819      	ldrb	r1, [r3, #0]
 8007c88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c8c:	2202      	movs	r2, #2
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f002 fb07 	bl	800a2a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c94:	4b5a      	ldr	r3, [pc, #360]	@ (8007e00 <USBD_CDC_Init+0x1e4>)
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	f003 020f 	and.w	r2, r3, #15
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	3324      	adds	r3, #36	@ 0x24
 8007caa:	2201      	movs	r2, #1
 8007cac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007cae:	4b55      	ldr	r3, [pc, #340]	@ (8007e04 <USBD_CDC_Init+0x1e8>)
 8007cb0:	7819      	ldrb	r1, [r3, #0]
 8007cb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f002 faf2 	bl	800a2a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007cbe:	4b51      	ldr	r3, [pc, #324]	@ (8007e04 <USBD_CDC_Init+0x1e8>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	f003 020f 	and.w	r2, r3, #15
 8007cc6:	6879      	ldr	r1, [r7, #4]
 8007cc8:	4613      	mov	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	440b      	add	r3, r1
 8007cd2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007cda:	4b4b      	ldr	r3, [pc, #300]	@ (8007e08 <USBD_CDC_Init+0x1ec>)
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	f003 020f 	and.w	r2, r3, #15
 8007ce2:	6879      	ldr	r1, [r7, #4]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	440b      	add	r3, r1
 8007cee:	3326      	adds	r3, #38	@ 0x26
 8007cf0:	2210      	movs	r2, #16
 8007cf2:	801a      	strh	r2, [r3, #0]
 8007cf4:	e035      	b.n	8007d62 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007cf6:	4b42      	ldr	r3, [pc, #264]	@ (8007e00 <USBD_CDC_Init+0x1e4>)
 8007cf8:	7819      	ldrb	r1, [r3, #0]
 8007cfa:	2340      	movs	r3, #64	@ 0x40
 8007cfc:	2202      	movs	r2, #2
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f002 facf 	bl	800a2a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007d04:	4b3e      	ldr	r3, [pc, #248]	@ (8007e00 <USBD_CDC_Init+0x1e4>)
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	f003 020f 	and.w	r2, r3, #15
 8007d0c:	6879      	ldr	r1, [r7, #4]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	4413      	add	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	440b      	add	r3, r1
 8007d18:	3324      	adds	r3, #36	@ 0x24
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007d1e:	4b39      	ldr	r3, [pc, #228]	@ (8007e04 <USBD_CDC_Init+0x1e8>)
 8007d20:	7819      	ldrb	r1, [r3, #0]
 8007d22:	2340      	movs	r3, #64	@ 0x40
 8007d24:	2202      	movs	r2, #2
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f002 fabb 	bl	800a2a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007d2c:	4b35      	ldr	r3, [pc, #212]	@ (8007e04 <USBD_CDC_Init+0x1e8>)
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	f003 020f 	and.w	r2, r3, #15
 8007d34:	6879      	ldr	r1, [r7, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	440b      	add	r3, r1
 8007d40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007d44:	2201      	movs	r2, #1
 8007d46:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007d48:	4b2f      	ldr	r3, [pc, #188]	@ (8007e08 <USBD_CDC_Init+0x1ec>)
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	f003 020f 	and.w	r2, r3, #15
 8007d50:	6879      	ldr	r1, [r7, #4]
 8007d52:	4613      	mov	r3, r2
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	4413      	add	r3, r2
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	440b      	add	r3, r1
 8007d5c:	3326      	adds	r3, #38	@ 0x26
 8007d5e:	2210      	movs	r2, #16
 8007d60:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d62:	4b29      	ldr	r3, [pc, #164]	@ (8007e08 <USBD_CDC_Init+0x1ec>)
 8007d64:	7819      	ldrb	r1, [r3, #0]
 8007d66:	2308      	movs	r3, #8
 8007d68:	2203      	movs	r2, #3
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f002 fa99 	bl	800a2a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007d70:	4b25      	ldr	r3, [pc, #148]	@ (8007e08 <USBD_CDC_Init+0x1ec>)
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	f003 020f 	and.w	r2, r3, #15
 8007d78:	6879      	ldr	r1, [r7, #4]
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	440b      	add	r3, r1
 8007d84:	3324      	adds	r3, #36	@ 0x24
 8007d86:	2201      	movs	r2, #1
 8007d88:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	33b0      	adds	r3, #176	@ 0xb0
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	4413      	add	r3, r2
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007dc0:	2302      	movs	r3, #2
 8007dc2:	e018      	b.n	8007df6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	7c1b      	ldrb	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10a      	bne.n	8007de2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8007e04 <USBD_CDC_Init+0x1e8>)
 8007dce:	7819      	ldrb	r1, [r3, #0]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f002 fb50 	bl	800a480 <USBD_LL_PrepareReceive>
 8007de0:	e008      	b.n	8007df4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007de2:	4b08      	ldr	r3, [pc, #32]	@ (8007e04 <USBD_CDC_Init+0x1e8>)
 8007de4:	7819      	ldrb	r1, [r3, #0]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dec:	2340      	movs	r3, #64	@ 0x40
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f002 fb46 	bl	800a480 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	24000097 	.word	0x24000097
 8007e04:	24000098 	.word	0x24000098
 8007e08:	24000099 	.word	0x24000099

08007e0c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	460b      	mov	r3, r1
 8007e16:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007e18:	4b3a      	ldr	r3, [pc, #232]	@ (8007f04 <USBD_CDC_DeInit+0xf8>)
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f002 fa65 	bl	800a2ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007e24:	4b37      	ldr	r3, [pc, #220]	@ (8007f04 <USBD_CDC_DeInit+0xf8>)
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	f003 020f 	and.w	r2, r3, #15
 8007e2c:	6879      	ldr	r1, [r7, #4]
 8007e2e:	4613      	mov	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	4413      	add	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	440b      	add	r3, r1
 8007e38:	3324      	adds	r3, #36	@ 0x24
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007e3e:	4b32      	ldr	r3, [pc, #200]	@ (8007f08 <USBD_CDC_DeInit+0xfc>)
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	4619      	mov	r1, r3
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f002 fa52 	bl	800a2ee <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f08 <USBD_CDC_DeInit+0xfc>)
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	f003 020f 	and.w	r2, r3, #15
 8007e52:	6879      	ldr	r1, [r7, #4]
 8007e54:	4613      	mov	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4413      	add	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	440b      	add	r3, r1
 8007e5e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007e62:	2200      	movs	r2, #0
 8007e64:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007e66:	4b29      	ldr	r3, [pc, #164]	@ (8007f0c <USBD_CDC_DeInit+0x100>)
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f002 fa3e 	bl	800a2ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007e72:	4b26      	ldr	r3, [pc, #152]	@ (8007f0c <USBD_CDC_DeInit+0x100>)
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	f003 020f 	and.w	r2, r3, #15
 8007e7a:	6879      	ldr	r1, [r7, #4]
 8007e7c:	4613      	mov	r3, r2
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	4413      	add	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	440b      	add	r3, r1
 8007e86:	3324      	adds	r3, #36	@ 0x24
 8007e88:	2200      	movs	r2, #0
 8007e8a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8007f0c <USBD_CDC_DeInit+0x100>)
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	f003 020f 	and.w	r2, r3, #15
 8007e94:	6879      	ldr	r1, [r7, #4]
 8007e96:	4613      	mov	r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	4413      	add	r3, r2
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	440b      	add	r3, r1
 8007ea0:	3326      	adds	r3, #38	@ 0x26
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	32b0      	adds	r2, #176	@ 0xb0
 8007eb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d01f      	beq.n	8007ef8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	33b0      	adds	r3, #176	@ 0xb0
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4413      	add	r3, r2
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	32b0      	adds	r2, #176	@ 0xb0
 8007ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eda:	4618      	mov	r0, r3
 8007edc:	f002 fb12 	bl	800a504 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	32b0      	adds	r2, #176	@ 0xb0
 8007eea:	2100      	movs	r1, #0
 8007eec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3708      	adds	r7, #8
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	24000097 	.word	0x24000097
 8007f08:	24000098 	.word	0x24000098
 8007f0c:	24000099 	.word	0x24000099

08007f10 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	32b0      	adds	r2, #176	@ 0xb0
 8007f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f28:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d101      	bne.n	8007f40 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e0bf      	b.n	80080c0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d050      	beq.n	8007fee <USBD_CDC_Setup+0xde>
 8007f4c:	2b20      	cmp	r3, #32
 8007f4e:	f040 80af 	bne.w	80080b0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	88db      	ldrh	r3, [r3, #6]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d03a      	beq.n	8007fd0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	b25b      	sxtb	r3, r3
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	da1b      	bge.n	8007f9c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	33b0      	adds	r3, #176	@ 0xb0
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	4413      	add	r3, r2
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	683a      	ldr	r2, [r7, #0]
 8007f78:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007f7a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f7c:	683a      	ldr	r2, [r7, #0]
 8007f7e:	88d2      	ldrh	r2, [r2, #6]
 8007f80:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	88db      	ldrh	r3, [r3, #6]
 8007f86:	2b07      	cmp	r3, #7
 8007f88:	bf28      	it	cs
 8007f8a:	2307      	movcs	r3, #7
 8007f8c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	89fa      	ldrh	r2, [r7, #14]
 8007f92:	4619      	mov	r1, r3
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f001 fd7d 	bl	8009a94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007f9a:	e090      	b.n	80080be <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	785a      	ldrb	r2, [r3, #1]
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	88db      	ldrh	r3, [r3, #6]
 8007faa:	2b3f      	cmp	r3, #63	@ 0x3f
 8007fac:	d803      	bhi.n	8007fb6 <USBD_CDC_Setup+0xa6>
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	88db      	ldrh	r3, [r3, #6]
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	e000      	b.n	8007fb8 <USBD_CDC_Setup+0xa8>
 8007fb6:	2240      	movs	r2, #64	@ 0x40
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007fbe:	6939      	ldr	r1, [r7, #16]
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f001 fd8f 	bl	8009aec <USBD_CtlPrepareRx>
      break;
 8007fce:	e076      	b.n	80080be <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	33b0      	adds	r3, #176	@ 0xb0
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	4413      	add	r3, r2
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	683a      	ldr	r2, [r7, #0]
 8007fe4:	7850      	ldrb	r0, [r2, #1]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	6839      	ldr	r1, [r7, #0]
 8007fea:	4798      	blx	r3
      break;
 8007fec:	e067      	b.n	80080be <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	785b      	ldrb	r3, [r3, #1]
 8007ff2:	2b0b      	cmp	r3, #11
 8007ff4:	d851      	bhi.n	800809a <USBD_CDC_Setup+0x18a>
 8007ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8007ffc <USBD_CDC_Setup+0xec>)
 8007ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ffc:	0800802d 	.word	0x0800802d
 8008000:	080080a9 	.word	0x080080a9
 8008004:	0800809b 	.word	0x0800809b
 8008008:	0800809b 	.word	0x0800809b
 800800c:	0800809b 	.word	0x0800809b
 8008010:	0800809b 	.word	0x0800809b
 8008014:	0800809b 	.word	0x0800809b
 8008018:	0800809b 	.word	0x0800809b
 800801c:	0800809b 	.word	0x0800809b
 8008020:	0800809b 	.word	0x0800809b
 8008024:	08008057 	.word	0x08008057
 8008028:	08008081 	.word	0x08008081
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008032:	b2db      	uxtb	r3, r3
 8008034:	2b03      	cmp	r3, #3
 8008036:	d107      	bne.n	8008048 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008038:	f107 030a 	add.w	r3, r7, #10
 800803c:	2202      	movs	r2, #2
 800803e:	4619      	mov	r1, r3
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f001 fd27 	bl	8009a94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008046:	e032      	b.n	80080ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f001 fca5 	bl	800999a <USBD_CtlError>
            ret = USBD_FAIL;
 8008050:	2303      	movs	r3, #3
 8008052:	75fb      	strb	r3, [r7, #23]
          break;
 8008054:	e02b      	b.n	80080ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b03      	cmp	r3, #3
 8008060:	d107      	bne.n	8008072 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008062:	f107 030d 	add.w	r3, r7, #13
 8008066:	2201      	movs	r2, #1
 8008068:	4619      	mov	r1, r3
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f001 fd12 	bl	8009a94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008070:	e01d      	b.n	80080ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008072:	6839      	ldr	r1, [r7, #0]
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f001 fc90 	bl	800999a <USBD_CtlError>
            ret = USBD_FAIL;
 800807a:	2303      	movs	r3, #3
 800807c:	75fb      	strb	r3, [r7, #23]
          break;
 800807e:	e016      	b.n	80080ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2b03      	cmp	r3, #3
 800808a:	d00f      	beq.n	80080ac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800808c:	6839      	ldr	r1, [r7, #0]
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f001 fc83 	bl	800999a <USBD_CtlError>
            ret = USBD_FAIL;
 8008094:	2303      	movs	r3, #3
 8008096:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008098:	e008      	b.n	80080ac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800809a:	6839      	ldr	r1, [r7, #0]
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f001 fc7c 	bl	800999a <USBD_CtlError>
          ret = USBD_FAIL;
 80080a2:	2303      	movs	r3, #3
 80080a4:	75fb      	strb	r3, [r7, #23]
          break;
 80080a6:	e002      	b.n	80080ae <USBD_CDC_Setup+0x19e>
          break;
 80080a8:	bf00      	nop
 80080aa:	e008      	b.n	80080be <USBD_CDC_Setup+0x1ae>
          break;
 80080ac:	bf00      	nop
      }
      break;
 80080ae:	e006      	b.n	80080be <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80080b0:	6839      	ldr	r1, [r7, #0]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f001 fc71 	bl	800999a <USBD_CtlError>
      ret = USBD_FAIL;
 80080b8:	2303      	movs	r3, #3
 80080ba:	75fb      	strb	r3, [r7, #23]
      break;
 80080bc:	bf00      	nop
  }

  return (uint8_t)ret;
 80080be:	7dfb      	ldrb	r3, [r7, #23]
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3718      	adds	r7, #24
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	460b      	mov	r3, r1
 80080d2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80080da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	32b0      	adds	r2, #176	@ 0xb0
 80080e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80080ee:	2303      	movs	r3, #3
 80080f0:	e065      	b.n	80081be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	32b0      	adds	r2, #176	@ 0xb0
 80080fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008100:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008102:	78fb      	ldrb	r3, [r7, #3]
 8008104:	f003 020f 	and.w	r2, r3, #15
 8008108:	6879      	ldr	r1, [r7, #4]
 800810a:	4613      	mov	r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4413      	add	r3, r2
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	440b      	add	r3, r1
 8008114:	3318      	adds	r3, #24
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d02f      	beq.n	800817c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800811c:	78fb      	ldrb	r3, [r7, #3]
 800811e:	f003 020f 	and.w	r2, r3, #15
 8008122:	6879      	ldr	r1, [r7, #4]
 8008124:	4613      	mov	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	4413      	add	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	440b      	add	r3, r1
 800812e:	3318      	adds	r3, #24
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	78fb      	ldrb	r3, [r7, #3]
 8008134:	f003 010f 	and.w	r1, r3, #15
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	460b      	mov	r3, r1
 800813c:	00db      	lsls	r3, r3, #3
 800813e:	440b      	add	r3, r1
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	4403      	add	r3, r0
 8008144:	331c      	adds	r3, #28
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	fbb2 f1f3 	udiv	r1, r2, r3
 800814c:	fb01 f303 	mul.w	r3, r1, r3
 8008150:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008152:	2b00      	cmp	r3, #0
 8008154:	d112      	bne.n	800817c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008156:	78fb      	ldrb	r3, [r7, #3]
 8008158:	f003 020f 	and.w	r2, r3, #15
 800815c:	6879      	ldr	r1, [r7, #4]
 800815e:	4613      	mov	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4413      	add	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	440b      	add	r3, r1
 8008168:	3318      	adds	r3, #24
 800816a:	2200      	movs	r2, #0
 800816c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800816e:	78f9      	ldrb	r1, [r7, #3]
 8008170:	2300      	movs	r3, #0
 8008172:	2200      	movs	r2, #0
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f002 f962 	bl	800a43e <USBD_LL_Transmit>
 800817a:	e01f      	b.n	80081bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2200      	movs	r2, #0
 8008180:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	33b0      	adds	r3, #176	@ 0xb0
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d010      	beq.n	80081bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	33b0      	adds	r3, #176	@ 0xb0
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	4413      	add	r3, r2
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	691b      	ldr	r3, [r3, #16]
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80081b2:	68ba      	ldr	r2, [r7, #8]
 80081b4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80081b8:	78fa      	ldrb	r2, [r7, #3]
 80081ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80081bc:	2300      	movs	r3, #0
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}

080081c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b084      	sub	sp, #16
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
 80081ce:	460b      	mov	r3, r1
 80081d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	32b0      	adds	r2, #176	@ 0xb0
 80081dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	32b0      	adds	r2, #176	@ 0xb0
 80081ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80081f4:	2303      	movs	r3, #3
 80081f6:	e01a      	b.n	800822e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80081f8:	78fb      	ldrb	r3, [r7, #3]
 80081fa:	4619      	mov	r1, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f002 f960 	bl	800a4c2 <USBD_LL_GetRxDataSize>
 8008202:	4602      	mov	r2, r0
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	33b0      	adds	r3, #176	@ 0xb0
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	4413      	add	r3, r2
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008228:	4611      	mov	r1, r2
 800822a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3710      	adds	r7, #16
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}

08008236 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b084      	sub	sp, #16
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	32b0      	adds	r2, #176	@ 0xb0
 8008248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800824c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d101      	bne.n	8008258 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008254:	2303      	movs	r3, #3
 8008256:	e024      	b.n	80082a2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	33b0      	adds	r3, #176	@ 0xb0
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	4413      	add	r3, r2
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d019      	beq.n	80082a0 <USBD_CDC_EP0_RxReady+0x6a>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008272:	2bff      	cmp	r3, #255	@ 0xff
 8008274:	d014      	beq.n	80082a0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	33b0      	adds	r3, #176	@ 0xb0
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	68fa      	ldr	r2, [r7, #12]
 800828a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800828e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008296:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	22ff      	movs	r2, #255	@ 0xff
 800829c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
	...

080082ac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b086      	sub	sp, #24
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80082b4:	2182      	movs	r1, #130	@ 0x82
 80082b6:	4818      	ldr	r0, [pc, #96]	@ (8008318 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082b8:	f000 fd0f 	bl	8008cda <USBD_GetEpDesc>
 80082bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80082be:	2101      	movs	r1, #1
 80082c0:	4815      	ldr	r0, [pc, #84]	@ (8008318 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082c2:	f000 fd0a 	bl	8008cda <USBD_GetEpDesc>
 80082c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80082c8:	2181      	movs	r1, #129	@ 0x81
 80082ca:	4813      	ldr	r0, [pc, #76]	@ (8008318 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80082cc:	f000 fd05 	bl	8008cda <USBD_GetEpDesc>
 80082d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d002      	beq.n	80082de <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	2210      	movs	r2, #16
 80082dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d006      	beq.n	80082f2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082ec:	711a      	strb	r2, [r3, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d006      	beq.n	8008306 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008300:	711a      	strb	r2, [r3, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2243      	movs	r2, #67	@ 0x43
 800830a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800830c:	4b02      	ldr	r3, [pc, #8]	@ (8008318 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800830e:	4618      	mov	r0, r3
 8008310:	3718      	adds	r7, #24
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	24000054 	.word	0x24000054

0800831c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b086      	sub	sp, #24
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008324:	2182      	movs	r1, #130	@ 0x82
 8008326:	4818      	ldr	r0, [pc, #96]	@ (8008388 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008328:	f000 fcd7 	bl	8008cda <USBD_GetEpDesc>
 800832c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800832e:	2101      	movs	r1, #1
 8008330:	4815      	ldr	r0, [pc, #84]	@ (8008388 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008332:	f000 fcd2 	bl	8008cda <USBD_GetEpDesc>
 8008336:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008338:	2181      	movs	r1, #129	@ 0x81
 800833a:	4813      	ldr	r0, [pc, #76]	@ (8008388 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800833c:	f000 fccd 	bl	8008cda <USBD_GetEpDesc>
 8008340:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d002      	beq.n	800834e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	2210      	movs	r2, #16
 800834c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d006      	beq.n	8008362 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	2200      	movs	r2, #0
 8008358:	711a      	strb	r2, [r3, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	f042 0202 	orr.w	r2, r2, #2
 8008360:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d006      	beq.n	8008376 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	711a      	strb	r2, [r3, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	f042 0202 	orr.w	r2, r2, #2
 8008374:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2243      	movs	r2, #67	@ 0x43
 800837a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800837c:	4b02      	ldr	r3, [pc, #8]	@ (8008388 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800837e:	4618      	mov	r0, r3
 8008380:	3718      	adds	r7, #24
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	24000054 	.word	0x24000054

0800838c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b086      	sub	sp, #24
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008394:	2182      	movs	r1, #130	@ 0x82
 8008396:	4818      	ldr	r0, [pc, #96]	@ (80083f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008398:	f000 fc9f 	bl	8008cda <USBD_GetEpDesc>
 800839c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800839e:	2101      	movs	r1, #1
 80083a0:	4815      	ldr	r0, [pc, #84]	@ (80083f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083a2:	f000 fc9a 	bl	8008cda <USBD_GetEpDesc>
 80083a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80083a8:	2181      	movs	r1, #129	@ 0x81
 80083aa:	4813      	ldr	r0, [pc, #76]	@ (80083f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80083ac:	f000 fc95 	bl	8008cda <USBD_GetEpDesc>
 80083b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d002      	beq.n	80083be <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	2210      	movs	r2, #16
 80083bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d006      	beq.n	80083d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083cc:	711a      	strb	r2, [r3, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d006      	beq.n	80083e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083e0:	711a      	strb	r2, [r3, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2243      	movs	r2, #67	@ 0x43
 80083ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80083ec:	4b02      	ldr	r3, [pc, #8]	@ (80083f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3718      	adds	r7, #24
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	24000054 	.word	0x24000054

080083fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b083      	sub	sp, #12
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	220a      	movs	r2, #10
 8008408:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800840a:	4b03      	ldr	r3, [pc, #12]	@ (8008418 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800840c:	4618      	mov	r0, r3
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	24000010 	.word	0x24000010

0800841c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d101      	bne.n	8008430 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800842c:	2303      	movs	r3, #3
 800842e:	e009      	b.n	8008444 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	33b0      	adds	r3, #176	@ 0xb0
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	4413      	add	r3, r2
 800843e:	683a      	ldr	r2, [r7, #0]
 8008440:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008442:	2300      	movs	r3, #0
}
 8008444:	4618      	mov	r0, r3
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	32b0      	adds	r2, #176	@ 0xb0
 8008466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d101      	bne.n	8008476 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008472:	2303      	movs	r3, #3
 8008474:	e008      	b.n	8008488 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	371c      	adds	r7, #28
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	32b0      	adds	r2, #176	@ 0xb0
 80084a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80084b4:	2303      	movs	r3, #3
 80084b6:	e004      	b.n	80084c2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	683a      	ldr	r2, [r7, #0]
 80084bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3714      	adds	r7, #20
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
	...

080084d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	32b0      	adds	r2, #176	@ 0xb0
 80084e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	32b0      	adds	r2, #176	@ 0xb0
 80084f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d101      	bne.n	80084fe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e018      	b.n	8008530 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	7c1b      	ldrb	r3, [r3, #16]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d10a      	bne.n	800851c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008506:	4b0c      	ldr	r3, [pc, #48]	@ (8008538 <USBD_CDC_ReceivePacket+0x68>)
 8008508:	7819      	ldrb	r1, [r3, #0]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008510:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f001 ffb3 	bl	800a480 <USBD_LL_PrepareReceive>
 800851a:	e008      	b.n	800852e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800851c:	4b06      	ldr	r3, [pc, #24]	@ (8008538 <USBD_CDC_ReceivePacket+0x68>)
 800851e:	7819      	ldrb	r1, [r3, #0]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008526:	2340      	movs	r3, #64	@ 0x40
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f001 ffa9 	bl	800a480 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3710      	adds	r7, #16
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	24000098 	.word	0x24000098

0800853c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b086      	sub	sp, #24
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	4613      	mov	r3, r2
 8008548:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d101      	bne.n	8008554 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008550:	2303      	movs	r3, #3
 8008552:	e01f      	b.n	8008594 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d003      	beq.n	800857a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	68ba      	ldr	r2, [r7, #8]
 8008576:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2201      	movs	r2, #1
 800857e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	79fa      	ldrb	r2, [r7, #7]
 8008586:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f001 fe1d 	bl	800a1c8 <USBD_LL_Init>
 800858e:	4603      	mov	r3, r0
 8008590:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008592:	7dfb      	ldrb	r3, [r7, #23]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3718      	adds	r7, #24
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80085a6:	2300      	movs	r3, #0
 80085a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d101      	bne.n	80085b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e025      	b.n	8008600 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	683a      	ldr	r2, [r7, #0]
 80085b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	32ae      	adds	r2, #174	@ 0xae
 80085c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00f      	beq.n	80085f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	32ae      	adds	r2, #174	@ 0xae
 80085da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085e0:	f107 020e 	add.w	r2, r7, #14
 80085e4:	4610      	mov	r0, r2
 80085e6:	4798      	blx	r3
 80085e8:	4602      	mov	r2, r0
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80085fe:	2300      	movs	r3, #0
}
 8008600:	4618      	mov	r0, r3
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b082      	sub	sp, #8
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f001 fe2b 	bl	800a26c <USBD_LL_Start>
 8008616:	4603      	mov	r3, r0
}
 8008618:	4618      	mov	r0, r3
 800861a:	3708      	adds	r7, #8
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008620:	b480      	push	{r7}
 8008622:	b083      	sub	sp, #12
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008628:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800862a:	4618      	mov	r0, r3
 800862c:	370c      	adds	r7, #12
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr

08008636 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b084      	sub	sp, #16
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
 800863e:	460b      	mov	r3, r1
 8008640:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800864c:	2b00      	cmp	r3, #0
 800864e:	d009      	beq.n	8008664 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	78fa      	ldrb	r2, [r7, #3]
 800865a:	4611      	mov	r1, r2
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	4798      	blx	r3
 8008660:	4603      	mov	r3, r0
 8008662:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008664:	7bfb      	ldrb	r3, [r7, #15]
}
 8008666:	4618      	mov	r0, r3
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800866e:	b580      	push	{r7, lr}
 8008670:	b084      	sub	sp, #16
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
 8008676:	460b      	mov	r3, r1
 8008678:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800867a:	2300      	movs	r3, #0
 800867c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	78fa      	ldrb	r2, [r7, #3]
 8008688:	4611      	mov	r1, r2
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	4798      	blx	r3
 800868e:	4603      	mov	r3, r0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d001      	beq.n	8008698 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008694:	2303      	movs	r3, #3
 8008696:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008698:	7bfb      	ldrb	r3, [r7, #15]
}
 800869a:	4618      	mov	r0, r3
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b084      	sub	sp, #16
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
 80086aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	4618      	mov	r0, r3
 80086b6:	f001 f936 	bl	8009926 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80086c8:	461a      	mov	r2, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80086d6:	f003 031f 	and.w	r3, r3, #31
 80086da:	2b02      	cmp	r3, #2
 80086dc:	d01a      	beq.n	8008714 <USBD_LL_SetupStage+0x72>
 80086de:	2b02      	cmp	r3, #2
 80086e0:	d822      	bhi.n	8008728 <USBD_LL_SetupStage+0x86>
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d002      	beq.n	80086ec <USBD_LL_SetupStage+0x4a>
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d00a      	beq.n	8008700 <USBD_LL_SetupStage+0x5e>
 80086ea:	e01d      	b.n	8008728 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fb63 	bl	8008dc0 <USBD_StdDevReq>
 80086fa:	4603      	mov	r3, r0
 80086fc:	73fb      	strb	r3, [r7, #15]
      break;
 80086fe:	e020      	b.n	8008742 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008706:	4619      	mov	r1, r3
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 fbcb 	bl	8008ea4 <USBD_StdItfReq>
 800870e:	4603      	mov	r3, r0
 8008710:	73fb      	strb	r3, [r7, #15]
      break;
 8008712:	e016      	b.n	8008742 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800871a:	4619      	mov	r1, r3
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fc2d 	bl	8008f7c <USBD_StdEPReq>
 8008722:	4603      	mov	r3, r0
 8008724:	73fb      	strb	r3, [r7, #15]
      break;
 8008726:	e00c      	b.n	8008742 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800872e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008732:	b2db      	uxtb	r3, r3
 8008734:	4619      	mov	r1, r3
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f001 fdf8 	bl	800a32c <USBD_LL_StallEP>
 800873c:	4603      	mov	r3, r0
 800873e:	73fb      	strb	r3, [r7, #15]
      break;
 8008740:	bf00      	nop
  }

  return ret;
 8008742:	7bfb      	ldrb	r3, [r7, #15]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3710      	adds	r7, #16
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b086      	sub	sp, #24
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	460b      	mov	r3, r1
 8008756:	607a      	str	r2, [r7, #4]
 8008758:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800875a:	2300      	movs	r3, #0
 800875c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800875e:	7afb      	ldrb	r3, [r7, #11]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d16e      	bne.n	8008842 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800876a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008772:	2b03      	cmp	r3, #3
 8008774:	f040 8098 	bne.w	80088a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	689a      	ldr	r2, [r3, #8]
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	68db      	ldr	r3, [r3, #12]
 8008780:	429a      	cmp	r2, r3
 8008782:	d913      	bls.n	80087ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	689a      	ldr	r2, [r3, #8]
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	68db      	ldr	r3, [r3, #12]
 800878c:	1ad2      	subs	r2, r2, r3
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	68da      	ldr	r2, [r3, #12]
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	4293      	cmp	r3, r2
 800879c:	bf28      	it	cs
 800879e:	4613      	movcs	r3, r2
 80087a0:	461a      	mov	r2, r3
 80087a2:	6879      	ldr	r1, [r7, #4]
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f001 f9be 	bl	8009b26 <USBD_CtlContinueRx>
 80087aa:	e07d      	b.n	80088a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80087b2:	f003 031f 	and.w	r3, r3, #31
 80087b6:	2b02      	cmp	r3, #2
 80087b8:	d014      	beq.n	80087e4 <USBD_LL_DataOutStage+0x98>
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d81d      	bhi.n	80087fa <USBD_LL_DataOutStage+0xae>
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d002      	beq.n	80087c8 <USBD_LL_DataOutStage+0x7c>
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d003      	beq.n	80087ce <USBD_LL_DataOutStage+0x82>
 80087c6:	e018      	b.n	80087fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80087c8:	2300      	movs	r3, #0
 80087ca:	75bb      	strb	r3, [r7, #22]
            break;
 80087cc:	e018      	b.n	8008800 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	4619      	mov	r1, r3
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f000 fa64 	bl	8008ca6 <USBD_CoreFindIF>
 80087de:	4603      	mov	r3, r0
 80087e0:	75bb      	strb	r3, [r7, #22]
            break;
 80087e2:	e00d      	b.n	8008800 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	4619      	mov	r1, r3
 80087ee:	68f8      	ldr	r0, [r7, #12]
 80087f0:	f000 fa66 	bl	8008cc0 <USBD_CoreFindEP>
 80087f4:	4603      	mov	r3, r0
 80087f6:	75bb      	strb	r3, [r7, #22]
            break;
 80087f8:	e002      	b.n	8008800 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80087fa:	2300      	movs	r3, #0
 80087fc:	75bb      	strb	r3, [r7, #22]
            break;
 80087fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008800:	7dbb      	ldrb	r3, [r7, #22]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d119      	bne.n	800883a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b03      	cmp	r3, #3
 8008810:	d113      	bne.n	800883a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008812:	7dba      	ldrb	r2, [r7, #22]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	32ae      	adds	r2, #174	@ 0xae
 8008818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00b      	beq.n	800883a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008822:	7dba      	ldrb	r2, [r7, #22]
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800882a:	7dba      	ldrb	r2, [r7, #22]
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	32ae      	adds	r2, #174	@ 0xae
 8008830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	68f8      	ldr	r0, [r7, #12]
 8008838:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f001 f984 	bl	8009b48 <USBD_CtlSendStatus>
 8008840:	e032      	b.n	80088a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008842:	7afb      	ldrb	r3, [r7, #11]
 8008844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008848:	b2db      	uxtb	r3, r3
 800884a:	4619      	mov	r1, r3
 800884c:	68f8      	ldr	r0, [r7, #12]
 800884e:	f000 fa37 	bl	8008cc0 <USBD_CoreFindEP>
 8008852:	4603      	mov	r3, r0
 8008854:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008856:	7dbb      	ldrb	r3, [r7, #22]
 8008858:	2bff      	cmp	r3, #255	@ 0xff
 800885a:	d025      	beq.n	80088a8 <USBD_LL_DataOutStage+0x15c>
 800885c:	7dbb      	ldrb	r3, [r7, #22]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d122      	bne.n	80088a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008868:	b2db      	uxtb	r3, r3
 800886a:	2b03      	cmp	r3, #3
 800886c:	d117      	bne.n	800889e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800886e:	7dba      	ldrb	r2, [r7, #22]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	32ae      	adds	r2, #174	@ 0xae
 8008874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00f      	beq.n	800889e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800887e:	7dba      	ldrb	r2, [r7, #22]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008886:	7dba      	ldrb	r2, [r7, #22]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	32ae      	adds	r2, #174	@ 0xae
 800888c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	7afa      	ldrb	r2, [r7, #11]
 8008894:	4611      	mov	r1, r2
 8008896:	68f8      	ldr	r0, [r7, #12]
 8008898:	4798      	blx	r3
 800889a:	4603      	mov	r3, r0
 800889c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800889e:	7dfb      	ldrb	r3, [r7, #23]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80088a4:	7dfb      	ldrb	r3, [r7, #23]
 80088a6:	e000      	b.n	80088aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b086      	sub	sp, #24
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	60f8      	str	r0, [r7, #12]
 80088ba:	460b      	mov	r3, r1
 80088bc:	607a      	str	r2, [r7, #4]
 80088be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80088c0:	7afb      	ldrb	r3, [r7, #11]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d16f      	bne.n	80089a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	3314      	adds	r3, #20
 80088ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80088d2:	2b02      	cmp	r3, #2
 80088d4:	d15a      	bne.n	800898c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	689a      	ldr	r2, [r3, #8]
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d914      	bls.n	800890c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	689a      	ldr	r2, [r3, #8]
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	1ad2      	subs	r2, r2, r3
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	461a      	mov	r2, r3
 80088f6:	6879      	ldr	r1, [r7, #4]
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f001 f8e6 	bl	8009aca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088fe:	2300      	movs	r3, #0
 8008900:	2200      	movs	r2, #0
 8008902:	2100      	movs	r1, #0
 8008904:	68f8      	ldr	r0, [r7, #12]
 8008906:	f001 fdbb 	bl	800a480 <USBD_LL_PrepareReceive>
 800890a:	e03f      	b.n	800898c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	68da      	ldr	r2, [r3, #12]
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	429a      	cmp	r2, r3
 8008916:	d11c      	bne.n	8008952 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008920:	429a      	cmp	r2, r3
 8008922:	d316      	bcc.n	8008952 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	685a      	ldr	r2, [r3, #4]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800892e:	429a      	cmp	r2, r3
 8008930:	d20f      	bcs.n	8008952 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008932:	2200      	movs	r2, #0
 8008934:	2100      	movs	r1, #0
 8008936:	68f8      	ldr	r0, [r7, #12]
 8008938:	f001 f8c7 	bl	8009aca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008944:	2300      	movs	r3, #0
 8008946:	2200      	movs	r2, #0
 8008948:	2100      	movs	r1, #0
 800894a:	68f8      	ldr	r0, [r7, #12]
 800894c:	f001 fd98 	bl	800a480 <USBD_LL_PrepareReceive>
 8008950:	e01c      	b.n	800898c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b03      	cmp	r3, #3
 800895c:	d10f      	bne.n	800897e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d009      	beq.n	800897e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2200      	movs	r2, #0
 800896e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	68f8      	ldr	r0, [r7, #12]
 800897c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800897e:	2180      	movs	r1, #128	@ 0x80
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f001 fcd3 	bl	800a32c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008986:	68f8      	ldr	r0, [r7, #12]
 8008988:	f001 f8f1 	bl	8009b6e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d03a      	beq.n	8008a0c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f7ff fe42 	bl	8008620 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80089a4:	e032      	b.n	8008a0c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80089a6:	7afb      	ldrb	r3, [r7, #11]
 80089a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	4619      	mov	r1, r3
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f000 f985 	bl	8008cc0 <USBD_CoreFindEP>
 80089b6:	4603      	mov	r3, r0
 80089b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089ba:	7dfb      	ldrb	r3, [r7, #23]
 80089bc:	2bff      	cmp	r3, #255	@ 0xff
 80089be:	d025      	beq.n	8008a0c <USBD_LL_DataInStage+0x15a>
 80089c0:	7dfb      	ldrb	r3, [r7, #23]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d122      	bne.n	8008a0c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d11c      	bne.n	8008a0c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80089d2:	7dfa      	ldrb	r2, [r7, #23]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	32ae      	adds	r2, #174	@ 0xae
 80089d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d014      	beq.n	8008a0c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80089e2:	7dfa      	ldrb	r2, [r7, #23]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80089ea:	7dfa      	ldrb	r2, [r7, #23]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	32ae      	adds	r2, #174	@ 0xae
 80089f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	7afa      	ldrb	r2, [r7, #11]
 80089f8:	4611      	mov	r1, r2
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	4798      	blx	r3
 80089fe:	4603      	mov	r3, r0
 8008a00:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008a02:	7dbb      	ldrb	r3, [r7, #22]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d001      	beq.n	8008a0c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008a08:	7dbb      	ldrb	r3, [r7, #22]
 8008a0a:	e000      	b.n	8008a0e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3718      	adds	r7, #24
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b084      	sub	sp, #16
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d014      	beq.n	8008a7c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00e      	beq.n	8008a7c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	6852      	ldr	r2, [r2, #4]
 8008a6a:	b2d2      	uxtb	r2, r2
 8008a6c:	4611      	mov	r1, r2
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	4798      	blx	r3
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008a78:	2303      	movs	r3, #3
 8008a7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a7c:	2340      	movs	r3, #64	@ 0x40
 8008a7e:	2200      	movs	r2, #0
 8008a80:	2100      	movs	r1, #0
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f001 fc0d 	bl	800a2a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2240      	movs	r2, #64	@ 0x40
 8008a94:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a98:	2340      	movs	r3, #64	@ 0x40
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2180      	movs	r1, #128	@ 0x80
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f001 fbff 	bl	800a2a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2240      	movs	r2, #64	@ 0x40
 8008aae:	621a      	str	r2, [r3, #32]

  return ret;
 8008ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3710      	adds	r7, #16
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}

08008aba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b083      	sub	sp, #12
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	78fa      	ldrb	r2, [r7, #3]
 8008aca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	370c      	adds	r7, #12
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008ada:	b480      	push	{r7}
 8008adc:	b083      	sub	sp, #12
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b04      	cmp	r3, #4
 8008aec:	d006      	beq.n	8008afc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008af4:	b2da      	uxtb	r2, r3
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2204      	movs	r2, #4
 8008b00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	370c      	adds	r7, #12
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr

08008b12 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b12:	b480      	push	{r7}
 8008b14:	b083      	sub	sp, #12
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b04      	cmp	r3, #4
 8008b24:	d106      	bne.n	8008b34 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008b2c:	b2da      	uxtb	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	370c      	adds	r7, #12
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr

08008b42 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b082      	sub	sp, #8
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d110      	bne.n	8008b78 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d00b      	beq.n	8008b78 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b66:	69db      	ldr	r3, [r3, #28]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d005      	beq.n	8008b78 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b72:	69db      	ldr	r3, [r3, #28]
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3708      	adds	r7, #8
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b082      	sub	sp, #8
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	32ae      	adds	r2, #174	@ 0xae
 8008b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	e01c      	b.n	8008bde <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b03      	cmp	r3, #3
 8008bae:	d115      	bne.n	8008bdc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	32ae      	adds	r2, #174	@ 0xae
 8008bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bbe:	6a1b      	ldr	r3, [r3, #32]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00b      	beq.n	8008bdc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	32ae      	adds	r2, #174	@ 0xae
 8008bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bd2:	6a1b      	ldr	r3, [r3, #32]
 8008bd4:	78fa      	ldrb	r2, [r7, #3]
 8008bd6:	4611      	mov	r1, r2
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3708      	adds	r7, #8
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b082      	sub	sp, #8
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
 8008bee:	460b      	mov	r3, r1
 8008bf0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	32ae      	adds	r2, #174	@ 0xae
 8008bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d101      	bne.n	8008c08 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e01c      	b.n	8008c42 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	2b03      	cmp	r3, #3
 8008c12:	d115      	bne.n	8008c40 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	32ae      	adds	r2, #174	@ 0xae
 8008c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00b      	beq.n	8008c40 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	32ae      	adds	r2, #174	@ 0xae
 8008c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c38:	78fa      	ldrb	r2, [r7, #3]
 8008c3a:	4611      	mov	r1, r2
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3708      	adds	r7, #8
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008c4a:	b480      	push	{r7}
 8008c4c:	b083      	sub	sp, #12
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00e      	beq.n	8008c9c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	6852      	ldr	r2, [r2, #4]
 8008c8a:	b2d2      	uxtb	r2, r2
 8008c8c:	4611      	mov	r1, r2
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	4798      	blx	r3
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d001      	beq.n	8008c9c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008c98:	2303      	movs	r3, #3
 8008c9a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3710      	adds	r7, #16
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}

08008ca6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008ca6:	b480      	push	{r7}
 8008ca8:	b083      	sub	sp, #12
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	460b      	mov	r3, r1
 8008cb0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008cb2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	460b      	mov	r3, r1
 8008cca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008ccc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	370c      	adds	r7, #12
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr

08008cda <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b086      	sub	sp, #24
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	885b      	ldrh	r3, [r3, #2]
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	7812      	ldrb	r2, [r2, #0]
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d91f      	bls.n	8008d40 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008d06:	e013      	b.n	8008d30 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008d08:	f107 030a 	add.w	r3, r7, #10
 8008d0c:	4619      	mov	r1, r3
 8008d0e:	6978      	ldr	r0, [r7, #20]
 8008d10:	f000 f81b 	bl	8008d4a <USBD_GetNextDesc>
 8008d14:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	785b      	ldrb	r3, [r3, #1]
 8008d1a:	2b05      	cmp	r3, #5
 8008d1c:	d108      	bne.n	8008d30 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	789b      	ldrb	r3, [r3, #2]
 8008d26:	78fa      	ldrb	r2, [r7, #3]
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d008      	beq.n	8008d3e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	885b      	ldrh	r3, [r3, #2]
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	897b      	ldrh	r3, [r7, #10]
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d8e5      	bhi.n	8008d08 <USBD_GetEpDesc+0x2e>
 8008d3c:	e000      	b.n	8008d40 <USBD_GetEpDesc+0x66>
          break;
 8008d3e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008d40:	693b      	ldr	r3, [r7, #16]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008d4a:	b480      	push	{r7}
 8008d4c:	b085      	sub	sp, #20
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
 8008d52:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	881b      	ldrh	r3, [r3, #0]
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	7812      	ldrb	r2, [r2, #0]
 8008d60:	4413      	add	r3, r2
 8008d62:	b29a      	uxth	r2, r3
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4413      	add	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008d74:	68fb      	ldr	r3, [r7, #12]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr

08008d82 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008d82:	b480      	push	{r7}
 8008d84:	b087      	sub	sp, #28
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	3301      	adds	r3, #1
 8008d98:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008da0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008da4:	021b      	lsls	r3, r3, #8
 8008da6:	b21a      	sxth	r2, r3
 8008da8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	b21b      	sxth	r3, r3
 8008db0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008db2:	89fb      	ldrh	r3, [r7, #14]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	371c      	adds	r7, #28
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008dd6:	2b40      	cmp	r3, #64	@ 0x40
 8008dd8:	d005      	beq.n	8008de6 <USBD_StdDevReq+0x26>
 8008dda:	2b40      	cmp	r3, #64	@ 0x40
 8008ddc:	d857      	bhi.n	8008e8e <USBD_StdDevReq+0xce>
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d00f      	beq.n	8008e02 <USBD_StdDevReq+0x42>
 8008de2:	2b20      	cmp	r3, #32
 8008de4:	d153      	bne.n	8008e8e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	32ae      	adds	r2, #174	@ 0xae
 8008df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	6839      	ldr	r1, [r7, #0]
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	4798      	blx	r3
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8008e00:	e04a      	b.n	8008e98 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	785b      	ldrb	r3, [r3, #1]
 8008e06:	2b09      	cmp	r3, #9
 8008e08:	d83b      	bhi.n	8008e82 <USBD_StdDevReq+0xc2>
 8008e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e10 <USBD_StdDevReq+0x50>)
 8008e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e10:	08008e65 	.word	0x08008e65
 8008e14:	08008e79 	.word	0x08008e79
 8008e18:	08008e83 	.word	0x08008e83
 8008e1c:	08008e6f 	.word	0x08008e6f
 8008e20:	08008e83 	.word	0x08008e83
 8008e24:	08008e43 	.word	0x08008e43
 8008e28:	08008e39 	.word	0x08008e39
 8008e2c:	08008e83 	.word	0x08008e83
 8008e30:	08008e5b 	.word	0x08008e5b
 8008e34:	08008e4d 	.word	0x08008e4d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008e38:	6839      	ldr	r1, [r7, #0]
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 fa3c 	bl	80092b8 <USBD_GetDescriptor>
          break;
 8008e40:	e024      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008e42:	6839      	ldr	r1, [r7, #0]
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fbcb 	bl	80095e0 <USBD_SetAddress>
          break;
 8008e4a:	e01f      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008e4c:	6839      	ldr	r1, [r7, #0]
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fc0a 	bl	8009668 <USBD_SetConfig>
 8008e54:	4603      	mov	r3, r0
 8008e56:	73fb      	strb	r3, [r7, #15]
          break;
 8008e58:	e018      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008e5a:	6839      	ldr	r1, [r7, #0]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fcad 	bl	80097bc <USBD_GetConfig>
          break;
 8008e62:	e013      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 fcde 	bl	8009828 <USBD_GetStatus>
          break;
 8008e6c:	e00e      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008e6e:	6839      	ldr	r1, [r7, #0]
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 fd0d 	bl	8009890 <USBD_SetFeature>
          break;
 8008e76:	e009      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008e78:	6839      	ldr	r1, [r7, #0]
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fd31 	bl	80098e2 <USBD_ClrFeature>
          break;
 8008e80:	e004      	b.n	8008e8c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008e82:	6839      	ldr	r1, [r7, #0]
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fd88 	bl	800999a <USBD_CtlError>
          break;
 8008e8a:	bf00      	nop
      }
      break;
 8008e8c:	e004      	b.n	8008e98 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008e8e:	6839      	ldr	r1, [r7, #0]
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 fd82 	bl	800999a <USBD_CtlError>
      break;
 8008e96:	bf00      	nop
  }

  return ret;
 8008e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop

08008ea4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008eba:	2b40      	cmp	r3, #64	@ 0x40
 8008ebc:	d005      	beq.n	8008eca <USBD_StdItfReq+0x26>
 8008ebe:	2b40      	cmp	r3, #64	@ 0x40
 8008ec0:	d852      	bhi.n	8008f68 <USBD_StdItfReq+0xc4>
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d001      	beq.n	8008eca <USBD_StdItfReq+0x26>
 8008ec6:	2b20      	cmp	r3, #32
 8008ec8:	d14e      	bne.n	8008f68 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	3b01      	subs	r3, #1
 8008ed4:	2b02      	cmp	r3, #2
 8008ed6:	d840      	bhi.n	8008f5a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	889b      	ldrh	r3, [r3, #4]
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d836      	bhi.n	8008f50 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	889b      	ldrh	r3, [r3, #4]
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	4619      	mov	r1, r3
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f7ff fedb 	bl	8008ca6 <USBD_CoreFindIF>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ef4:	7bbb      	ldrb	r3, [r7, #14]
 8008ef6:	2bff      	cmp	r3, #255	@ 0xff
 8008ef8:	d01d      	beq.n	8008f36 <USBD_StdItfReq+0x92>
 8008efa:	7bbb      	ldrb	r3, [r7, #14]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d11a      	bne.n	8008f36 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008f00:	7bba      	ldrb	r2, [r7, #14]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	32ae      	adds	r2, #174	@ 0xae
 8008f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00f      	beq.n	8008f30 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008f10:	7bba      	ldrb	r2, [r7, #14]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008f18:	7bba      	ldrb	r2, [r7, #14]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	32ae      	adds	r2, #174	@ 0xae
 8008f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	4798      	blx	r3
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008f2e:	e004      	b.n	8008f3a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008f30:	2303      	movs	r3, #3
 8008f32:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008f34:	e001      	b.n	8008f3a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008f36:	2303      	movs	r3, #3
 8008f38:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	88db      	ldrh	r3, [r3, #6]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d110      	bne.n	8008f64 <USBD_StdItfReq+0xc0>
 8008f42:	7bfb      	ldrb	r3, [r7, #15]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d10d      	bne.n	8008f64 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 fdfd 	bl	8009b48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008f4e:	e009      	b.n	8008f64 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008f50:	6839      	ldr	r1, [r7, #0]
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f000 fd21 	bl	800999a <USBD_CtlError>
          break;
 8008f58:	e004      	b.n	8008f64 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008f5a:	6839      	ldr	r1, [r7, #0]
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 fd1c 	bl	800999a <USBD_CtlError>
          break;
 8008f62:	e000      	b.n	8008f66 <USBD_StdItfReq+0xc2>
          break;
 8008f64:	bf00      	nop
      }
      break;
 8008f66:	e004      	b.n	8008f72 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008f68:	6839      	ldr	r1, [r7, #0]
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 fd15 	bl	800999a <USBD_CtlError>
      break;
 8008f70:	bf00      	nop
  }

  return ret;
 8008f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008f86:	2300      	movs	r3, #0
 8008f88:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	889b      	ldrh	r3, [r3, #4]
 8008f8e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f98:	2b40      	cmp	r3, #64	@ 0x40
 8008f9a:	d007      	beq.n	8008fac <USBD_StdEPReq+0x30>
 8008f9c:	2b40      	cmp	r3, #64	@ 0x40
 8008f9e:	f200 817f 	bhi.w	80092a0 <USBD_StdEPReq+0x324>
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d02a      	beq.n	8008ffc <USBD_StdEPReq+0x80>
 8008fa6:	2b20      	cmp	r3, #32
 8008fa8:	f040 817a 	bne.w	80092a0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008fac:	7bbb      	ldrb	r3, [r7, #14]
 8008fae:	4619      	mov	r1, r3
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f7ff fe85 	bl	8008cc0 <USBD_CoreFindEP>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008fba:	7b7b      	ldrb	r3, [r7, #13]
 8008fbc:	2bff      	cmp	r3, #255	@ 0xff
 8008fbe:	f000 8174 	beq.w	80092aa <USBD_StdEPReq+0x32e>
 8008fc2:	7b7b      	ldrb	r3, [r7, #13]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f040 8170 	bne.w	80092aa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008fca:	7b7a      	ldrb	r2, [r7, #13]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008fd2:	7b7a      	ldrb	r2, [r7, #13]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	32ae      	adds	r2, #174	@ 0xae
 8008fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	f000 8163 	beq.w	80092aa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008fe4:	7b7a      	ldrb	r2, [r7, #13]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	32ae      	adds	r2, #174	@ 0xae
 8008fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	6839      	ldr	r1, [r7, #0]
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	4798      	blx	r3
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008ffa:	e156      	b.n	80092aa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	785b      	ldrb	r3, [r3, #1]
 8009000:	2b03      	cmp	r3, #3
 8009002:	d008      	beq.n	8009016 <USBD_StdEPReq+0x9a>
 8009004:	2b03      	cmp	r3, #3
 8009006:	f300 8145 	bgt.w	8009294 <USBD_StdEPReq+0x318>
 800900a:	2b00      	cmp	r3, #0
 800900c:	f000 809b 	beq.w	8009146 <USBD_StdEPReq+0x1ca>
 8009010:	2b01      	cmp	r3, #1
 8009012:	d03c      	beq.n	800908e <USBD_StdEPReq+0x112>
 8009014:	e13e      	b.n	8009294 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800901c:	b2db      	uxtb	r3, r3
 800901e:	2b02      	cmp	r3, #2
 8009020:	d002      	beq.n	8009028 <USBD_StdEPReq+0xac>
 8009022:	2b03      	cmp	r3, #3
 8009024:	d016      	beq.n	8009054 <USBD_StdEPReq+0xd8>
 8009026:	e02c      	b.n	8009082 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009028:	7bbb      	ldrb	r3, [r7, #14]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00d      	beq.n	800904a <USBD_StdEPReq+0xce>
 800902e:	7bbb      	ldrb	r3, [r7, #14]
 8009030:	2b80      	cmp	r3, #128	@ 0x80
 8009032:	d00a      	beq.n	800904a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009034:	7bbb      	ldrb	r3, [r7, #14]
 8009036:	4619      	mov	r1, r3
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f001 f977 	bl	800a32c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800903e:	2180      	movs	r1, #128	@ 0x80
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f001 f973 	bl	800a32c <USBD_LL_StallEP>
 8009046:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009048:	e020      	b.n	800908c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800904a:	6839      	ldr	r1, [r7, #0]
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 fca4 	bl	800999a <USBD_CtlError>
              break;
 8009052:	e01b      	b.n	800908c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	885b      	ldrh	r3, [r3, #2]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d10e      	bne.n	800907a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800905c:	7bbb      	ldrb	r3, [r7, #14]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00b      	beq.n	800907a <USBD_StdEPReq+0xfe>
 8009062:	7bbb      	ldrb	r3, [r7, #14]
 8009064:	2b80      	cmp	r3, #128	@ 0x80
 8009066:	d008      	beq.n	800907a <USBD_StdEPReq+0xfe>
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	88db      	ldrh	r3, [r3, #6]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d104      	bne.n	800907a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009070:	7bbb      	ldrb	r3, [r7, #14]
 8009072:	4619      	mov	r1, r3
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f001 f959 	bl	800a32c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 fd64 	bl	8009b48 <USBD_CtlSendStatus>

              break;
 8009080:	e004      	b.n	800908c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009082:	6839      	ldr	r1, [r7, #0]
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 fc88 	bl	800999a <USBD_CtlError>
              break;
 800908a:	bf00      	nop
          }
          break;
 800908c:	e107      	b.n	800929e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009094:	b2db      	uxtb	r3, r3
 8009096:	2b02      	cmp	r3, #2
 8009098:	d002      	beq.n	80090a0 <USBD_StdEPReq+0x124>
 800909a:	2b03      	cmp	r3, #3
 800909c:	d016      	beq.n	80090cc <USBD_StdEPReq+0x150>
 800909e:	e04b      	b.n	8009138 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80090a0:	7bbb      	ldrb	r3, [r7, #14]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00d      	beq.n	80090c2 <USBD_StdEPReq+0x146>
 80090a6:	7bbb      	ldrb	r3, [r7, #14]
 80090a8:	2b80      	cmp	r3, #128	@ 0x80
 80090aa:	d00a      	beq.n	80090c2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80090ac:	7bbb      	ldrb	r3, [r7, #14]
 80090ae:	4619      	mov	r1, r3
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f001 f93b 	bl	800a32c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80090b6:	2180      	movs	r1, #128	@ 0x80
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f001 f937 	bl	800a32c <USBD_LL_StallEP>
 80090be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80090c0:	e040      	b.n	8009144 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80090c2:	6839      	ldr	r1, [r7, #0]
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fc68 	bl	800999a <USBD_CtlError>
              break;
 80090ca:	e03b      	b.n	8009144 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	885b      	ldrh	r3, [r3, #2]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d136      	bne.n	8009142 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80090d4:	7bbb      	ldrb	r3, [r7, #14]
 80090d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d004      	beq.n	80090e8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80090de:	7bbb      	ldrb	r3, [r7, #14]
 80090e0:	4619      	mov	r1, r3
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f001 f941 	bl	800a36a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f000 fd2d 	bl	8009b48 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80090ee:	7bbb      	ldrb	r3, [r7, #14]
 80090f0:	4619      	mov	r1, r3
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f7ff fde4 	bl	8008cc0 <USBD_CoreFindEP>
 80090f8:	4603      	mov	r3, r0
 80090fa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80090fc:	7b7b      	ldrb	r3, [r7, #13]
 80090fe:	2bff      	cmp	r3, #255	@ 0xff
 8009100:	d01f      	beq.n	8009142 <USBD_StdEPReq+0x1c6>
 8009102:	7b7b      	ldrb	r3, [r7, #13]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d11c      	bne.n	8009142 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009108:	7b7a      	ldrb	r2, [r7, #13]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009110:	7b7a      	ldrb	r2, [r7, #13]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	32ae      	adds	r2, #174	@ 0xae
 8009116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d010      	beq.n	8009142 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009120:	7b7a      	ldrb	r2, [r7, #13]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	32ae      	adds	r2, #174	@ 0xae
 8009126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	6839      	ldr	r1, [r7, #0]
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	4798      	blx	r3
 8009132:	4603      	mov	r3, r0
 8009134:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009136:	e004      	b.n	8009142 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009138:	6839      	ldr	r1, [r7, #0]
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 fc2d 	bl	800999a <USBD_CtlError>
              break;
 8009140:	e000      	b.n	8009144 <USBD_StdEPReq+0x1c8>
              break;
 8009142:	bf00      	nop
          }
          break;
 8009144:	e0ab      	b.n	800929e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800914c:	b2db      	uxtb	r3, r3
 800914e:	2b02      	cmp	r3, #2
 8009150:	d002      	beq.n	8009158 <USBD_StdEPReq+0x1dc>
 8009152:	2b03      	cmp	r3, #3
 8009154:	d032      	beq.n	80091bc <USBD_StdEPReq+0x240>
 8009156:	e097      	b.n	8009288 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009158:	7bbb      	ldrb	r3, [r7, #14]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d007      	beq.n	800916e <USBD_StdEPReq+0x1f2>
 800915e:	7bbb      	ldrb	r3, [r7, #14]
 8009160:	2b80      	cmp	r3, #128	@ 0x80
 8009162:	d004      	beq.n	800916e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009164:	6839      	ldr	r1, [r7, #0]
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fc17 	bl	800999a <USBD_CtlError>
                break;
 800916c:	e091      	b.n	8009292 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800916e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009172:	2b00      	cmp	r3, #0
 8009174:	da0b      	bge.n	800918e <USBD_StdEPReq+0x212>
 8009176:	7bbb      	ldrb	r3, [r7, #14]
 8009178:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800917c:	4613      	mov	r3, r2
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	4413      	add	r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	3310      	adds	r3, #16
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	4413      	add	r3, r2
 800918a:	3304      	adds	r3, #4
 800918c:	e00b      	b.n	80091a6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800918e:	7bbb      	ldrb	r3, [r7, #14]
 8009190:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009194:	4613      	mov	r3, r2
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	4413      	add	r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80091a0:	687a      	ldr	r2, [r7, #4]
 80091a2:	4413      	add	r3, r2
 80091a4:	3304      	adds	r3, #4
 80091a6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	2200      	movs	r2, #0
 80091ac:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	2202      	movs	r2, #2
 80091b2:	4619      	mov	r1, r3
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 fc6d 	bl	8009a94 <USBD_CtlSendData>
              break;
 80091ba:	e06a      	b.n	8009292 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80091bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	da11      	bge.n	80091e8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80091c4:	7bbb      	ldrb	r3, [r7, #14]
 80091c6:	f003 020f 	and.w	r2, r3, #15
 80091ca:	6879      	ldr	r1, [r7, #4]
 80091cc:	4613      	mov	r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	4413      	add	r3, r2
 80091d2:	009b      	lsls	r3, r3, #2
 80091d4:	440b      	add	r3, r1
 80091d6:	3324      	adds	r3, #36	@ 0x24
 80091d8:	881b      	ldrh	r3, [r3, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d117      	bne.n	800920e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80091de:	6839      	ldr	r1, [r7, #0]
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f000 fbda 	bl	800999a <USBD_CtlError>
                  break;
 80091e6:	e054      	b.n	8009292 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80091e8:	7bbb      	ldrb	r3, [r7, #14]
 80091ea:	f003 020f 	and.w	r2, r3, #15
 80091ee:	6879      	ldr	r1, [r7, #4]
 80091f0:	4613      	mov	r3, r2
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4413      	add	r3, r2
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	440b      	add	r3, r1
 80091fa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80091fe:	881b      	ldrh	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d104      	bne.n	800920e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009204:	6839      	ldr	r1, [r7, #0]
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fbc7 	bl	800999a <USBD_CtlError>
                  break;
 800920c:	e041      	b.n	8009292 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800920e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009212:	2b00      	cmp	r3, #0
 8009214:	da0b      	bge.n	800922e <USBD_StdEPReq+0x2b2>
 8009216:	7bbb      	ldrb	r3, [r7, #14]
 8009218:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800921c:	4613      	mov	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	3310      	adds	r3, #16
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	4413      	add	r3, r2
 800922a:	3304      	adds	r3, #4
 800922c:	e00b      	b.n	8009246 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800922e:	7bbb      	ldrb	r3, [r7, #14]
 8009230:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009234:	4613      	mov	r3, r2
 8009236:	009b      	lsls	r3, r3, #2
 8009238:	4413      	add	r3, r2
 800923a:	009b      	lsls	r3, r3, #2
 800923c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	4413      	add	r3, r2
 8009244:	3304      	adds	r3, #4
 8009246:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009248:	7bbb      	ldrb	r3, [r7, #14]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d002      	beq.n	8009254 <USBD_StdEPReq+0x2d8>
 800924e:	7bbb      	ldrb	r3, [r7, #14]
 8009250:	2b80      	cmp	r3, #128	@ 0x80
 8009252:	d103      	bne.n	800925c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	2200      	movs	r2, #0
 8009258:	601a      	str	r2, [r3, #0]
 800925a:	e00e      	b.n	800927a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800925c:	7bbb      	ldrb	r3, [r7, #14]
 800925e:	4619      	mov	r1, r3
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f001 f8a1 	bl	800a3a8 <USBD_LL_IsStallEP>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d003      	beq.n	8009274 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	2201      	movs	r2, #1
 8009270:	601a      	str	r2, [r3, #0]
 8009272:	e002      	b.n	800927a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	2200      	movs	r2, #0
 8009278:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	2202      	movs	r2, #2
 800927e:	4619      	mov	r1, r3
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fc07 	bl	8009a94 <USBD_CtlSendData>
              break;
 8009286:	e004      	b.n	8009292 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fb85 	bl	800999a <USBD_CtlError>
              break;
 8009290:	bf00      	nop
          }
          break;
 8009292:	e004      	b.n	800929e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009294:	6839      	ldr	r1, [r7, #0]
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 fb7f 	bl	800999a <USBD_CtlError>
          break;
 800929c:	bf00      	nop
      }
      break;
 800929e:	e005      	b.n	80092ac <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80092a0:	6839      	ldr	r1, [r7, #0]
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 fb79 	bl	800999a <USBD_CtlError>
      break;
 80092a8:	e000      	b.n	80092ac <USBD_StdEPReq+0x330>
      break;
 80092aa:	bf00      	nop
  }

  return ret;
 80092ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3710      	adds	r7, #16
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}
	...

080092b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80092c2:	2300      	movs	r3, #0
 80092c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80092c6:	2300      	movs	r3, #0
 80092c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	885b      	ldrh	r3, [r3, #2]
 80092d2:	0a1b      	lsrs	r3, r3, #8
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	3b01      	subs	r3, #1
 80092d8:	2b0e      	cmp	r3, #14
 80092da:	f200 8152 	bhi.w	8009582 <USBD_GetDescriptor+0x2ca>
 80092de:	a201      	add	r2, pc, #4	@ (adr r2, 80092e4 <USBD_GetDescriptor+0x2c>)
 80092e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092e4:	08009355 	.word	0x08009355
 80092e8:	0800936d 	.word	0x0800936d
 80092ec:	080093ad 	.word	0x080093ad
 80092f0:	08009583 	.word	0x08009583
 80092f4:	08009583 	.word	0x08009583
 80092f8:	08009523 	.word	0x08009523
 80092fc:	0800954f 	.word	0x0800954f
 8009300:	08009583 	.word	0x08009583
 8009304:	08009583 	.word	0x08009583
 8009308:	08009583 	.word	0x08009583
 800930c:	08009583 	.word	0x08009583
 8009310:	08009583 	.word	0x08009583
 8009314:	08009583 	.word	0x08009583
 8009318:	08009583 	.word	0x08009583
 800931c:	08009321 	.word	0x08009321
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009326:	69db      	ldr	r3, [r3, #28]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d00b      	beq.n	8009344 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	7c12      	ldrb	r2, [r2, #16]
 8009338:	f107 0108 	add.w	r1, r7, #8
 800933c:	4610      	mov	r0, r2
 800933e:	4798      	blx	r3
 8009340:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009342:	e126      	b.n	8009592 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009344:	6839      	ldr	r1, [r7, #0]
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 fb27 	bl	800999a <USBD_CtlError>
        err++;
 800934c:	7afb      	ldrb	r3, [r7, #11]
 800934e:	3301      	adds	r3, #1
 8009350:	72fb      	strb	r3, [r7, #11]
      break;
 8009352:	e11e      	b.n	8009592 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	7c12      	ldrb	r2, [r2, #16]
 8009360:	f107 0108 	add.w	r1, r7, #8
 8009364:	4610      	mov	r0, r2
 8009366:	4798      	blx	r3
 8009368:	60f8      	str	r0, [r7, #12]
      break;
 800936a:	e112      	b.n	8009592 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	7c1b      	ldrb	r3, [r3, #16]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10d      	bne.n	8009390 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800937a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800937c:	f107 0208 	add.w	r2, r7, #8
 8009380:	4610      	mov	r0, r2
 8009382:	4798      	blx	r3
 8009384:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	3301      	adds	r3, #1
 800938a:	2202      	movs	r2, #2
 800938c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800938e:	e100      	b.n	8009592 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009398:	f107 0208 	add.w	r2, r7, #8
 800939c:	4610      	mov	r0, r2
 800939e:	4798      	blx	r3
 80093a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	3301      	adds	r3, #1
 80093a6:	2202      	movs	r2, #2
 80093a8:	701a      	strb	r2, [r3, #0]
      break;
 80093aa:	e0f2      	b.n	8009592 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	885b      	ldrh	r3, [r3, #2]
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	2b05      	cmp	r3, #5
 80093b4:	f200 80ac 	bhi.w	8009510 <USBD_GetDescriptor+0x258>
 80093b8:	a201      	add	r2, pc, #4	@ (adr r2, 80093c0 <USBD_GetDescriptor+0x108>)
 80093ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093be:	bf00      	nop
 80093c0:	080093d9 	.word	0x080093d9
 80093c4:	0800940d 	.word	0x0800940d
 80093c8:	08009441 	.word	0x08009441
 80093cc:	08009475 	.word	0x08009475
 80093d0:	080094a9 	.word	0x080094a9
 80093d4:	080094dd 	.word	0x080094dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00b      	beq.n	80093fc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093ea:	685b      	ldr	r3, [r3, #4]
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	7c12      	ldrb	r2, [r2, #16]
 80093f0:	f107 0108 	add.w	r1, r7, #8
 80093f4:	4610      	mov	r0, r2
 80093f6:	4798      	blx	r3
 80093f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093fa:	e091      	b.n	8009520 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80093fc:	6839      	ldr	r1, [r7, #0]
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 facb 	bl	800999a <USBD_CtlError>
            err++;
 8009404:	7afb      	ldrb	r3, [r7, #11]
 8009406:	3301      	adds	r3, #1
 8009408:	72fb      	strb	r3, [r7, #11]
          break;
 800940a:	e089      	b.n	8009520 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00b      	beq.n	8009430 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	7c12      	ldrb	r2, [r2, #16]
 8009424:	f107 0108 	add.w	r1, r7, #8
 8009428:	4610      	mov	r0, r2
 800942a:	4798      	blx	r3
 800942c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800942e:	e077      	b.n	8009520 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 fab1 	bl	800999a <USBD_CtlError>
            err++;
 8009438:	7afb      	ldrb	r3, [r7, #11]
 800943a:	3301      	adds	r3, #1
 800943c:	72fb      	strb	r3, [r7, #11]
          break;
 800943e:	e06f      	b.n	8009520 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d00b      	beq.n	8009464 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	7c12      	ldrb	r2, [r2, #16]
 8009458:	f107 0108 	add.w	r1, r7, #8
 800945c:	4610      	mov	r0, r2
 800945e:	4798      	blx	r3
 8009460:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009462:	e05d      	b.n	8009520 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fa97 	bl	800999a <USBD_CtlError>
            err++;
 800946c:	7afb      	ldrb	r3, [r7, #11]
 800946e:	3301      	adds	r3, #1
 8009470:	72fb      	strb	r3, [r7, #11]
          break;
 8009472:	e055      	b.n	8009520 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800947a:	691b      	ldr	r3, [r3, #16]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00b      	beq.n	8009498 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	7c12      	ldrb	r2, [r2, #16]
 800948c:	f107 0108 	add.w	r1, r7, #8
 8009490:	4610      	mov	r0, r2
 8009492:	4798      	blx	r3
 8009494:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009496:	e043      	b.n	8009520 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009498:	6839      	ldr	r1, [r7, #0]
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 fa7d 	bl	800999a <USBD_CtlError>
            err++;
 80094a0:	7afb      	ldrb	r3, [r7, #11]
 80094a2:	3301      	adds	r3, #1
 80094a4:	72fb      	strb	r3, [r7, #11]
          break;
 80094a6:	e03b      	b.n	8009520 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ae:	695b      	ldr	r3, [r3, #20]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00b      	beq.n	80094cc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ba:	695b      	ldr	r3, [r3, #20]
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	7c12      	ldrb	r2, [r2, #16]
 80094c0:	f107 0108 	add.w	r1, r7, #8
 80094c4:	4610      	mov	r0, r2
 80094c6:	4798      	blx	r3
 80094c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094ca:	e029      	b.n	8009520 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 fa63 	bl	800999a <USBD_CtlError>
            err++;
 80094d4:	7afb      	ldrb	r3, [r7, #11]
 80094d6:	3301      	adds	r3, #1
 80094d8:	72fb      	strb	r3, [r7, #11]
          break;
 80094da:	e021      	b.n	8009520 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d00b      	beq.n	8009500 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ee:	699b      	ldr	r3, [r3, #24]
 80094f0:	687a      	ldr	r2, [r7, #4]
 80094f2:	7c12      	ldrb	r2, [r2, #16]
 80094f4:	f107 0108 	add.w	r1, r7, #8
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
 80094fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094fe:	e00f      	b.n	8009520 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009500:	6839      	ldr	r1, [r7, #0]
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 fa49 	bl	800999a <USBD_CtlError>
            err++;
 8009508:	7afb      	ldrb	r3, [r7, #11]
 800950a:	3301      	adds	r3, #1
 800950c:	72fb      	strb	r3, [r7, #11]
          break;
 800950e:	e007      	b.n	8009520 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009510:	6839      	ldr	r1, [r7, #0]
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fa41 	bl	800999a <USBD_CtlError>
          err++;
 8009518:	7afb      	ldrb	r3, [r7, #11]
 800951a:	3301      	adds	r3, #1
 800951c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800951e:	bf00      	nop
      }
      break;
 8009520:	e037      	b.n	8009592 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	7c1b      	ldrb	r3, [r3, #16]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d109      	bne.n	800953e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009532:	f107 0208 	add.w	r2, r7, #8
 8009536:	4610      	mov	r0, r2
 8009538:	4798      	blx	r3
 800953a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800953c:	e029      	b.n	8009592 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800953e:	6839      	ldr	r1, [r7, #0]
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f000 fa2a 	bl	800999a <USBD_CtlError>
        err++;
 8009546:	7afb      	ldrb	r3, [r7, #11]
 8009548:	3301      	adds	r3, #1
 800954a:	72fb      	strb	r3, [r7, #11]
      break;
 800954c:	e021      	b.n	8009592 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	7c1b      	ldrb	r3, [r3, #16]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10d      	bne.n	8009572 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800955c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800955e:	f107 0208 	add.w	r2, r7, #8
 8009562:	4610      	mov	r0, r2
 8009564:	4798      	blx	r3
 8009566:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	3301      	adds	r3, #1
 800956c:	2207      	movs	r2, #7
 800956e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009570:	e00f      	b.n	8009592 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 fa10 	bl	800999a <USBD_CtlError>
        err++;
 800957a:	7afb      	ldrb	r3, [r7, #11]
 800957c:	3301      	adds	r3, #1
 800957e:	72fb      	strb	r3, [r7, #11]
      break;
 8009580:	e007      	b.n	8009592 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 fa08 	bl	800999a <USBD_CtlError>
      err++;
 800958a:	7afb      	ldrb	r3, [r7, #11]
 800958c:	3301      	adds	r3, #1
 800958e:	72fb      	strb	r3, [r7, #11]
      break;
 8009590:	bf00      	nop
  }

  if (err != 0U)
 8009592:	7afb      	ldrb	r3, [r7, #11]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d11e      	bne.n	80095d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	88db      	ldrh	r3, [r3, #6]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d016      	beq.n	80095ce <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80095a0:	893b      	ldrh	r3, [r7, #8]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00e      	beq.n	80095c4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	88da      	ldrh	r2, [r3, #6]
 80095aa:	893b      	ldrh	r3, [r7, #8]
 80095ac:	4293      	cmp	r3, r2
 80095ae:	bf28      	it	cs
 80095b0:	4613      	movcs	r3, r2
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80095b6:	893b      	ldrh	r3, [r7, #8]
 80095b8:	461a      	mov	r2, r3
 80095ba:	68f9      	ldr	r1, [r7, #12]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fa69 	bl	8009a94 <USBD_CtlSendData>
 80095c2:	e009      	b.n	80095d8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80095c4:	6839      	ldr	r1, [r7, #0]
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 f9e7 	bl	800999a <USBD_CtlError>
 80095cc:	e004      	b.n	80095d8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f000 faba 	bl	8009b48 <USBD_CtlSendStatus>
 80095d4:	e000      	b.n	80095d8 <USBD_GetDescriptor+0x320>
    return;
 80095d6:	bf00      	nop
  }
}
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop

080095e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	889b      	ldrh	r3, [r3, #4]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d131      	bne.n	8009656 <USBD_SetAddress+0x76>
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	88db      	ldrh	r3, [r3, #6]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d12d      	bne.n	8009656 <USBD_SetAddress+0x76>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	885b      	ldrh	r3, [r3, #2]
 80095fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8009600:	d829      	bhi.n	8009656 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	885b      	ldrh	r3, [r3, #2]
 8009606:	b2db      	uxtb	r3, r3
 8009608:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800960c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b03      	cmp	r3, #3
 8009618:	d104      	bne.n	8009624 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f9bc 	bl	800999a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009622:	e01d      	b.n	8009660 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	7bfa      	ldrb	r2, [r7, #15]
 8009628:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800962c:	7bfb      	ldrb	r3, [r7, #15]
 800962e:	4619      	mov	r1, r3
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fee5 	bl	800a400 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fa86 	bl	8009b48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800963c:	7bfb      	ldrb	r3, [r7, #15]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d004      	beq.n	800964c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2202      	movs	r2, #2
 8009646:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800964a:	e009      	b.n	8009660 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2201      	movs	r2, #1
 8009650:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009654:	e004      	b.n	8009660 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009656:	6839      	ldr	r1, [r7, #0]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f99e 	bl	800999a <USBD_CtlError>
  }
}
 800965e:	bf00      	nop
 8009660:	bf00      	nop
 8009662:	3710      	adds	r7, #16
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009672:	2300      	movs	r3, #0
 8009674:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	885b      	ldrh	r3, [r3, #2]
 800967a:	b2da      	uxtb	r2, r3
 800967c:	4b4e      	ldr	r3, [pc, #312]	@ (80097b8 <USBD_SetConfig+0x150>)
 800967e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009680:	4b4d      	ldr	r3, [pc, #308]	@ (80097b8 <USBD_SetConfig+0x150>)
 8009682:	781b      	ldrb	r3, [r3, #0]
 8009684:	2b01      	cmp	r3, #1
 8009686:	d905      	bls.n	8009694 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009688:	6839      	ldr	r1, [r7, #0]
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 f985 	bl	800999a <USBD_CtlError>
    return USBD_FAIL;
 8009690:	2303      	movs	r3, #3
 8009692:	e08c      	b.n	80097ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b02      	cmp	r3, #2
 800969e:	d002      	beq.n	80096a6 <USBD_SetConfig+0x3e>
 80096a0:	2b03      	cmp	r3, #3
 80096a2:	d029      	beq.n	80096f8 <USBD_SetConfig+0x90>
 80096a4:	e075      	b.n	8009792 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80096a6:	4b44      	ldr	r3, [pc, #272]	@ (80097b8 <USBD_SetConfig+0x150>)
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d020      	beq.n	80096f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80096ae:	4b42      	ldr	r3, [pc, #264]	@ (80097b8 <USBD_SetConfig+0x150>)
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	461a      	mov	r2, r3
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80096b8:	4b3f      	ldr	r3, [pc, #252]	@ (80097b8 <USBD_SetConfig+0x150>)
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	4619      	mov	r1, r3
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f7fe ffb9 	bl	8008636 <USBD_SetClassConfig>
 80096c4:	4603      	mov	r3, r0
 80096c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80096c8:	7bfb      	ldrb	r3, [r7, #15]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d008      	beq.n	80096e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 f962 	bl	800999a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2202      	movs	r2, #2
 80096da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80096de:	e065      	b.n	80097ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 fa31 	bl	8009b48 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2203      	movs	r2, #3
 80096ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80096ee:	e05d      	b.n	80097ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 fa29 	bl	8009b48 <USBD_CtlSendStatus>
      break;
 80096f6:	e059      	b.n	80097ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80096f8:	4b2f      	ldr	r3, [pc, #188]	@ (80097b8 <USBD_SetConfig+0x150>)
 80096fa:	781b      	ldrb	r3, [r3, #0]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d112      	bne.n	8009726 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2202      	movs	r2, #2
 8009704:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009708:	4b2b      	ldr	r3, [pc, #172]	@ (80097b8 <USBD_SetConfig+0x150>)
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	461a      	mov	r2, r3
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009712:	4b29      	ldr	r3, [pc, #164]	@ (80097b8 <USBD_SetConfig+0x150>)
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	4619      	mov	r1, r3
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f7fe ffa8 	bl	800866e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 fa12 	bl	8009b48 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009724:	e042      	b.n	80097ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009726:	4b24      	ldr	r3, [pc, #144]	@ (80097b8 <USBD_SetConfig+0x150>)
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	461a      	mov	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	429a      	cmp	r2, r3
 8009732:	d02a      	beq.n	800978a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	b2db      	uxtb	r3, r3
 800973a:	4619      	mov	r1, r3
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f7fe ff96 	bl	800866e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009742:	4b1d      	ldr	r3, [pc, #116]	@ (80097b8 <USBD_SetConfig+0x150>)
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	461a      	mov	r2, r3
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800974c:	4b1a      	ldr	r3, [pc, #104]	@ (80097b8 <USBD_SetConfig+0x150>)
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	4619      	mov	r1, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7fe ff6f 	bl	8008636 <USBD_SetClassConfig>
 8009758:	4603      	mov	r3, r0
 800975a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800975c:	7bfb      	ldrb	r3, [r7, #15]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00f      	beq.n	8009782 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009762:	6839      	ldr	r1, [r7, #0]
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 f918 	bl	800999a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	b2db      	uxtb	r3, r3
 8009770:	4619      	mov	r1, r3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7fe ff7b 	bl	800866e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009780:	e014      	b.n	80097ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f000 f9e0 	bl	8009b48 <USBD_CtlSendStatus>
      break;
 8009788:	e010      	b.n	80097ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 f9dc 	bl	8009b48 <USBD_CtlSendStatus>
      break;
 8009790:	e00c      	b.n	80097ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009792:	6839      	ldr	r1, [r7, #0]
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 f900 	bl	800999a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800979a:	4b07      	ldr	r3, [pc, #28]	@ (80097b8 <USBD_SetConfig+0x150>)
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	4619      	mov	r1, r3
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f7fe ff64 	bl	800866e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80097a6:	2303      	movs	r3, #3
 80097a8:	73fb      	strb	r3, [r7, #15]
      break;
 80097aa:	bf00      	nop
  }

  return ret;
 80097ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	240004c0 	.word	0x240004c0

080097bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	88db      	ldrh	r3, [r3, #6]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d004      	beq.n	80097d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80097ce:	6839      	ldr	r1, [r7, #0]
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f000 f8e2 	bl	800999a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80097d6:	e023      	b.n	8009820 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	dc02      	bgt.n	80097ea <USBD_GetConfig+0x2e>
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	dc03      	bgt.n	80097f0 <USBD_GetConfig+0x34>
 80097e8:	e015      	b.n	8009816 <USBD_GetConfig+0x5a>
 80097ea:	2b03      	cmp	r3, #3
 80097ec:	d00b      	beq.n	8009806 <USBD_GetConfig+0x4a>
 80097ee:	e012      	b.n	8009816 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	3308      	adds	r3, #8
 80097fa:	2201      	movs	r2, #1
 80097fc:	4619      	mov	r1, r3
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f948 	bl	8009a94 <USBD_CtlSendData>
        break;
 8009804:	e00c      	b.n	8009820 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	3304      	adds	r3, #4
 800980a:	2201      	movs	r2, #1
 800980c:	4619      	mov	r1, r3
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 f940 	bl	8009a94 <USBD_CtlSendData>
        break;
 8009814:	e004      	b.n	8009820 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009816:	6839      	ldr	r1, [r7, #0]
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f000 f8be 	bl	800999a <USBD_CtlError>
        break;
 800981e:	bf00      	nop
}
 8009820:	bf00      	nop
 8009822:	3708      	adds	r7, #8
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009838:	b2db      	uxtb	r3, r3
 800983a:	3b01      	subs	r3, #1
 800983c:	2b02      	cmp	r3, #2
 800983e:	d81e      	bhi.n	800987e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	88db      	ldrh	r3, [r3, #6]
 8009844:	2b02      	cmp	r3, #2
 8009846:	d004      	beq.n	8009852 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009848:	6839      	ldr	r1, [r7, #0]
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f000 f8a5 	bl	800999a <USBD_CtlError>
        break;
 8009850:	e01a      	b.n	8009888 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2201      	movs	r2, #1
 8009856:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800985e:	2b00      	cmp	r3, #0
 8009860:	d005      	beq.n	800986e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	f043 0202 	orr.w	r2, r3, #2
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	330c      	adds	r3, #12
 8009872:	2202      	movs	r2, #2
 8009874:	4619      	mov	r1, r3
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f000 f90c 	bl	8009a94 <USBD_CtlSendData>
      break;
 800987c:	e004      	b.n	8009888 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800987e:	6839      	ldr	r1, [r7, #0]
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 f88a 	bl	800999a <USBD_CtlError>
      break;
 8009886:	bf00      	nop
  }
}
 8009888:	bf00      	nop
 800988a:	3708      	adds	r7, #8
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	885b      	ldrh	r3, [r3, #2]
 800989e:	2b01      	cmp	r3, #1
 80098a0:	d107      	bne.n	80098b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2201      	movs	r2, #1
 80098a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f94c 	bl	8009b48 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80098b0:	e013      	b.n	80098da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	885b      	ldrh	r3, [r3, #2]
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	d10b      	bne.n	80098d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	889b      	ldrh	r3, [r3, #4]
 80098be:	0a1b      	lsrs	r3, r3, #8
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 f93c 	bl	8009b48 <USBD_CtlSendStatus>
}
 80098d0:	e003      	b.n	80098da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80098d2:	6839      	ldr	r1, [r7, #0]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 f860 	bl	800999a <USBD_CtlError>
}
 80098da:	bf00      	nop
 80098dc:	3708      	adds	r7, #8
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098e2:	b580      	push	{r7, lr}
 80098e4:	b082      	sub	sp, #8
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
 80098ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	3b01      	subs	r3, #1
 80098f6:	2b02      	cmp	r3, #2
 80098f8:	d80b      	bhi.n	8009912 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	885b      	ldrh	r3, [r3, #2]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d10c      	bne.n	800991c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 f91c 	bl	8009b48 <USBD_CtlSendStatus>
      }
      break;
 8009910:	e004      	b.n	800991c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009912:	6839      	ldr	r1, [r7, #0]
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 f840 	bl	800999a <USBD_CtlError>
      break;
 800991a:	e000      	b.n	800991e <USBD_ClrFeature+0x3c>
      break;
 800991c:	bf00      	nop
  }
}
 800991e:	bf00      	nop
 8009920:	3708      	adds	r7, #8
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b084      	sub	sp, #16
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
 800992e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	781a      	ldrb	r2, [r3, #0]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	3301      	adds	r3, #1
 8009940:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	781a      	ldrb	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	3301      	adds	r3, #1
 800994e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009950:	68f8      	ldr	r0, [r7, #12]
 8009952:	f7ff fa16 	bl	8008d82 <SWAPBYTE>
 8009956:	4603      	mov	r3, r0
 8009958:	461a      	mov	r2, r3
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	3301      	adds	r3, #1
 8009962:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	3301      	adds	r3, #1
 8009968:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800996a:	68f8      	ldr	r0, [r7, #12]
 800996c:	f7ff fa09 	bl	8008d82 <SWAPBYTE>
 8009970:	4603      	mov	r3, r0
 8009972:	461a      	mov	r2, r3
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	3301      	adds	r3, #1
 800997c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	3301      	adds	r3, #1
 8009982:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f7ff f9fc 	bl	8008d82 <SWAPBYTE>
 800998a:	4603      	mov	r3, r0
 800998c:	461a      	mov	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	80da      	strh	r2, [r3, #6]
}
 8009992:	bf00      	nop
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800999a:	b580      	push	{r7, lr}
 800999c:	b082      	sub	sp, #8
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80099a4:	2180      	movs	r1, #128	@ 0x80
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 fcc0 	bl	800a32c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80099ac:	2100      	movs	r1, #0
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fcbc 	bl	800a32c <USBD_LL_StallEP>
}
 80099b4:	bf00      	nop
 80099b6:	3708      	adds	r7, #8
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b086      	sub	sp, #24
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80099c8:	2300      	movs	r3, #0
 80099ca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d042      	beq.n	8009a58 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80099d6:	6938      	ldr	r0, [r7, #16]
 80099d8:	f000 f842 	bl	8009a60 <USBD_GetLen>
 80099dc:	4603      	mov	r3, r0
 80099de:	3301      	adds	r3, #1
 80099e0:	005b      	lsls	r3, r3, #1
 80099e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099e6:	d808      	bhi.n	80099fa <USBD_GetString+0x3e>
 80099e8:	6938      	ldr	r0, [r7, #16]
 80099ea:	f000 f839 	bl	8009a60 <USBD_GetLen>
 80099ee:	4603      	mov	r3, r0
 80099f0:	3301      	adds	r3, #1
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	005b      	lsls	r3, r3, #1
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	e001      	b.n	80099fe <USBD_GetString+0x42>
 80099fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009a02:	7dfb      	ldrb	r3, [r7, #23]
 8009a04:	68ba      	ldr	r2, [r7, #8]
 8009a06:	4413      	add	r3, r2
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	7812      	ldrb	r2, [r2, #0]
 8009a0c:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a0e:	7dfb      	ldrb	r3, [r7, #23]
 8009a10:	3301      	adds	r3, #1
 8009a12:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009a14:	7dfb      	ldrb	r3, [r7, #23]
 8009a16:	68ba      	ldr	r2, [r7, #8]
 8009a18:	4413      	add	r3, r2
 8009a1a:	2203      	movs	r2, #3
 8009a1c:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a1e:	7dfb      	ldrb	r3, [r7, #23]
 8009a20:	3301      	adds	r3, #1
 8009a22:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009a24:	e013      	b.n	8009a4e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	68ba      	ldr	r2, [r7, #8]
 8009a2a:	4413      	add	r3, r2
 8009a2c:	693a      	ldr	r2, [r7, #16]
 8009a2e:	7812      	ldrb	r2, [r2, #0]
 8009a30:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	3301      	adds	r3, #1
 8009a36:	613b      	str	r3, [r7, #16]
    idx++;
 8009a38:	7dfb      	ldrb	r3, [r7, #23]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009a3e:	7dfb      	ldrb	r3, [r7, #23]
 8009a40:	68ba      	ldr	r2, [r7, #8]
 8009a42:	4413      	add	r3, r2
 8009a44:	2200      	movs	r2, #0
 8009a46:	701a      	strb	r2, [r3, #0]
    idx++;
 8009a48:	7dfb      	ldrb	r3, [r7, #23]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1e7      	bne.n	8009a26 <USBD_GetString+0x6a>
 8009a56:	e000      	b.n	8009a5a <USBD_GetString+0x9e>
    return;
 8009a58:	bf00      	nop
  }
}
 8009a5a:	3718      	adds	r7, #24
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009a60:	b480      	push	{r7}
 8009a62:	b085      	sub	sp, #20
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009a70:	e005      	b.n	8009a7e <USBD_GetLen+0x1e>
  {
    len++;
 8009a72:	7bfb      	ldrb	r3, [r7, #15]
 8009a74:	3301      	adds	r3, #1
 8009a76:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1f5      	bne.n	8009a72 <USBD_GetLen+0x12>
  }

  return len;
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3714      	adds	r7, #20
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr

08009a94 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	60f8      	str	r0, [r7, #12]
 8009a9c:	60b9      	str	r1, [r7, #8]
 8009a9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2202      	movs	r2, #2
 8009aa4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	687a      	ldr	r2, [r7, #4]
 8009ab2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	2100      	movs	r1, #0
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f000 fcbf 	bl	800a43e <USBD_LL_Transmit>

  return USBD_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	60f8      	str	r0, [r7, #12]
 8009ad2:	60b9      	str	r1, [r7, #8]
 8009ad4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	68ba      	ldr	r2, [r7, #8]
 8009ada:	2100      	movs	r1, #0
 8009adc:	68f8      	ldr	r0, [r7, #12]
 8009ade:	f000 fcae 	bl	800a43e <USBD_LL_Transmit>

  return USBD_OK;
 8009ae2:	2300      	movs	r3, #0
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3710      	adds	r7, #16
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b084      	sub	sp, #16
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2203      	movs	r2, #3
 8009afc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	68ba      	ldr	r2, [r7, #8]
 8009b14:	2100      	movs	r1, #0
 8009b16:	68f8      	ldr	r0, [r7, #12]
 8009b18:	f000 fcb2 	bl	800a480 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3710      	adds	r7, #16
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}

08009b26 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009b26:	b580      	push	{r7, lr}
 8009b28:	b084      	sub	sp, #16
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	60f8      	str	r0, [r7, #12]
 8009b2e:	60b9      	str	r1, [r7, #8]
 8009b30:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	2100      	movs	r1, #0
 8009b38:	68f8      	ldr	r0, [r7, #12]
 8009b3a:	f000 fca1 	bl	800a480 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b3e:	2300      	movs	r3, #0
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	3710      	adds	r7, #16
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2204      	movs	r2, #4
 8009b54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009b58:	2300      	movs	r3, #0
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 fc6d 	bl	800a43e <USBD_LL_Transmit>

  return USBD_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3708      	adds	r7, #8
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b082      	sub	sp, #8
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2205      	movs	r2, #5
 8009b7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b7e:	2300      	movs	r3, #0
 8009b80:	2200      	movs	r2, #0
 8009b82:	2100      	movs	r1, #0
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f000 fc7b 	bl	800a480 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3708      	adds	r7, #8
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8009b98:	2201      	movs	r2, #1
 8009b9a:	4913      	ldr	r1, [pc, #76]	@ (8009be8 <MX_USB_DEVICE_Init+0x54>)
 8009b9c:	4813      	ldr	r0, [pc, #76]	@ (8009bec <MX_USB_DEVICE_Init+0x58>)
 8009b9e:	f7fe fccd 	bl	800853c <USBD_Init>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009ba8:	f7f6 fef8 	bl	800099c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8009bac:	4910      	ldr	r1, [pc, #64]	@ (8009bf0 <MX_USB_DEVICE_Init+0x5c>)
 8009bae:	480f      	ldr	r0, [pc, #60]	@ (8009bec <MX_USB_DEVICE_Init+0x58>)
 8009bb0:	f7fe fcf4 	bl	800859c <USBD_RegisterClass>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d001      	beq.n	8009bbe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009bba:	f7f6 feef 	bl	800099c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8009bbe:	490d      	ldr	r1, [pc, #52]	@ (8009bf4 <MX_USB_DEVICE_Init+0x60>)
 8009bc0:	480a      	ldr	r0, [pc, #40]	@ (8009bec <MX_USB_DEVICE_Init+0x58>)
 8009bc2:	f7fe fc2b 	bl	800841c <USBD_CDC_RegisterInterface>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d001      	beq.n	8009bd0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009bcc:	f7f6 fee6 	bl	800099c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8009bd0:	4806      	ldr	r0, [pc, #24]	@ (8009bec <MX_USB_DEVICE_Init+0x58>)
 8009bd2:	f7fe fd19 	bl	8008608 <USBD_Start>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d001      	beq.n	8009be0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009bdc:	f7f6 fede 	bl	800099c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8009be0:	f7f9 f9fa 	bl	8002fd8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009be4:	bf00      	nop
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	240000b0 	.word	0x240000b0
 8009bec:	240004c4 	.word	0x240004c4
 8009bf0:	2400001c 	.word	0x2400001c
 8009bf4:	2400009c 	.word	0x2400009c

08009bf8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	4905      	ldr	r1, [pc, #20]	@ (8009c14 <CDC_Init_HS+0x1c>)
 8009c00:	4805      	ldr	r0, [pc, #20]	@ (8009c18 <CDC_Init_HS+0x20>)
 8009c02:	f7fe fc25 	bl	8008450 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8009c06:	4905      	ldr	r1, [pc, #20]	@ (8009c1c <CDC_Init_HS+0x24>)
 8009c08:	4803      	ldr	r0, [pc, #12]	@ (8009c18 <CDC_Init_HS+0x20>)
 8009c0a:	f7fe fc43 	bl	8008494 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009c0e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	bd80      	pop	{r7, pc}
 8009c14:	24000fa0 	.word	0x24000fa0
 8009c18:	240004c4 	.word	0x240004c4
 8009c1c:	240007a0 	.word	0x240007a0

08009c20 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8009c20:	b480      	push	{r7}
 8009c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8009c24:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	4603      	mov	r3, r0
 8009c38:	6039      	str	r1, [r7, #0]
 8009c3a:	71fb      	strb	r3, [r7, #7]
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8009c40:	79fb      	ldrb	r3, [r7, #7]
 8009c42:	2b23      	cmp	r3, #35	@ 0x23
 8009c44:	d84a      	bhi.n	8009cdc <CDC_Control_HS+0xac>
 8009c46:	a201      	add	r2, pc, #4	@ (adr r2, 8009c4c <CDC_Control_HS+0x1c>)
 8009c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c4c:	08009cdd 	.word	0x08009cdd
 8009c50:	08009cdd 	.word	0x08009cdd
 8009c54:	08009cdd 	.word	0x08009cdd
 8009c58:	08009cdd 	.word	0x08009cdd
 8009c5c:	08009cdd 	.word	0x08009cdd
 8009c60:	08009cdd 	.word	0x08009cdd
 8009c64:	08009cdd 	.word	0x08009cdd
 8009c68:	08009cdd 	.word	0x08009cdd
 8009c6c:	08009cdd 	.word	0x08009cdd
 8009c70:	08009cdd 	.word	0x08009cdd
 8009c74:	08009cdd 	.word	0x08009cdd
 8009c78:	08009cdd 	.word	0x08009cdd
 8009c7c:	08009cdd 	.word	0x08009cdd
 8009c80:	08009cdd 	.word	0x08009cdd
 8009c84:	08009cdd 	.word	0x08009cdd
 8009c88:	08009cdd 	.word	0x08009cdd
 8009c8c:	08009cdd 	.word	0x08009cdd
 8009c90:	08009cdd 	.word	0x08009cdd
 8009c94:	08009cdd 	.word	0x08009cdd
 8009c98:	08009cdd 	.word	0x08009cdd
 8009c9c:	08009cdd 	.word	0x08009cdd
 8009ca0:	08009cdd 	.word	0x08009cdd
 8009ca4:	08009cdd 	.word	0x08009cdd
 8009ca8:	08009cdd 	.word	0x08009cdd
 8009cac:	08009cdd 	.word	0x08009cdd
 8009cb0:	08009cdd 	.word	0x08009cdd
 8009cb4:	08009cdd 	.word	0x08009cdd
 8009cb8:	08009cdd 	.word	0x08009cdd
 8009cbc:	08009cdd 	.word	0x08009cdd
 8009cc0:	08009cdd 	.word	0x08009cdd
 8009cc4:	08009cdd 	.word	0x08009cdd
 8009cc8:	08009cdd 	.word	0x08009cdd
 8009ccc:	08009cdd 	.word	0x08009cdd
 8009cd0:	08009cdd 	.word	0x08009cdd
 8009cd4:	08009cdd 	.word	0x08009cdd
 8009cd8:	08009cdd 	.word	0x08009cdd
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009cdc:	bf00      	nop
  }

  return (USBD_OK);
 8009cde:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	370c      	adds	r7, #12
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr

08009cec <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8009cf6:	6879      	ldr	r1, [r7, #4]
 8009cf8:	4805      	ldr	r0, [pc, #20]	@ (8009d10 <CDC_Receive_HS+0x24>)
 8009cfa:	f7fe fbcb 	bl	8008494 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8009cfe:	4804      	ldr	r0, [pc, #16]	@ (8009d10 <CDC_Receive_HS+0x24>)
 8009d00:	f7fe fbe6 	bl	80084d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009d04:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3708      	adds	r7, #8
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	240004c4 	.word	0x240004c4

08009d14 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	4613      	mov	r3, r2
 8009d20:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009d22:	2300      	movs	r3, #0
 8009d24:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8009d26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	371c      	adds	r7, #28
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
	...

08009d38 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	4603      	mov	r3, r0
 8009d40:	6039      	str	r1, [r7, #0]
 8009d42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	2212      	movs	r2, #18
 8009d48:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8009d4a:	4b03      	ldr	r3, [pc, #12]	@ (8009d58 <USBD_HS_DeviceDescriptor+0x20>)
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	370c      	adds	r7, #12
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr
 8009d58:	240000d0 	.word	0x240000d0

08009d5c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	4603      	mov	r3, r0
 8009d64:	6039      	str	r1, [r7, #0]
 8009d66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	2204      	movs	r2, #4
 8009d6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009d6e:	4b03      	ldr	r3, [pc, #12]	@ (8009d7c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr
 8009d7c:	240000e4 	.word	0x240000e4

08009d80 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	4603      	mov	r3, r0
 8009d88:	6039      	str	r1, [r7, #0]
 8009d8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009d8c:	79fb      	ldrb	r3, [r7, #7]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d105      	bne.n	8009d9e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009d92:	683a      	ldr	r2, [r7, #0]
 8009d94:	4907      	ldr	r1, [pc, #28]	@ (8009db4 <USBD_HS_ProductStrDescriptor+0x34>)
 8009d96:	4808      	ldr	r0, [pc, #32]	@ (8009db8 <USBD_HS_ProductStrDescriptor+0x38>)
 8009d98:	f7ff fe10 	bl	80099bc <USBD_GetString>
 8009d9c:	e004      	b.n	8009da8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009d9e:	683a      	ldr	r2, [r7, #0]
 8009da0:	4904      	ldr	r1, [pc, #16]	@ (8009db4 <USBD_HS_ProductStrDescriptor+0x34>)
 8009da2:	4805      	ldr	r0, [pc, #20]	@ (8009db8 <USBD_HS_ProductStrDescriptor+0x38>)
 8009da4:	f7ff fe0a 	bl	80099bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009da8:	4b02      	ldr	r3, [pc, #8]	@ (8009db4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3708      	adds	r7, #8
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	240017a0 	.word	0x240017a0
 8009db8:	0800b434 	.word	0x0800b434

08009dbc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b082      	sub	sp, #8
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	6039      	str	r1, [r7, #0]
 8009dc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009dc8:	683a      	ldr	r2, [r7, #0]
 8009dca:	4904      	ldr	r1, [pc, #16]	@ (8009ddc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8009dcc:	4804      	ldr	r0, [pc, #16]	@ (8009de0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8009dce:	f7ff fdf5 	bl	80099bc <USBD_GetString>
  return USBD_StrDesc;
 8009dd2:	4b02      	ldr	r3, [pc, #8]	@ (8009ddc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3708      	adds	r7, #8
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	240017a0 	.word	0x240017a0
 8009de0:	0800b44c 	.word	0x0800b44c

08009de4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	4603      	mov	r3, r0
 8009dec:	6039      	str	r1, [r7, #0]
 8009dee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	221a      	movs	r2, #26
 8009df4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009df6:	f000 f843 	bl	8009e80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009dfa:	4b02      	ldr	r3, [pc, #8]	@ (8009e04 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3708      	adds	r7, #8
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	240000e8 	.word	0x240000e8

08009e08 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	4603      	mov	r3, r0
 8009e10:	6039      	str	r1, [r7, #0]
 8009e12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009e14:	79fb      	ldrb	r3, [r7, #7]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d105      	bne.n	8009e26 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	4907      	ldr	r1, [pc, #28]	@ (8009e3c <USBD_HS_ConfigStrDescriptor+0x34>)
 8009e1e:	4808      	ldr	r0, [pc, #32]	@ (8009e40 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009e20:	f7ff fdcc 	bl	80099bc <USBD_GetString>
 8009e24:	e004      	b.n	8009e30 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009e26:	683a      	ldr	r2, [r7, #0]
 8009e28:	4904      	ldr	r1, [pc, #16]	@ (8009e3c <USBD_HS_ConfigStrDescriptor+0x34>)
 8009e2a:	4805      	ldr	r0, [pc, #20]	@ (8009e40 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009e2c:	f7ff fdc6 	bl	80099bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e30:	4b02      	ldr	r3, [pc, #8]	@ (8009e3c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	240017a0 	.word	0x240017a0
 8009e40:	0800b460 	.word	0x0800b460

08009e44 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	6039      	str	r1, [r7, #0]
 8009e4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e50:	79fb      	ldrb	r3, [r7, #7]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d105      	bne.n	8009e62 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009e56:	683a      	ldr	r2, [r7, #0]
 8009e58:	4907      	ldr	r1, [pc, #28]	@ (8009e78 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009e5a:	4808      	ldr	r0, [pc, #32]	@ (8009e7c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009e5c:	f7ff fdae 	bl	80099bc <USBD_GetString>
 8009e60:	e004      	b.n	8009e6c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009e62:	683a      	ldr	r2, [r7, #0]
 8009e64:	4904      	ldr	r1, [pc, #16]	@ (8009e78 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009e66:	4805      	ldr	r0, [pc, #20]	@ (8009e7c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009e68:	f7ff fda8 	bl	80099bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e6c:	4b02      	ldr	r3, [pc, #8]	@ (8009e78 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	240017a0 	.word	0x240017a0
 8009e7c:	0800b46c 	.word	0x0800b46c

08009e80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009e86:	4b0f      	ldr	r3, [pc, #60]	@ (8009ec4 <Get_SerialNum+0x44>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8009ec8 <Get_SerialNum+0x48>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009e92:	4b0e      	ldr	r3, [pc, #56]	@ (8009ecc <Get_SerialNum+0x4c>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d009      	beq.n	8009eba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009ea6:	2208      	movs	r2, #8
 8009ea8:	4909      	ldr	r1, [pc, #36]	@ (8009ed0 <Get_SerialNum+0x50>)
 8009eaa:	68f8      	ldr	r0, [r7, #12]
 8009eac:	f000 f814 	bl	8009ed8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009eb0:	2204      	movs	r2, #4
 8009eb2:	4908      	ldr	r1, [pc, #32]	@ (8009ed4 <Get_SerialNum+0x54>)
 8009eb4:	68b8      	ldr	r0, [r7, #8]
 8009eb6:	f000 f80f 	bl	8009ed8 <IntToUnicode>
  }
}
 8009eba:	bf00      	nop
 8009ebc:	3710      	adds	r7, #16
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	1ff1e800 	.word	0x1ff1e800
 8009ec8:	1ff1e804 	.word	0x1ff1e804
 8009ecc:	1ff1e808 	.word	0x1ff1e808
 8009ed0:	240000ea 	.word	0x240000ea
 8009ed4:	240000fa 	.word	0x240000fa

08009ed8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b087      	sub	sp, #28
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	60f8      	str	r0, [r7, #12]
 8009ee0:	60b9      	str	r1, [r7, #8]
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009eea:	2300      	movs	r3, #0
 8009eec:	75fb      	strb	r3, [r7, #23]
 8009eee:	e027      	b.n	8009f40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	0f1b      	lsrs	r3, r3, #28
 8009ef4:	2b09      	cmp	r3, #9
 8009ef6:	d80b      	bhi.n	8009f10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	0f1b      	lsrs	r3, r3, #28
 8009efc:	b2da      	uxtb	r2, r3
 8009efe:	7dfb      	ldrb	r3, [r7, #23]
 8009f00:	005b      	lsls	r3, r3, #1
 8009f02:	4619      	mov	r1, r3
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	440b      	add	r3, r1
 8009f08:	3230      	adds	r2, #48	@ 0x30
 8009f0a:	b2d2      	uxtb	r2, r2
 8009f0c:	701a      	strb	r2, [r3, #0]
 8009f0e:	e00a      	b.n	8009f26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	0f1b      	lsrs	r3, r3, #28
 8009f14:	b2da      	uxtb	r2, r3
 8009f16:	7dfb      	ldrb	r3, [r7, #23]
 8009f18:	005b      	lsls	r3, r3, #1
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	440b      	add	r3, r1
 8009f20:	3237      	adds	r2, #55	@ 0x37
 8009f22:	b2d2      	uxtb	r2, r2
 8009f24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	011b      	lsls	r3, r3, #4
 8009f2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009f2c:	7dfb      	ldrb	r3, [r7, #23]
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	3301      	adds	r3, #1
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	4413      	add	r3, r2
 8009f36:	2200      	movs	r2, #0
 8009f38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009f3a:	7dfb      	ldrb	r3, [r7, #23]
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	75fb      	strb	r3, [r7, #23]
 8009f40:	7dfa      	ldrb	r2, [r7, #23]
 8009f42:	79fb      	ldrb	r3, [r7, #7]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d3d3      	bcc.n	8009ef0 <IntToUnicode+0x18>
  }
}
 8009f48:	bf00      	nop
 8009f4a:	bf00      	nop
 8009f4c:	371c      	adds	r7, #28
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr
	...

08009f58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b0b2      	sub	sp, #200	@ 0xc8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009f60:	f107 0310 	add.w	r3, r7, #16
 8009f64:	22b8      	movs	r2, #184	@ 0xb8
 8009f66:	2100      	movs	r1, #0
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f000 fbd5 	bl	800a718 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a1a      	ldr	r2, [pc, #104]	@ (8009fdc <HAL_PCD_MspInit+0x84>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d12c      	bne.n	8009fd2 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009f78:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009f7c:	f04f 0300 	mov.w	r3, #0
 8009f80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8009f84:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8009f88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009f8c:	f107 0310 	add.w	r3, r7, #16
 8009f90:	4618      	mov	r0, r3
 8009f92:	f7f9 ff6b 	bl	8003e6c <HAL_RCCEx_PeriphCLKConfig>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d001      	beq.n	8009fa0 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8009f9c:	f7f6 fcfe 	bl	800099c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8009fa0:	f7f9 f81a 	bl	8002fd8 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8009fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8009fe0 <HAL_PCD_MspInit+0x88>)
 8009fa6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009faa:	4a0d      	ldr	r2, [pc, #52]	@ (8009fe0 <HAL_PCD_MspInit+0x88>)
 8009fac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009fb0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8009fe0 <HAL_PCD_MspInit+0x88>)
 8009fb6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009fbe:	60fb      	str	r3, [r7, #12]
 8009fc0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	2100      	movs	r1, #0
 8009fc6:	204d      	movs	r0, #77	@ 0x4d
 8009fc8:	f7f7 faa3 	bl	8001512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8009fcc:	204d      	movs	r0, #77	@ 0x4d
 8009fce:	f7f7 faba 	bl	8001546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8009fd2:	bf00      	nop
 8009fd4:	37c8      	adds	r7, #200	@ 0xc8
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	40040000 	.word	0x40040000
 8009fe0:	58024400 	.word	0x58024400

08009fe4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b082      	sub	sp, #8
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	4610      	mov	r0, r2
 8009ffc:	f7fe fb51 	bl	80086a2 <USBD_LL_SetupStage>
}
 800a000:	bf00      	nop
 800a002:	3708      	adds	r7, #8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	460b      	mov	r3, r1
 800a012:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a01a:	78fa      	ldrb	r2, [r7, #3]
 800a01c:	6879      	ldr	r1, [r7, #4]
 800a01e:	4613      	mov	r3, r2
 800a020:	00db      	lsls	r3, r3, #3
 800a022:	4413      	add	r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	440b      	add	r3, r1
 800a028:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	78fb      	ldrb	r3, [r7, #3]
 800a030:	4619      	mov	r1, r3
 800a032:	f7fe fb8b 	bl	800874c <USBD_LL_DataOutStage>
}
 800a036:	bf00      	nop
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b082      	sub	sp, #8
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
 800a046:	460b      	mov	r3, r1
 800a048:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a050:	78fa      	ldrb	r2, [r7, #3]
 800a052:	6879      	ldr	r1, [r7, #4]
 800a054:	4613      	mov	r3, r2
 800a056:	00db      	lsls	r3, r3, #3
 800a058:	4413      	add	r3, r2
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	440b      	add	r3, r1
 800a05e:	3320      	adds	r3, #32
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	78fb      	ldrb	r3, [r7, #3]
 800a064:	4619      	mov	r1, r3
 800a066:	f7fe fc24 	bl	80088b2 <USBD_LL_DataInStage>
}
 800a06a:	bf00      	nop
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a080:	4618      	mov	r0, r3
 800a082:	f7fe fd5e 	bl	8008b42 <USBD_LL_SOF>
}
 800a086:	bf00      	nop
 800a088:	3708      	adds	r7, #8
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a08e:	b580      	push	{r7, lr}
 800a090:	b084      	sub	sp, #16
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a096:	2301      	movs	r3, #1
 800a098:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	79db      	ldrb	r3, [r3, #7]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d102      	bne.n	800a0a8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	73fb      	strb	r3, [r7, #15]
 800a0a6:	e008      	b.n	800a0ba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	79db      	ldrb	r3, [r3, #7]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d102      	bne.n	800a0b6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	73fb      	strb	r3, [r7, #15]
 800a0b4:	e001      	b.n	800a0ba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a0b6:	f7f6 fc71 	bl	800099c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a0c0:	7bfa      	ldrb	r2, [r7, #15]
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7fe fcf8 	bl	8008aba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f7fe fca0 	bl	8008a16 <USBD_LL_Reset>
}
 800a0d6:	bf00      	nop
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
	...

0800a0e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7fe fcf3 	bl	8008ada <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	6812      	ldr	r2, [r2, #0]
 800a102:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a106:	f043 0301 	orr.w	r3, r3, #1
 800a10a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	7adb      	ldrb	r3, [r3, #11]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d005      	beq.n	800a120 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a114:	4b04      	ldr	r3, [pc, #16]	@ (800a128 <HAL_PCD_SuspendCallback+0x48>)
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	4a03      	ldr	r2, [pc, #12]	@ (800a128 <HAL_PCD_SuspendCallback+0x48>)
 800a11a:	f043 0306 	orr.w	r3, r3, #6
 800a11e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a120:	bf00      	nop
 800a122:	3708      	adds	r7, #8
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	e000ed00 	.word	0xe000ed00

0800a12c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7fe fce9 	bl	8008b12 <USBD_LL_Resume>
}
 800a140:	bf00      	nop
 800a142:	3708      	adds	r7, #8
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	460b      	mov	r3, r1
 800a152:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a15a:	78fa      	ldrb	r2, [r7, #3]
 800a15c:	4611      	mov	r1, r2
 800a15e:	4618      	mov	r0, r3
 800a160:	f7fe fd41 	bl	8008be6 <USBD_LL_IsoOUTIncomplete>
}
 800a164:	bf00      	nop
 800a166:	3708      	adds	r7, #8
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	460b      	mov	r3, r1
 800a176:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a17e:	78fa      	ldrb	r2, [r7, #3]
 800a180:	4611      	mov	r1, r2
 800a182:	4618      	mov	r0, r3
 800a184:	f7fe fcfd 	bl	8008b82 <USBD_LL_IsoINIncomplete>
}
 800a188:	bf00      	nop
 800a18a:	3708      	adds	r7, #8
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fe fd53 	bl	8008c4a <USBD_LL_DevConnected>
}
 800a1a4:	bf00      	nop
 800a1a6:	3708      	adds	r7, #8
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7fe fd50 	bl	8008c60 <USBD_LL_DevDisconnected>
}
 800a1c0:	bf00      	nop
 800a1c2:	3708      	adds	r7, #8
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b082      	sub	sp, #8
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d140      	bne.n	800a25a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800a1d8:	4a22      	ldr	r2, [pc, #136]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a20      	ldr	r2, [pc, #128]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a1e4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800a1e8:	4b1e      	ldr	r3, [pc, #120]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a1ea:	4a1f      	ldr	r2, [pc, #124]	@ (800a268 <USBD_LL_Init+0xa0>)
 800a1ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800a1ee:	4b1d      	ldr	r3, [pc, #116]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a1f0:	2209      	movs	r2, #9
 800a1f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800a1f4:	4b1b      	ldr	r3, [pc, #108]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800a1fa:	4b1a      	ldr	r3, [pc, #104]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800a200:	4b18      	ldr	r3, [pc, #96]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a202:	2202      	movs	r2, #2
 800a204:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800a206:	4b17      	ldr	r3, [pc, #92]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a208:	2200      	movs	r2, #0
 800a20a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800a20c:	4b15      	ldr	r3, [pc, #84]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a20e:	2200      	movs	r2, #0
 800a210:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800a212:	4b14      	ldr	r3, [pc, #80]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a214:	2200      	movs	r2, #0
 800a216:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800a218:	4b12      	ldr	r3, [pc, #72]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a21a:	2200      	movs	r2, #0
 800a21c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800a21e:	4b11      	ldr	r3, [pc, #68]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a220:	2200      	movs	r2, #0
 800a222:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800a224:	4b0f      	ldr	r3, [pc, #60]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a226:	2200      	movs	r2, #0
 800a228:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800a22a:	480e      	ldr	r0, [pc, #56]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a22c:	f7f7 fbf9 	bl	8001a22 <HAL_PCD_Init>
 800a230:	4603      	mov	r3, r0
 800a232:	2b00      	cmp	r3, #0
 800a234:	d001      	beq.n	800a23a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800a236:	f7f6 fbb1 	bl	800099c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800a23a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a23e:	4809      	ldr	r0, [pc, #36]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a240:	f7f8 fe4f 	bl	8002ee2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800a244:	2280      	movs	r2, #128	@ 0x80
 800a246:	2100      	movs	r1, #0
 800a248:	4806      	ldr	r0, [pc, #24]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a24a:	f7f8 fe03 	bl	8002e54 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800a24e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800a252:	2101      	movs	r1, #1
 800a254:	4803      	ldr	r0, [pc, #12]	@ (800a264 <USBD_LL_Init+0x9c>)
 800a256:	f7f8 fdfd 	bl	8002e54 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 800a25a:	2300      	movs	r3, #0
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	240019a0 	.word	0x240019a0
 800a268:	40040000 	.word	0x40040000

0800a26c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a274:	2300      	movs	r3, #0
 800a276:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a278:	2300      	movs	r3, #0
 800a27a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a282:	4618      	mov	r0, r3
 800a284:	f7f7 fcd9 	bl	8001c3a <HAL_PCD_Start>
 800a288:	4603      	mov	r3, r0
 800a28a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a28c:	7bfb      	ldrb	r3, [r7, #15]
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 f942 	bl	800a518 <USBD_Get_USB_Status>
 800a294:	4603      	mov	r3, r0
 800a296:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a298:	7bbb      	ldrb	r3, [r7, #14]
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a2a2:	b580      	push	{r7, lr}
 800a2a4:	b084      	sub	sp, #16
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
 800a2aa:	4608      	mov	r0, r1
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	70fb      	strb	r3, [r7, #3]
 800a2b4:	460b      	mov	r3, r1
 800a2b6:	70bb      	strb	r3, [r7, #2]
 800a2b8:	4613      	mov	r3, r2
 800a2ba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a2ca:	78bb      	ldrb	r3, [r7, #2]
 800a2cc:	883a      	ldrh	r2, [r7, #0]
 800a2ce:	78f9      	ldrb	r1, [r7, #3]
 800a2d0:	f7f8 f9da 	bl	8002688 <HAL_PCD_EP_Open>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2d8:	7bfb      	ldrb	r3, [r7, #15]
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f000 f91c 	bl	800a518 <USBD_Get_USB_Status>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3710      	adds	r7, #16
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}

0800a2ee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b084      	sub	sp, #16
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2fe:	2300      	movs	r3, #0
 800a300:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a308:	78fa      	ldrb	r2, [r7, #3]
 800a30a:	4611      	mov	r1, r2
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7f8 fa25 	bl	800275c <HAL_PCD_EP_Close>
 800a312:	4603      	mov	r3, r0
 800a314:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a316:	7bfb      	ldrb	r3, [r7, #15]
 800a318:	4618      	mov	r0, r3
 800a31a:	f000 f8fd 	bl	800a518 <USBD_Get_USB_Status>
 800a31e:	4603      	mov	r3, r0
 800a320:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a322:	7bbb      	ldrb	r3, [r7, #14]
}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	460b      	mov	r3, r1
 800a336:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a33c:	2300      	movs	r3, #0
 800a33e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a346:	78fa      	ldrb	r2, [r7, #3]
 800a348:	4611      	mov	r1, r2
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7f8 fadd 	bl	800290a <HAL_PCD_EP_SetStall>
 800a350:	4603      	mov	r3, r0
 800a352:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a354:	7bfb      	ldrb	r3, [r7, #15]
 800a356:	4618      	mov	r0, r3
 800a358:	f000 f8de 	bl	800a518 <USBD_Get_USB_Status>
 800a35c:	4603      	mov	r3, r0
 800a35e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a360:	7bbb      	ldrb	r3, [r7, #14]
}
 800a362:	4618      	mov	r0, r3
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b084      	sub	sp, #16
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
 800a372:	460b      	mov	r3, r1
 800a374:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a376:	2300      	movs	r3, #0
 800a378:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a37a:	2300      	movs	r3, #0
 800a37c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a384:	78fa      	ldrb	r2, [r7, #3]
 800a386:	4611      	mov	r1, r2
 800a388:	4618      	mov	r0, r3
 800a38a:	f7f8 fb21 	bl	80029d0 <HAL_PCD_EP_ClrStall>
 800a38e:	4603      	mov	r3, r0
 800a390:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a392:	7bfb      	ldrb	r3, [r7, #15]
 800a394:	4618      	mov	r0, r3
 800a396:	f000 f8bf 	bl	800a518 <USBD_Get_USB_Status>
 800a39a:	4603      	mov	r3, r0
 800a39c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a39e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3ba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a3bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	da0b      	bge.n	800a3dc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a3c4:	78fb      	ldrb	r3, [r7, #3]
 800a3c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a3ca:	68f9      	ldr	r1, [r7, #12]
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	00db      	lsls	r3, r3, #3
 800a3d0:	4413      	add	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	440b      	add	r3, r1
 800a3d6:	3316      	adds	r3, #22
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	e00b      	b.n	800a3f4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a3dc:	78fb      	ldrb	r3, [r7, #3]
 800a3de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a3e2:	68f9      	ldr	r1, [r7, #12]
 800a3e4:	4613      	mov	r3, r2
 800a3e6:	00db      	lsls	r3, r3, #3
 800a3e8:	4413      	add	r3, r2
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	440b      	add	r3, r1
 800a3ee:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a3f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	460b      	mov	r3, r1
 800a40a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a40c:	2300      	movs	r3, #0
 800a40e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a410:	2300      	movs	r3, #0
 800a412:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a41a:	78fa      	ldrb	r2, [r7, #3]
 800a41c:	4611      	mov	r1, r2
 800a41e:	4618      	mov	r0, r3
 800a420:	f7f8 f90e 	bl	8002640 <HAL_PCD_SetAddress>
 800a424:	4603      	mov	r3, r0
 800a426:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a428:	7bfb      	ldrb	r3, [r7, #15]
 800a42a:	4618      	mov	r0, r3
 800a42c:	f000 f874 	bl	800a518 <USBD_Get_USB_Status>
 800a430:	4603      	mov	r3, r0
 800a432:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a434:	7bbb      	ldrb	r3, [r7, #14]
}
 800a436:	4618      	mov	r0, r3
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}

0800a43e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b086      	sub	sp, #24
 800a442:	af00      	add	r7, sp, #0
 800a444:	60f8      	str	r0, [r7, #12]
 800a446:	607a      	str	r2, [r7, #4]
 800a448:	603b      	str	r3, [r7, #0]
 800a44a:	460b      	mov	r3, r1
 800a44c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a44e:	2300      	movs	r3, #0
 800a450:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a452:	2300      	movs	r3, #0
 800a454:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a45c:	7af9      	ldrb	r1, [r7, #11]
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	f7f8 fa18 	bl	8002896 <HAL_PCD_EP_Transmit>
 800a466:	4603      	mov	r3, r0
 800a468:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a46a:	7dfb      	ldrb	r3, [r7, #23]
 800a46c:	4618      	mov	r0, r3
 800a46e:	f000 f853 	bl	800a518 <USBD_Get_USB_Status>
 800a472:	4603      	mov	r3, r0
 800a474:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a476:	7dbb      	ldrb	r3, [r7, #22]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3718      	adds	r7, #24
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af00      	add	r7, sp, #0
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	607a      	str	r2, [r7, #4]
 800a48a:	603b      	str	r3, [r7, #0]
 800a48c:	460b      	mov	r3, r1
 800a48e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a490:	2300      	movs	r3, #0
 800a492:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a494:	2300      	movs	r3, #0
 800a496:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a49e:	7af9      	ldrb	r1, [r7, #11]
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	f7f8 f9a4 	bl	80027f0 <HAL_PCD_EP_Receive>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4ac:	7dfb      	ldrb	r3, [r7, #23]
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f000 f832 	bl	800a518 <USBD_Get_USB_Status>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a4b8:	7dbb      	ldrb	r3, [r7, #22]
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3718      	adds	r7, #24
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}

0800a4c2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b082      	sub	sp, #8
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
 800a4ca:	460b      	mov	r3, r1
 800a4cc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4d4:	78fa      	ldrb	r2, [r7, #3]
 800a4d6:	4611      	mov	r1, r2
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f7f8 f9c4 	bl	8002866 <HAL_PCD_EP_GetRxCount>
 800a4de:	4603      	mov	r3, r0
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3708      	adds	r7, #8
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a4f0:	4b03      	ldr	r3, [pc, #12]	@ (800a500 <USBD_static_malloc+0x18>)
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	370c      	adds	r7, #12
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	24001e84 	.word	0x24001e84

0800a504 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800a50c:	bf00      	nop
 800a50e:	370c      	adds	r7, #12
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a518:	b480      	push	{r7}
 800a51a:	b085      	sub	sp, #20
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	4603      	mov	r3, r0
 800a520:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a522:	2300      	movs	r3, #0
 800a524:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a526:	79fb      	ldrb	r3, [r7, #7]
 800a528:	2b03      	cmp	r3, #3
 800a52a:	d817      	bhi.n	800a55c <USBD_Get_USB_Status+0x44>
 800a52c:	a201      	add	r2, pc, #4	@ (adr r2, 800a534 <USBD_Get_USB_Status+0x1c>)
 800a52e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a532:	bf00      	nop
 800a534:	0800a545 	.word	0x0800a545
 800a538:	0800a54b 	.word	0x0800a54b
 800a53c:	0800a551 	.word	0x0800a551
 800a540:	0800a557 	.word	0x0800a557
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a544:	2300      	movs	r3, #0
 800a546:	73fb      	strb	r3, [r7, #15]
    break;
 800a548:	e00b      	b.n	800a562 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a54a:	2303      	movs	r3, #3
 800a54c:	73fb      	strb	r3, [r7, #15]
    break;
 800a54e:	e008      	b.n	800a562 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a550:	2301      	movs	r3, #1
 800a552:	73fb      	strb	r3, [r7, #15]
    break;
 800a554:	e005      	b.n	800a562 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a556:	2303      	movs	r3, #3
 800a558:	73fb      	strb	r3, [r7, #15]
    break;
 800a55a:	e002      	b.n	800a562 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a55c:	2303      	movs	r3, #3
 800a55e:	73fb      	strb	r3, [r7, #15]
    break;
 800a560:	bf00      	nop
  }
  return usb_status;
 800a562:	7bfb      	ldrb	r3, [r7, #15]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3714      	adds	r7, #20
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr

0800a570 <std>:
 800a570:	2300      	movs	r3, #0
 800a572:	b510      	push	{r4, lr}
 800a574:	4604      	mov	r4, r0
 800a576:	e9c0 3300 	strd	r3, r3, [r0]
 800a57a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a57e:	6083      	str	r3, [r0, #8]
 800a580:	8181      	strh	r1, [r0, #12]
 800a582:	6643      	str	r3, [r0, #100]	@ 0x64
 800a584:	81c2      	strh	r2, [r0, #14]
 800a586:	6183      	str	r3, [r0, #24]
 800a588:	4619      	mov	r1, r3
 800a58a:	2208      	movs	r2, #8
 800a58c:	305c      	adds	r0, #92	@ 0x5c
 800a58e:	f000 f8c3 	bl	800a718 <memset>
 800a592:	4b0d      	ldr	r3, [pc, #52]	@ (800a5c8 <std+0x58>)
 800a594:	6263      	str	r3, [r4, #36]	@ 0x24
 800a596:	4b0d      	ldr	r3, [pc, #52]	@ (800a5cc <std+0x5c>)
 800a598:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a59a:	4b0d      	ldr	r3, [pc, #52]	@ (800a5d0 <std+0x60>)
 800a59c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a59e:	4b0d      	ldr	r3, [pc, #52]	@ (800a5d4 <std+0x64>)
 800a5a0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a5d8 <std+0x68>)
 800a5a4:	6224      	str	r4, [r4, #32]
 800a5a6:	429c      	cmp	r4, r3
 800a5a8:	d006      	beq.n	800a5b8 <std+0x48>
 800a5aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5ae:	4294      	cmp	r4, r2
 800a5b0:	d002      	beq.n	800a5b8 <std+0x48>
 800a5b2:	33d0      	adds	r3, #208	@ 0xd0
 800a5b4:	429c      	cmp	r4, r3
 800a5b6:	d105      	bne.n	800a5c4 <std+0x54>
 800a5b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5c0:	f000 b8dc 	b.w	800a77c <__retarget_lock_init_recursive>
 800a5c4:	bd10      	pop	{r4, pc}
 800a5c6:	bf00      	nop
 800a5c8:	0800afd1 	.word	0x0800afd1
 800a5cc:	0800aff3 	.word	0x0800aff3
 800a5d0:	0800b02b 	.word	0x0800b02b
 800a5d4:	0800b04f 	.word	0x0800b04f
 800a5d8:	240020a4 	.word	0x240020a4

0800a5dc <stdio_exit_handler>:
 800a5dc:	4a02      	ldr	r2, [pc, #8]	@ (800a5e8 <stdio_exit_handler+0xc>)
 800a5de:	4903      	ldr	r1, [pc, #12]	@ (800a5ec <stdio_exit_handler+0x10>)
 800a5e0:	4803      	ldr	r0, [pc, #12]	@ (800a5f0 <stdio_exit_handler+0x14>)
 800a5e2:	f000 b869 	b.w	800a6b8 <_fwalk_sglue>
 800a5e6:	bf00      	nop
 800a5e8:	24000104 	.word	0x24000104
 800a5ec:	0800af69 	.word	0x0800af69
 800a5f0:	24000114 	.word	0x24000114

0800a5f4 <cleanup_stdio>:
 800a5f4:	6841      	ldr	r1, [r0, #4]
 800a5f6:	4b0c      	ldr	r3, [pc, #48]	@ (800a628 <cleanup_stdio+0x34>)
 800a5f8:	4299      	cmp	r1, r3
 800a5fa:	b510      	push	{r4, lr}
 800a5fc:	4604      	mov	r4, r0
 800a5fe:	d001      	beq.n	800a604 <cleanup_stdio+0x10>
 800a600:	f000 fcb2 	bl	800af68 <_fflush_r>
 800a604:	68a1      	ldr	r1, [r4, #8]
 800a606:	4b09      	ldr	r3, [pc, #36]	@ (800a62c <cleanup_stdio+0x38>)
 800a608:	4299      	cmp	r1, r3
 800a60a:	d002      	beq.n	800a612 <cleanup_stdio+0x1e>
 800a60c:	4620      	mov	r0, r4
 800a60e:	f000 fcab 	bl	800af68 <_fflush_r>
 800a612:	68e1      	ldr	r1, [r4, #12]
 800a614:	4b06      	ldr	r3, [pc, #24]	@ (800a630 <cleanup_stdio+0x3c>)
 800a616:	4299      	cmp	r1, r3
 800a618:	d004      	beq.n	800a624 <cleanup_stdio+0x30>
 800a61a:	4620      	mov	r0, r4
 800a61c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a620:	f000 bca2 	b.w	800af68 <_fflush_r>
 800a624:	bd10      	pop	{r4, pc}
 800a626:	bf00      	nop
 800a628:	240020a4 	.word	0x240020a4
 800a62c:	2400210c 	.word	0x2400210c
 800a630:	24002174 	.word	0x24002174

0800a634 <global_stdio_init.part.0>:
 800a634:	b510      	push	{r4, lr}
 800a636:	4b0b      	ldr	r3, [pc, #44]	@ (800a664 <global_stdio_init.part.0+0x30>)
 800a638:	4c0b      	ldr	r4, [pc, #44]	@ (800a668 <global_stdio_init.part.0+0x34>)
 800a63a:	4a0c      	ldr	r2, [pc, #48]	@ (800a66c <global_stdio_init.part.0+0x38>)
 800a63c:	601a      	str	r2, [r3, #0]
 800a63e:	4620      	mov	r0, r4
 800a640:	2200      	movs	r2, #0
 800a642:	2104      	movs	r1, #4
 800a644:	f7ff ff94 	bl	800a570 <std>
 800a648:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a64c:	2201      	movs	r2, #1
 800a64e:	2109      	movs	r1, #9
 800a650:	f7ff ff8e 	bl	800a570 <std>
 800a654:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a658:	2202      	movs	r2, #2
 800a65a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a65e:	2112      	movs	r1, #18
 800a660:	f7ff bf86 	b.w	800a570 <std>
 800a664:	240021dc 	.word	0x240021dc
 800a668:	240020a4 	.word	0x240020a4
 800a66c:	0800a5dd 	.word	0x0800a5dd

0800a670 <__sfp_lock_acquire>:
 800a670:	4801      	ldr	r0, [pc, #4]	@ (800a678 <__sfp_lock_acquire+0x8>)
 800a672:	f000 b884 	b.w	800a77e <__retarget_lock_acquire_recursive>
 800a676:	bf00      	nop
 800a678:	240021e1 	.word	0x240021e1

0800a67c <__sfp_lock_release>:
 800a67c:	4801      	ldr	r0, [pc, #4]	@ (800a684 <__sfp_lock_release+0x8>)
 800a67e:	f000 b87f 	b.w	800a780 <__retarget_lock_release_recursive>
 800a682:	bf00      	nop
 800a684:	240021e1 	.word	0x240021e1

0800a688 <__sinit>:
 800a688:	b510      	push	{r4, lr}
 800a68a:	4604      	mov	r4, r0
 800a68c:	f7ff fff0 	bl	800a670 <__sfp_lock_acquire>
 800a690:	6a23      	ldr	r3, [r4, #32]
 800a692:	b11b      	cbz	r3, 800a69c <__sinit+0x14>
 800a694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a698:	f7ff bff0 	b.w	800a67c <__sfp_lock_release>
 800a69c:	4b04      	ldr	r3, [pc, #16]	@ (800a6b0 <__sinit+0x28>)
 800a69e:	6223      	str	r3, [r4, #32]
 800a6a0:	4b04      	ldr	r3, [pc, #16]	@ (800a6b4 <__sinit+0x2c>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d1f5      	bne.n	800a694 <__sinit+0xc>
 800a6a8:	f7ff ffc4 	bl	800a634 <global_stdio_init.part.0>
 800a6ac:	e7f2      	b.n	800a694 <__sinit+0xc>
 800a6ae:	bf00      	nop
 800a6b0:	0800a5f5 	.word	0x0800a5f5
 800a6b4:	240021dc 	.word	0x240021dc

0800a6b8 <_fwalk_sglue>:
 800a6b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6bc:	4607      	mov	r7, r0
 800a6be:	4688      	mov	r8, r1
 800a6c0:	4614      	mov	r4, r2
 800a6c2:	2600      	movs	r6, #0
 800a6c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a6c8:	f1b9 0901 	subs.w	r9, r9, #1
 800a6cc:	d505      	bpl.n	800a6da <_fwalk_sglue+0x22>
 800a6ce:	6824      	ldr	r4, [r4, #0]
 800a6d0:	2c00      	cmp	r4, #0
 800a6d2:	d1f7      	bne.n	800a6c4 <_fwalk_sglue+0xc>
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6da:	89ab      	ldrh	r3, [r5, #12]
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	d907      	bls.n	800a6f0 <_fwalk_sglue+0x38>
 800a6e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	d003      	beq.n	800a6f0 <_fwalk_sglue+0x38>
 800a6e8:	4629      	mov	r1, r5
 800a6ea:	4638      	mov	r0, r7
 800a6ec:	47c0      	blx	r8
 800a6ee:	4306      	orrs	r6, r0
 800a6f0:	3568      	adds	r5, #104	@ 0x68
 800a6f2:	e7e9      	b.n	800a6c8 <_fwalk_sglue+0x10>

0800a6f4 <iprintf>:
 800a6f4:	b40f      	push	{r0, r1, r2, r3}
 800a6f6:	b507      	push	{r0, r1, r2, lr}
 800a6f8:	4906      	ldr	r1, [pc, #24]	@ (800a714 <iprintf+0x20>)
 800a6fa:	ab04      	add	r3, sp, #16
 800a6fc:	6808      	ldr	r0, [r1, #0]
 800a6fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a702:	6881      	ldr	r1, [r0, #8]
 800a704:	9301      	str	r3, [sp, #4]
 800a706:	f000 f865 	bl	800a7d4 <_vfiprintf_r>
 800a70a:	b003      	add	sp, #12
 800a70c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a710:	b004      	add	sp, #16
 800a712:	4770      	bx	lr
 800a714:	24000110 	.word	0x24000110

0800a718 <memset>:
 800a718:	4402      	add	r2, r0
 800a71a:	4603      	mov	r3, r0
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d100      	bne.n	800a722 <memset+0xa>
 800a720:	4770      	bx	lr
 800a722:	f803 1b01 	strb.w	r1, [r3], #1
 800a726:	e7f9      	b.n	800a71c <memset+0x4>

0800a728 <__errno>:
 800a728:	4b01      	ldr	r3, [pc, #4]	@ (800a730 <__errno+0x8>)
 800a72a:	6818      	ldr	r0, [r3, #0]
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	24000110 	.word	0x24000110

0800a734 <__libc_init_array>:
 800a734:	b570      	push	{r4, r5, r6, lr}
 800a736:	4d0d      	ldr	r5, [pc, #52]	@ (800a76c <__libc_init_array+0x38>)
 800a738:	4c0d      	ldr	r4, [pc, #52]	@ (800a770 <__libc_init_array+0x3c>)
 800a73a:	1b64      	subs	r4, r4, r5
 800a73c:	10a4      	asrs	r4, r4, #2
 800a73e:	2600      	movs	r6, #0
 800a740:	42a6      	cmp	r6, r4
 800a742:	d109      	bne.n	800a758 <__libc_init_array+0x24>
 800a744:	4d0b      	ldr	r5, [pc, #44]	@ (800a774 <__libc_init_array+0x40>)
 800a746:	4c0c      	ldr	r4, [pc, #48]	@ (800a778 <__libc_init_array+0x44>)
 800a748:	f000 fe3e 	bl	800b3c8 <_init>
 800a74c:	1b64      	subs	r4, r4, r5
 800a74e:	10a4      	asrs	r4, r4, #2
 800a750:	2600      	movs	r6, #0
 800a752:	42a6      	cmp	r6, r4
 800a754:	d105      	bne.n	800a762 <__libc_init_array+0x2e>
 800a756:	bd70      	pop	{r4, r5, r6, pc}
 800a758:	f855 3b04 	ldr.w	r3, [r5], #4
 800a75c:	4798      	blx	r3
 800a75e:	3601      	adds	r6, #1
 800a760:	e7ee      	b.n	800a740 <__libc_init_array+0xc>
 800a762:	f855 3b04 	ldr.w	r3, [r5], #4
 800a766:	4798      	blx	r3
 800a768:	3601      	adds	r6, #1
 800a76a:	e7f2      	b.n	800a752 <__libc_init_array+0x1e>
 800a76c:	0800b4c8 	.word	0x0800b4c8
 800a770:	0800b4c8 	.word	0x0800b4c8
 800a774:	0800b4c8 	.word	0x0800b4c8
 800a778:	0800b4cc 	.word	0x0800b4cc

0800a77c <__retarget_lock_init_recursive>:
 800a77c:	4770      	bx	lr

0800a77e <__retarget_lock_acquire_recursive>:
 800a77e:	4770      	bx	lr

0800a780 <__retarget_lock_release_recursive>:
 800a780:	4770      	bx	lr

0800a782 <__sfputc_r>:
 800a782:	6893      	ldr	r3, [r2, #8]
 800a784:	3b01      	subs	r3, #1
 800a786:	2b00      	cmp	r3, #0
 800a788:	b410      	push	{r4}
 800a78a:	6093      	str	r3, [r2, #8]
 800a78c:	da08      	bge.n	800a7a0 <__sfputc_r+0x1e>
 800a78e:	6994      	ldr	r4, [r2, #24]
 800a790:	42a3      	cmp	r3, r4
 800a792:	db01      	blt.n	800a798 <__sfputc_r+0x16>
 800a794:	290a      	cmp	r1, #10
 800a796:	d103      	bne.n	800a7a0 <__sfputc_r+0x1e>
 800a798:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a79c:	f000 bc5b 	b.w	800b056 <__swbuf_r>
 800a7a0:	6813      	ldr	r3, [r2, #0]
 800a7a2:	1c58      	adds	r0, r3, #1
 800a7a4:	6010      	str	r0, [r2, #0]
 800a7a6:	7019      	strb	r1, [r3, #0]
 800a7a8:	4608      	mov	r0, r1
 800a7aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7ae:	4770      	bx	lr

0800a7b0 <__sfputs_r>:
 800a7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7b2:	4606      	mov	r6, r0
 800a7b4:	460f      	mov	r7, r1
 800a7b6:	4614      	mov	r4, r2
 800a7b8:	18d5      	adds	r5, r2, r3
 800a7ba:	42ac      	cmp	r4, r5
 800a7bc:	d101      	bne.n	800a7c2 <__sfputs_r+0x12>
 800a7be:	2000      	movs	r0, #0
 800a7c0:	e007      	b.n	800a7d2 <__sfputs_r+0x22>
 800a7c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7c6:	463a      	mov	r2, r7
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	f7ff ffda 	bl	800a782 <__sfputc_r>
 800a7ce:	1c43      	adds	r3, r0, #1
 800a7d0:	d1f3      	bne.n	800a7ba <__sfputs_r+0xa>
 800a7d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a7d4 <_vfiprintf_r>:
 800a7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d8:	460d      	mov	r5, r1
 800a7da:	b09d      	sub	sp, #116	@ 0x74
 800a7dc:	4614      	mov	r4, r2
 800a7de:	4698      	mov	r8, r3
 800a7e0:	4606      	mov	r6, r0
 800a7e2:	b118      	cbz	r0, 800a7ec <_vfiprintf_r+0x18>
 800a7e4:	6a03      	ldr	r3, [r0, #32]
 800a7e6:	b90b      	cbnz	r3, 800a7ec <_vfiprintf_r+0x18>
 800a7e8:	f7ff ff4e 	bl	800a688 <__sinit>
 800a7ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7ee:	07d9      	lsls	r1, r3, #31
 800a7f0:	d405      	bmi.n	800a7fe <_vfiprintf_r+0x2a>
 800a7f2:	89ab      	ldrh	r3, [r5, #12]
 800a7f4:	059a      	lsls	r2, r3, #22
 800a7f6:	d402      	bmi.n	800a7fe <_vfiprintf_r+0x2a>
 800a7f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7fa:	f7ff ffc0 	bl	800a77e <__retarget_lock_acquire_recursive>
 800a7fe:	89ab      	ldrh	r3, [r5, #12]
 800a800:	071b      	lsls	r3, r3, #28
 800a802:	d501      	bpl.n	800a808 <_vfiprintf_r+0x34>
 800a804:	692b      	ldr	r3, [r5, #16]
 800a806:	b99b      	cbnz	r3, 800a830 <_vfiprintf_r+0x5c>
 800a808:	4629      	mov	r1, r5
 800a80a:	4630      	mov	r0, r6
 800a80c:	f000 fc62 	bl	800b0d4 <__swsetup_r>
 800a810:	b170      	cbz	r0, 800a830 <_vfiprintf_r+0x5c>
 800a812:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a814:	07dc      	lsls	r4, r3, #31
 800a816:	d504      	bpl.n	800a822 <_vfiprintf_r+0x4e>
 800a818:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a81c:	b01d      	add	sp, #116	@ 0x74
 800a81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a822:	89ab      	ldrh	r3, [r5, #12]
 800a824:	0598      	lsls	r0, r3, #22
 800a826:	d4f7      	bmi.n	800a818 <_vfiprintf_r+0x44>
 800a828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a82a:	f7ff ffa9 	bl	800a780 <__retarget_lock_release_recursive>
 800a82e:	e7f3      	b.n	800a818 <_vfiprintf_r+0x44>
 800a830:	2300      	movs	r3, #0
 800a832:	9309      	str	r3, [sp, #36]	@ 0x24
 800a834:	2320      	movs	r3, #32
 800a836:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a83a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a83e:	2330      	movs	r3, #48	@ 0x30
 800a840:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a9f0 <_vfiprintf_r+0x21c>
 800a844:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a848:	f04f 0901 	mov.w	r9, #1
 800a84c:	4623      	mov	r3, r4
 800a84e:	469a      	mov	sl, r3
 800a850:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a854:	b10a      	cbz	r2, 800a85a <_vfiprintf_r+0x86>
 800a856:	2a25      	cmp	r2, #37	@ 0x25
 800a858:	d1f9      	bne.n	800a84e <_vfiprintf_r+0x7a>
 800a85a:	ebba 0b04 	subs.w	fp, sl, r4
 800a85e:	d00b      	beq.n	800a878 <_vfiprintf_r+0xa4>
 800a860:	465b      	mov	r3, fp
 800a862:	4622      	mov	r2, r4
 800a864:	4629      	mov	r1, r5
 800a866:	4630      	mov	r0, r6
 800a868:	f7ff ffa2 	bl	800a7b0 <__sfputs_r>
 800a86c:	3001      	adds	r0, #1
 800a86e:	f000 80a7 	beq.w	800a9c0 <_vfiprintf_r+0x1ec>
 800a872:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a874:	445a      	add	r2, fp
 800a876:	9209      	str	r2, [sp, #36]	@ 0x24
 800a878:	f89a 3000 	ldrb.w	r3, [sl]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	f000 809f 	beq.w	800a9c0 <_vfiprintf_r+0x1ec>
 800a882:	2300      	movs	r3, #0
 800a884:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a88c:	f10a 0a01 	add.w	sl, sl, #1
 800a890:	9304      	str	r3, [sp, #16]
 800a892:	9307      	str	r3, [sp, #28]
 800a894:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a898:	931a      	str	r3, [sp, #104]	@ 0x68
 800a89a:	4654      	mov	r4, sl
 800a89c:	2205      	movs	r2, #5
 800a89e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8a2:	4853      	ldr	r0, [pc, #332]	@ (800a9f0 <_vfiprintf_r+0x21c>)
 800a8a4:	f7f5 fd34 	bl	8000310 <memchr>
 800a8a8:	9a04      	ldr	r2, [sp, #16]
 800a8aa:	b9d8      	cbnz	r0, 800a8e4 <_vfiprintf_r+0x110>
 800a8ac:	06d1      	lsls	r1, r2, #27
 800a8ae:	bf44      	itt	mi
 800a8b0:	2320      	movmi	r3, #32
 800a8b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8b6:	0713      	lsls	r3, r2, #28
 800a8b8:	bf44      	itt	mi
 800a8ba:	232b      	movmi	r3, #43	@ 0x2b
 800a8bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a8c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8c6:	d015      	beq.n	800a8f4 <_vfiprintf_r+0x120>
 800a8c8:	9a07      	ldr	r2, [sp, #28]
 800a8ca:	4654      	mov	r4, sl
 800a8cc:	2000      	movs	r0, #0
 800a8ce:	f04f 0c0a 	mov.w	ip, #10
 800a8d2:	4621      	mov	r1, r4
 800a8d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8d8:	3b30      	subs	r3, #48	@ 0x30
 800a8da:	2b09      	cmp	r3, #9
 800a8dc:	d94b      	bls.n	800a976 <_vfiprintf_r+0x1a2>
 800a8de:	b1b0      	cbz	r0, 800a90e <_vfiprintf_r+0x13a>
 800a8e0:	9207      	str	r2, [sp, #28]
 800a8e2:	e014      	b.n	800a90e <_vfiprintf_r+0x13a>
 800a8e4:	eba0 0308 	sub.w	r3, r0, r8
 800a8e8:	fa09 f303 	lsl.w	r3, r9, r3
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	9304      	str	r3, [sp, #16]
 800a8f0:	46a2      	mov	sl, r4
 800a8f2:	e7d2      	b.n	800a89a <_vfiprintf_r+0xc6>
 800a8f4:	9b03      	ldr	r3, [sp, #12]
 800a8f6:	1d19      	adds	r1, r3, #4
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	9103      	str	r1, [sp, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	bfbb      	ittet	lt
 800a900:	425b      	neglt	r3, r3
 800a902:	f042 0202 	orrlt.w	r2, r2, #2
 800a906:	9307      	strge	r3, [sp, #28]
 800a908:	9307      	strlt	r3, [sp, #28]
 800a90a:	bfb8      	it	lt
 800a90c:	9204      	strlt	r2, [sp, #16]
 800a90e:	7823      	ldrb	r3, [r4, #0]
 800a910:	2b2e      	cmp	r3, #46	@ 0x2e
 800a912:	d10a      	bne.n	800a92a <_vfiprintf_r+0x156>
 800a914:	7863      	ldrb	r3, [r4, #1]
 800a916:	2b2a      	cmp	r3, #42	@ 0x2a
 800a918:	d132      	bne.n	800a980 <_vfiprintf_r+0x1ac>
 800a91a:	9b03      	ldr	r3, [sp, #12]
 800a91c:	1d1a      	adds	r2, r3, #4
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	9203      	str	r2, [sp, #12]
 800a922:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a926:	3402      	adds	r4, #2
 800a928:	9305      	str	r3, [sp, #20]
 800a92a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa00 <_vfiprintf_r+0x22c>
 800a92e:	7821      	ldrb	r1, [r4, #0]
 800a930:	2203      	movs	r2, #3
 800a932:	4650      	mov	r0, sl
 800a934:	f7f5 fcec 	bl	8000310 <memchr>
 800a938:	b138      	cbz	r0, 800a94a <_vfiprintf_r+0x176>
 800a93a:	9b04      	ldr	r3, [sp, #16]
 800a93c:	eba0 000a 	sub.w	r0, r0, sl
 800a940:	2240      	movs	r2, #64	@ 0x40
 800a942:	4082      	lsls	r2, r0
 800a944:	4313      	orrs	r3, r2
 800a946:	3401      	adds	r4, #1
 800a948:	9304      	str	r3, [sp, #16]
 800a94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a94e:	4829      	ldr	r0, [pc, #164]	@ (800a9f4 <_vfiprintf_r+0x220>)
 800a950:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a954:	2206      	movs	r2, #6
 800a956:	f7f5 fcdb 	bl	8000310 <memchr>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	d03f      	beq.n	800a9de <_vfiprintf_r+0x20a>
 800a95e:	4b26      	ldr	r3, [pc, #152]	@ (800a9f8 <_vfiprintf_r+0x224>)
 800a960:	bb1b      	cbnz	r3, 800a9aa <_vfiprintf_r+0x1d6>
 800a962:	9b03      	ldr	r3, [sp, #12]
 800a964:	3307      	adds	r3, #7
 800a966:	f023 0307 	bic.w	r3, r3, #7
 800a96a:	3308      	adds	r3, #8
 800a96c:	9303      	str	r3, [sp, #12]
 800a96e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a970:	443b      	add	r3, r7
 800a972:	9309      	str	r3, [sp, #36]	@ 0x24
 800a974:	e76a      	b.n	800a84c <_vfiprintf_r+0x78>
 800a976:	fb0c 3202 	mla	r2, ip, r2, r3
 800a97a:	460c      	mov	r4, r1
 800a97c:	2001      	movs	r0, #1
 800a97e:	e7a8      	b.n	800a8d2 <_vfiprintf_r+0xfe>
 800a980:	2300      	movs	r3, #0
 800a982:	3401      	adds	r4, #1
 800a984:	9305      	str	r3, [sp, #20]
 800a986:	4619      	mov	r1, r3
 800a988:	f04f 0c0a 	mov.w	ip, #10
 800a98c:	4620      	mov	r0, r4
 800a98e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a992:	3a30      	subs	r2, #48	@ 0x30
 800a994:	2a09      	cmp	r2, #9
 800a996:	d903      	bls.n	800a9a0 <_vfiprintf_r+0x1cc>
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d0c6      	beq.n	800a92a <_vfiprintf_r+0x156>
 800a99c:	9105      	str	r1, [sp, #20]
 800a99e:	e7c4      	b.n	800a92a <_vfiprintf_r+0x156>
 800a9a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9a4:	4604      	mov	r4, r0
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e7f0      	b.n	800a98c <_vfiprintf_r+0x1b8>
 800a9aa:	ab03      	add	r3, sp, #12
 800a9ac:	9300      	str	r3, [sp, #0]
 800a9ae:	462a      	mov	r2, r5
 800a9b0:	4b12      	ldr	r3, [pc, #72]	@ (800a9fc <_vfiprintf_r+0x228>)
 800a9b2:	a904      	add	r1, sp, #16
 800a9b4:	4630      	mov	r0, r6
 800a9b6:	f3af 8000 	nop.w
 800a9ba:	4607      	mov	r7, r0
 800a9bc:	1c78      	adds	r0, r7, #1
 800a9be:	d1d6      	bne.n	800a96e <_vfiprintf_r+0x19a>
 800a9c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9c2:	07d9      	lsls	r1, r3, #31
 800a9c4:	d405      	bmi.n	800a9d2 <_vfiprintf_r+0x1fe>
 800a9c6:	89ab      	ldrh	r3, [r5, #12]
 800a9c8:	059a      	lsls	r2, r3, #22
 800a9ca:	d402      	bmi.n	800a9d2 <_vfiprintf_r+0x1fe>
 800a9cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9ce:	f7ff fed7 	bl	800a780 <__retarget_lock_release_recursive>
 800a9d2:	89ab      	ldrh	r3, [r5, #12]
 800a9d4:	065b      	lsls	r3, r3, #25
 800a9d6:	f53f af1f 	bmi.w	800a818 <_vfiprintf_r+0x44>
 800a9da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9dc:	e71e      	b.n	800a81c <_vfiprintf_r+0x48>
 800a9de:	ab03      	add	r3, sp, #12
 800a9e0:	9300      	str	r3, [sp, #0]
 800a9e2:	462a      	mov	r2, r5
 800a9e4:	4b05      	ldr	r3, [pc, #20]	@ (800a9fc <_vfiprintf_r+0x228>)
 800a9e6:	a904      	add	r1, sp, #16
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	f000 f91b 	bl	800ac24 <_printf_i>
 800a9ee:	e7e4      	b.n	800a9ba <_vfiprintf_r+0x1e6>
 800a9f0:	0800b48c 	.word	0x0800b48c
 800a9f4:	0800b496 	.word	0x0800b496
 800a9f8:	00000000 	.word	0x00000000
 800a9fc:	0800a7b1 	.word	0x0800a7b1
 800aa00:	0800b492 	.word	0x0800b492

0800aa04 <sbrk_aligned>:
 800aa04:	b570      	push	{r4, r5, r6, lr}
 800aa06:	4e0f      	ldr	r6, [pc, #60]	@ (800aa44 <sbrk_aligned+0x40>)
 800aa08:	460c      	mov	r4, r1
 800aa0a:	6831      	ldr	r1, [r6, #0]
 800aa0c:	4605      	mov	r5, r0
 800aa0e:	b911      	cbnz	r1, 800aa16 <sbrk_aligned+0x12>
 800aa10:	f000 fc4c 	bl	800b2ac <_sbrk_r>
 800aa14:	6030      	str	r0, [r6, #0]
 800aa16:	4621      	mov	r1, r4
 800aa18:	4628      	mov	r0, r5
 800aa1a:	f000 fc47 	bl	800b2ac <_sbrk_r>
 800aa1e:	1c43      	adds	r3, r0, #1
 800aa20:	d103      	bne.n	800aa2a <sbrk_aligned+0x26>
 800aa22:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800aa26:	4620      	mov	r0, r4
 800aa28:	bd70      	pop	{r4, r5, r6, pc}
 800aa2a:	1cc4      	adds	r4, r0, #3
 800aa2c:	f024 0403 	bic.w	r4, r4, #3
 800aa30:	42a0      	cmp	r0, r4
 800aa32:	d0f8      	beq.n	800aa26 <sbrk_aligned+0x22>
 800aa34:	1a21      	subs	r1, r4, r0
 800aa36:	4628      	mov	r0, r5
 800aa38:	f000 fc38 	bl	800b2ac <_sbrk_r>
 800aa3c:	3001      	adds	r0, #1
 800aa3e:	d1f2      	bne.n	800aa26 <sbrk_aligned+0x22>
 800aa40:	e7ef      	b.n	800aa22 <sbrk_aligned+0x1e>
 800aa42:	bf00      	nop
 800aa44:	240021e4 	.word	0x240021e4

0800aa48 <_malloc_r>:
 800aa48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa4c:	1ccd      	adds	r5, r1, #3
 800aa4e:	f025 0503 	bic.w	r5, r5, #3
 800aa52:	3508      	adds	r5, #8
 800aa54:	2d0c      	cmp	r5, #12
 800aa56:	bf38      	it	cc
 800aa58:	250c      	movcc	r5, #12
 800aa5a:	2d00      	cmp	r5, #0
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	db01      	blt.n	800aa64 <_malloc_r+0x1c>
 800aa60:	42a9      	cmp	r1, r5
 800aa62:	d904      	bls.n	800aa6e <_malloc_r+0x26>
 800aa64:	230c      	movs	r3, #12
 800aa66:	6033      	str	r3, [r6, #0]
 800aa68:	2000      	movs	r0, #0
 800aa6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab44 <_malloc_r+0xfc>
 800aa72:	f000 faa1 	bl	800afb8 <__malloc_lock>
 800aa76:	f8d8 3000 	ldr.w	r3, [r8]
 800aa7a:	461c      	mov	r4, r3
 800aa7c:	bb44      	cbnz	r4, 800aad0 <_malloc_r+0x88>
 800aa7e:	4629      	mov	r1, r5
 800aa80:	4630      	mov	r0, r6
 800aa82:	f7ff ffbf 	bl	800aa04 <sbrk_aligned>
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	4604      	mov	r4, r0
 800aa8a:	d158      	bne.n	800ab3e <_malloc_r+0xf6>
 800aa8c:	f8d8 4000 	ldr.w	r4, [r8]
 800aa90:	4627      	mov	r7, r4
 800aa92:	2f00      	cmp	r7, #0
 800aa94:	d143      	bne.n	800ab1e <_malloc_r+0xd6>
 800aa96:	2c00      	cmp	r4, #0
 800aa98:	d04b      	beq.n	800ab32 <_malloc_r+0xea>
 800aa9a:	6823      	ldr	r3, [r4, #0]
 800aa9c:	4639      	mov	r1, r7
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	eb04 0903 	add.w	r9, r4, r3
 800aaa4:	f000 fc02 	bl	800b2ac <_sbrk_r>
 800aaa8:	4581      	cmp	r9, r0
 800aaaa:	d142      	bne.n	800ab32 <_malloc_r+0xea>
 800aaac:	6821      	ldr	r1, [r4, #0]
 800aaae:	1a6d      	subs	r5, r5, r1
 800aab0:	4629      	mov	r1, r5
 800aab2:	4630      	mov	r0, r6
 800aab4:	f7ff ffa6 	bl	800aa04 <sbrk_aligned>
 800aab8:	3001      	adds	r0, #1
 800aaba:	d03a      	beq.n	800ab32 <_malloc_r+0xea>
 800aabc:	6823      	ldr	r3, [r4, #0]
 800aabe:	442b      	add	r3, r5
 800aac0:	6023      	str	r3, [r4, #0]
 800aac2:	f8d8 3000 	ldr.w	r3, [r8]
 800aac6:	685a      	ldr	r2, [r3, #4]
 800aac8:	bb62      	cbnz	r2, 800ab24 <_malloc_r+0xdc>
 800aaca:	f8c8 7000 	str.w	r7, [r8]
 800aace:	e00f      	b.n	800aaf0 <_malloc_r+0xa8>
 800aad0:	6822      	ldr	r2, [r4, #0]
 800aad2:	1b52      	subs	r2, r2, r5
 800aad4:	d420      	bmi.n	800ab18 <_malloc_r+0xd0>
 800aad6:	2a0b      	cmp	r2, #11
 800aad8:	d917      	bls.n	800ab0a <_malloc_r+0xc2>
 800aada:	1961      	adds	r1, r4, r5
 800aadc:	42a3      	cmp	r3, r4
 800aade:	6025      	str	r5, [r4, #0]
 800aae0:	bf18      	it	ne
 800aae2:	6059      	strne	r1, [r3, #4]
 800aae4:	6863      	ldr	r3, [r4, #4]
 800aae6:	bf08      	it	eq
 800aae8:	f8c8 1000 	streq.w	r1, [r8]
 800aaec:	5162      	str	r2, [r4, r5]
 800aaee:	604b      	str	r3, [r1, #4]
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	f000 fa67 	bl	800afc4 <__malloc_unlock>
 800aaf6:	f104 000b 	add.w	r0, r4, #11
 800aafa:	1d23      	adds	r3, r4, #4
 800aafc:	f020 0007 	bic.w	r0, r0, #7
 800ab00:	1ac2      	subs	r2, r0, r3
 800ab02:	bf1c      	itt	ne
 800ab04:	1a1b      	subne	r3, r3, r0
 800ab06:	50a3      	strne	r3, [r4, r2]
 800ab08:	e7af      	b.n	800aa6a <_malloc_r+0x22>
 800ab0a:	6862      	ldr	r2, [r4, #4]
 800ab0c:	42a3      	cmp	r3, r4
 800ab0e:	bf0c      	ite	eq
 800ab10:	f8c8 2000 	streq.w	r2, [r8]
 800ab14:	605a      	strne	r2, [r3, #4]
 800ab16:	e7eb      	b.n	800aaf0 <_malloc_r+0xa8>
 800ab18:	4623      	mov	r3, r4
 800ab1a:	6864      	ldr	r4, [r4, #4]
 800ab1c:	e7ae      	b.n	800aa7c <_malloc_r+0x34>
 800ab1e:	463c      	mov	r4, r7
 800ab20:	687f      	ldr	r7, [r7, #4]
 800ab22:	e7b6      	b.n	800aa92 <_malloc_r+0x4a>
 800ab24:	461a      	mov	r2, r3
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	42a3      	cmp	r3, r4
 800ab2a:	d1fb      	bne.n	800ab24 <_malloc_r+0xdc>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	6053      	str	r3, [r2, #4]
 800ab30:	e7de      	b.n	800aaf0 <_malloc_r+0xa8>
 800ab32:	230c      	movs	r3, #12
 800ab34:	6033      	str	r3, [r6, #0]
 800ab36:	4630      	mov	r0, r6
 800ab38:	f000 fa44 	bl	800afc4 <__malloc_unlock>
 800ab3c:	e794      	b.n	800aa68 <_malloc_r+0x20>
 800ab3e:	6005      	str	r5, [r0, #0]
 800ab40:	e7d6      	b.n	800aaf0 <_malloc_r+0xa8>
 800ab42:	bf00      	nop
 800ab44:	240021e8 	.word	0x240021e8

0800ab48 <_printf_common>:
 800ab48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab4c:	4616      	mov	r6, r2
 800ab4e:	4698      	mov	r8, r3
 800ab50:	688a      	ldr	r2, [r1, #8]
 800ab52:	690b      	ldr	r3, [r1, #16]
 800ab54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	bfb8      	it	lt
 800ab5c:	4613      	movlt	r3, r2
 800ab5e:	6033      	str	r3, [r6, #0]
 800ab60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ab64:	4607      	mov	r7, r0
 800ab66:	460c      	mov	r4, r1
 800ab68:	b10a      	cbz	r2, 800ab6e <_printf_common+0x26>
 800ab6a:	3301      	adds	r3, #1
 800ab6c:	6033      	str	r3, [r6, #0]
 800ab6e:	6823      	ldr	r3, [r4, #0]
 800ab70:	0699      	lsls	r1, r3, #26
 800ab72:	bf42      	ittt	mi
 800ab74:	6833      	ldrmi	r3, [r6, #0]
 800ab76:	3302      	addmi	r3, #2
 800ab78:	6033      	strmi	r3, [r6, #0]
 800ab7a:	6825      	ldr	r5, [r4, #0]
 800ab7c:	f015 0506 	ands.w	r5, r5, #6
 800ab80:	d106      	bne.n	800ab90 <_printf_common+0x48>
 800ab82:	f104 0a19 	add.w	sl, r4, #25
 800ab86:	68e3      	ldr	r3, [r4, #12]
 800ab88:	6832      	ldr	r2, [r6, #0]
 800ab8a:	1a9b      	subs	r3, r3, r2
 800ab8c:	42ab      	cmp	r3, r5
 800ab8e:	dc26      	bgt.n	800abde <_printf_common+0x96>
 800ab90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab94:	6822      	ldr	r2, [r4, #0]
 800ab96:	3b00      	subs	r3, #0
 800ab98:	bf18      	it	ne
 800ab9a:	2301      	movne	r3, #1
 800ab9c:	0692      	lsls	r2, r2, #26
 800ab9e:	d42b      	bmi.n	800abf8 <_printf_common+0xb0>
 800aba0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aba4:	4641      	mov	r1, r8
 800aba6:	4638      	mov	r0, r7
 800aba8:	47c8      	blx	r9
 800abaa:	3001      	adds	r0, #1
 800abac:	d01e      	beq.n	800abec <_printf_common+0xa4>
 800abae:	6823      	ldr	r3, [r4, #0]
 800abb0:	6922      	ldr	r2, [r4, #16]
 800abb2:	f003 0306 	and.w	r3, r3, #6
 800abb6:	2b04      	cmp	r3, #4
 800abb8:	bf02      	ittt	eq
 800abba:	68e5      	ldreq	r5, [r4, #12]
 800abbc:	6833      	ldreq	r3, [r6, #0]
 800abbe:	1aed      	subeq	r5, r5, r3
 800abc0:	68a3      	ldr	r3, [r4, #8]
 800abc2:	bf0c      	ite	eq
 800abc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abc8:	2500      	movne	r5, #0
 800abca:	4293      	cmp	r3, r2
 800abcc:	bfc4      	itt	gt
 800abce:	1a9b      	subgt	r3, r3, r2
 800abd0:	18ed      	addgt	r5, r5, r3
 800abd2:	2600      	movs	r6, #0
 800abd4:	341a      	adds	r4, #26
 800abd6:	42b5      	cmp	r5, r6
 800abd8:	d11a      	bne.n	800ac10 <_printf_common+0xc8>
 800abda:	2000      	movs	r0, #0
 800abdc:	e008      	b.n	800abf0 <_printf_common+0xa8>
 800abde:	2301      	movs	r3, #1
 800abe0:	4652      	mov	r2, sl
 800abe2:	4641      	mov	r1, r8
 800abe4:	4638      	mov	r0, r7
 800abe6:	47c8      	blx	r9
 800abe8:	3001      	adds	r0, #1
 800abea:	d103      	bne.n	800abf4 <_printf_common+0xac>
 800abec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf4:	3501      	adds	r5, #1
 800abf6:	e7c6      	b.n	800ab86 <_printf_common+0x3e>
 800abf8:	18e1      	adds	r1, r4, r3
 800abfa:	1c5a      	adds	r2, r3, #1
 800abfc:	2030      	movs	r0, #48	@ 0x30
 800abfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac02:	4422      	add	r2, r4
 800ac04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac0c:	3302      	adds	r3, #2
 800ac0e:	e7c7      	b.n	800aba0 <_printf_common+0x58>
 800ac10:	2301      	movs	r3, #1
 800ac12:	4622      	mov	r2, r4
 800ac14:	4641      	mov	r1, r8
 800ac16:	4638      	mov	r0, r7
 800ac18:	47c8      	blx	r9
 800ac1a:	3001      	adds	r0, #1
 800ac1c:	d0e6      	beq.n	800abec <_printf_common+0xa4>
 800ac1e:	3601      	adds	r6, #1
 800ac20:	e7d9      	b.n	800abd6 <_printf_common+0x8e>
	...

0800ac24 <_printf_i>:
 800ac24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac28:	7e0f      	ldrb	r7, [r1, #24]
 800ac2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac2c:	2f78      	cmp	r7, #120	@ 0x78
 800ac2e:	4691      	mov	r9, r2
 800ac30:	4680      	mov	r8, r0
 800ac32:	460c      	mov	r4, r1
 800ac34:	469a      	mov	sl, r3
 800ac36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac3a:	d807      	bhi.n	800ac4c <_printf_i+0x28>
 800ac3c:	2f62      	cmp	r7, #98	@ 0x62
 800ac3e:	d80a      	bhi.n	800ac56 <_printf_i+0x32>
 800ac40:	2f00      	cmp	r7, #0
 800ac42:	f000 80d1 	beq.w	800ade8 <_printf_i+0x1c4>
 800ac46:	2f58      	cmp	r7, #88	@ 0x58
 800ac48:	f000 80b8 	beq.w	800adbc <_printf_i+0x198>
 800ac4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ac54:	e03a      	b.n	800accc <_printf_i+0xa8>
 800ac56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ac5a:	2b15      	cmp	r3, #21
 800ac5c:	d8f6      	bhi.n	800ac4c <_printf_i+0x28>
 800ac5e:	a101      	add	r1, pc, #4	@ (adr r1, 800ac64 <_printf_i+0x40>)
 800ac60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac64:	0800acbd 	.word	0x0800acbd
 800ac68:	0800acd1 	.word	0x0800acd1
 800ac6c:	0800ac4d 	.word	0x0800ac4d
 800ac70:	0800ac4d 	.word	0x0800ac4d
 800ac74:	0800ac4d 	.word	0x0800ac4d
 800ac78:	0800ac4d 	.word	0x0800ac4d
 800ac7c:	0800acd1 	.word	0x0800acd1
 800ac80:	0800ac4d 	.word	0x0800ac4d
 800ac84:	0800ac4d 	.word	0x0800ac4d
 800ac88:	0800ac4d 	.word	0x0800ac4d
 800ac8c:	0800ac4d 	.word	0x0800ac4d
 800ac90:	0800adcf 	.word	0x0800adcf
 800ac94:	0800acfb 	.word	0x0800acfb
 800ac98:	0800ad89 	.word	0x0800ad89
 800ac9c:	0800ac4d 	.word	0x0800ac4d
 800aca0:	0800ac4d 	.word	0x0800ac4d
 800aca4:	0800adf1 	.word	0x0800adf1
 800aca8:	0800ac4d 	.word	0x0800ac4d
 800acac:	0800acfb 	.word	0x0800acfb
 800acb0:	0800ac4d 	.word	0x0800ac4d
 800acb4:	0800ac4d 	.word	0x0800ac4d
 800acb8:	0800ad91 	.word	0x0800ad91
 800acbc:	6833      	ldr	r3, [r6, #0]
 800acbe:	1d1a      	adds	r2, r3, #4
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	6032      	str	r2, [r6, #0]
 800acc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800accc:	2301      	movs	r3, #1
 800acce:	e09c      	b.n	800ae0a <_printf_i+0x1e6>
 800acd0:	6833      	ldr	r3, [r6, #0]
 800acd2:	6820      	ldr	r0, [r4, #0]
 800acd4:	1d19      	adds	r1, r3, #4
 800acd6:	6031      	str	r1, [r6, #0]
 800acd8:	0606      	lsls	r6, r0, #24
 800acda:	d501      	bpl.n	800ace0 <_printf_i+0xbc>
 800acdc:	681d      	ldr	r5, [r3, #0]
 800acde:	e003      	b.n	800ace8 <_printf_i+0xc4>
 800ace0:	0645      	lsls	r5, r0, #25
 800ace2:	d5fb      	bpl.n	800acdc <_printf_i+0xb8>
 800ace4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ace8:	2d00      	cmp	r5, #0
 800acea:	da03      	bge.n	800acf4 <_printf_i+0xd0>
 800acec:	232d      	movs	r3, #45	@ 0x2d
 800acee:	426d      	negs	r5, r5
 800acf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acf4:	4858      	ldr	r0, [pc, #352]	@ (800ae58 <_printf_i+0x234>)
 800acf6:	230a      	movs	r3, #10
 800acf8:	e011      	b.n	800ad1e <_printf_i+0xfa>
 800acfa:	6821      	ldr	r1, [r4, #0]
 800acfc:	6833      	ldr	r3, [r6, #0]
 800acfe:	0608      	lsls	r0, r1, #24
 800ad00:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad04:	d402      	bmi.n	800ad0c <_printf_i+0xe8>
 800ad06:	0649      	lsls	r1, r1, #25
 800ad08:	bf48      	it	mi
 800ad0a:	b2ad      	uxthmi	r5, r5
 800ad0c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad0e:	4852      	ldr	r0, [pc, #328]	@ (800ae58 <_printf_i+0x234>)
 800ad10:	6033      	str	r3, [r6, #0]
 800ad12:	bf14      	ite	ne
 800ad14:	230a      	movne	r3, #10
 800ad16:	2308      	moveq	r3, #8
 800ad18:	2100      	movs	r1, #0
 800ad1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad1e:	6866      	ldr	r6, [r4, #4]
 800ad20:	60a6      	str	r6, [r4, #8]
 800ad22:	2e00      	cmp	r6, #0
 800ad24:	db05      	blt.n	800ad32 <_printf_i+0x10e>
 800ad26:	6821      	ldr	r1, [r4, #0]
 800ad28:	432e      	orrs	r6, r5
 800ad2a:	f021 0104 	bic.w	r1, r1, #4
 800ad2e:	6021      	str	r1, [r4, #0]
 800ad30:	d04b      	beq.n	800adca <_printf_i+0x1a6>
 800ad32:	4616      	mov	r6, r2
 800ad34:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad38:	fb03 5711 	mls	r7, r3, r1, r5
 800ad3c:	5dc7      	ldrb	r7, [r0, r7]
 800ad3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad42:	462f      	mov	r7, r5
 800ad44:	42bb      	cmp	r3, r7
 800ad46:	460d      	mov	r5, r1
 800ad48:	d9f4      	bls.n	800ad34 <_printf_i+0x110>
 800ad4a:	2b08      	cmp	r3, #8
 800ad4c:	d10b      	bne.n	800ad66 <_printf_i+0x142>
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	07df      	lsls	r7, r3, #31
 800ad52:	d508      	bpl.n	800ad66 <_printf_i+0x142>
 800ad54:	6923      	ldr	r3, [r4, #16]
 800ad56:	6861      	ldr	r1, [r4, #4]
 800ad58:	4299      	cmp	r1, r3
 800ad5a:	bfde      	ittt	le
 800ad5c:	2330      	movle	r3, #48	@ 0x30
 800ad5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ad62:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ad66:	1b92      	subs	r2, r2, r6
 800ad68:	6122      	str	r2, [r4, #16]
 800ad6a:	f8cd a000 	str.w	sl, [sp]
 800ad6e:	464b      	mov	r3, r9
 800ad70:	aa03      	add	r2, sp, #12
 800ad72:	4621      	mov	r1, r4
 800ad74:	4640      	mov	r0, r8
 800ad76:	f7ff fee7 	bl	800ab48 <_printf_common>
 800ad7a:	3001      	adds	r0, #1
 800ad7c:	d14a      	bne.n	800ae14 <_printf_i+0x1f0>
 800ad7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad82:	b004      	add	sp, #16
 800ad84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	f043 0320 	orr.w	r3, r3, #32
 800ad8e:	6023      	str	r3, [r4, #0]
 800ad90:	4832      	ldr	r0, [pc, #200]	@ (800ae5c <_printf_i+0x238>)
 800ad92:	2778      	movs	r7, #120	@ 0x78
 800ad94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	6831      	ldr	r1, [r6, #0]
 800ad9c:	061f      	lsls	r7, r3, #24
 800ad9e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ada2:	d402      	bmi.n	800adaa <_printf_i+0x186>
 800ada4:	065f      	lsls	r7, r3, #25
 800ada6:	bf48      	it	mi
 800ada8:	b2ad      	uxthmi	r5, r5
 800adaa:	6031      	str	r1, [r6, #0]
 800adac:	07d9      	lsls	r1, r3, #31
 800adae:	bf44      	itt	mi
 800adb0:	f043 0320 	orrmi.w	r3, r3, #32
 800adb4:	6023      	strmi	r3, [r4, #0]
 800adb6:	b11d      	cbz	r5, 800adc0 <_printf_i+0x19c>
 800adb8:	2310      	movs	r3, #16
 800adba:	e7ad      	b.n	800ad18 <_printf_i+0xf4>
 800adbc:	4826      	ldr	r0, [pc, #152]	@ (800ae58 <_printf_i+0x234>)
 800adbe:	e7e9      	b.n	800ad94 <_printf_i+0x170>
 800adc0:	6823      	ldr	r3, [r4, #0]
 800adc2:	f023 0320 	bic.w	r3, r3, #32
 800adc6:	6023      	str	r3, [r4, #0]
 800adc8:	e7f6      	b.n	800adb8 <_printf_i+0x194>
 800adca:	4616      	mov	r6, r2
 800adcc:	e7bd      	b.n	800ad4a <_printf_i+0x126>
 800adce:	6833      	ldr	r3, [r6, #0]
 800add0:	6825      	ldr	r5, [r4, #0]
 800add2:	6961      	ldr	r1, [r4, #20]
 800add4:	1d18      	adds	r0, r3, #4
 800add6:	6030      	str	r0, [r6, #0]
 800add8:	062e      	lsls	r6, r5, #24
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	d501      	bpl.n	800ade2 <_printf_i+0x1be>
 800adde:	6019      	str	r1, [r3, #0]
 800ade0:	e002      	b.n	800ade8 <_printf_i+0x1c4>
 800ade2:	0668      	lsls	r0, r5, #25
 800ade4:	d5fb      	bpl.n	800adde <_printf_i+0x1ba>
 800ade6:	8019      	strh	r1, [r3, #0]
 800ade8:	2300      	movs	r3, #0
 800adea:	6123      	str	r3, [r4, #16]
 800adec:	4616      	mov	r6, r2
 800adee:	e7bc      	b.n	800ad6a <_printf_i+0x146>
 800adf0:	6833      	ldr	r3, [r6, #0]
 800adf2:	1d1a      	adds	r2, r3, #4
 800adf4:	6032      	str	r2, [r6, #0]
 800adf6:	681e      	ldr	r6, [r3, #0]
 800adf8:	6862      	ldr	r2, [r4, #4]
 800adfa:	2100      	movs	r1, #0
 800adfc:	4630      	mov	r0, r6
 800adfe:	f7f5 fa87 	bl	8000310 <memchr>
 800ae02:	b108      	cbz	r0, 800ae08 <_printf_i+0x1e4>
 800ae04:	1b80      	subs	r0, r0, r6
 800ae06:	6060      	str	r0, [r4, #4]
 800ae08:	6863      	ldr	r3, [r4, #4]
 800ae0a:	6123      	str	r3, [r4, #16]
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae12:	e7aa      	b.n	800ad6a <_printf_i+0x146>
 800ae14:	6923      	ldr	r3, [r4, #16]
 800ae16:	4632      	mov	r2, r6
 800ae18:	4649      	mov	r1, r9
 800ae1a:	4640      	mov	r0, r8
 800ae1c:	47d0      	blx	sl
 800ae1e:	3001      	adds	r0, #1
 800ae20:	d0ad      	beq.n	800ad7e <_printf_i+0x15a>
 800ae22:	6823      	ldr	r3, [r4, #0]
 800ae24:	079b      	lsls	r3, r3, #30
 800ae26:	d413      	bmi.n	800ae50 <_printf_i+0x22c>
 800ae28:	68e0      	ldr	r0, [r4, #12]
 800ae2a:	9b03      	ldr	r3, [sp, #12]
 800ae2c:	4298      	cmp	r0, r3
 800ae2e:	bfb8      	it	lt
 800ae30:	4618      	movlt	r0, r3
 800ae32:	e7a6      	b.n	800ad82 <_printf_i+0x15e>
 800ae34:	2301      	movs	r3, #1
 800ae36:	4632      	mov	r2, r6
 800ae38:	4649      	mov	r1, r9
 800ae3a:	4640      	mov	r0, r8
 800ae3c:	47d0      	blx	sl
 800ae3e:	3001      	adds	r0, #1
 800ae40:	d09d      	beq.n	800ad7e <_printf_i+0x15a>
 800ae42:	3501      	adds	r5, #1
 800ae44:	68e3      	ldr	r3, [r4, #12]
 800ae46:	9903      	ldr	r1, [sp, #12]
 800ae48:	1a5b      	subs	r3, r3, r1
 800ae4a:	42ab      	cmp	r3, r5
 800ae4c:	dcf2      	bgt.n	800ae34 <_printf_i+0x210>
 800ae4e:	e7eb      	b.n	800ae28 <_printf_i+0x204>
 800ae50:	2500      	movs	r5, #0
 800ae52:	f104 0619 	add.w	r6, r4, #25
 800ae56:	e7f5      	b.n	800ae44 <_printf_i+0x220>
 800ae58:	0800b49d 	.word	0x0800b49d
 800ae5c:	0800b4ae 	.word	0x0800b4ae

0800ae60 <__sflush_r>:
 800ae60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae68:	0716      	lsls	r6, r2, #28
 800ae6a:	4605      	mov	r5, r0
 800ae6c:	460c      	mov	r4, r1
 800ae6e:	d454      	bmi.n	800af1a <__sflush_r+0xba>
 800ae70:	684b      	ldr	r3, [r1, #4]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	dc02      	bgt.n	800ae7c <__sflush_r+0x1c>
 800ae76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	dd48      	ble.n	800af0e <__sflush_r+0xae>
 800ae7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae7e:	2e00      	cmp	r6, #0
 800ae80:	d045      	beq.n	800af0e <__sflush_r+0xae>
 800ae82:	2300      	movs	r3, #0
 800ae84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ae88:	682f      	ldr	r7, [r5, #0]
 800ae8a:	6a21      	ldr	r1, [r4, #32]
 800ae8c:	602b      	str	r3, [r5, #0]
 800ae8e:	d030      	beq.n	800aef2 <__sflush_r+0x92>
 800ae90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ae92:	89a3      	ldrh	r3, [r4, #12]
 800ae94:	0759      	lsls	r1, r3, #29
 800ae96:	d505      	bpl.n	800aea4 <__sflush_r+0x44>
 800ae98:	6863      	ldr	r3, [r4, #4]
 800ae9a:	1ad2      	subs	r2, r2, r3
 800ae9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ae9e:	b10b      	cbz	r3, 800aea4 <__sflush_r+0x44>
 800aea0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aea2:	1ad2      	subs	r2, r2, r3
 800aea4:	2300      	movs	r3, #0
 800aea6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aea8:	6a21      	ldr	r1, [r4, #32]
 800aeaa:	4628      	mov	r0, r5
 800aeac:	47b0      	blx	r6
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	89a3      	ldrh	r3, [r4, #12]
 800aeb2:	d106      	bne.n	800aec2 <__sflush_r+0x62>
 800aeb4:	6829      	ldr	r1, [r5, #0]
 800aeb6:	291d      	cmp	r1, #29
 800aeb8:	d82b      	bhi.n	800af12 <__sflush_r+0xb2>
 800aeba:	4a2a      	ldr	r2, [pc, #168]	@ (800af64 <__sflush_r+0x104>)
 800aebc:	40ca      	lsrs	r2, r1
 800aebe:	07d6      	lsls	r6, r2, #31
 800aec0:	d527      	bpl.n	800af12 <__sflush_r+0xb2>
 800aec2:	2200      	movs	r2, #0
 800aec4:	6062      	str	r2, [r4, #4]
 800aec6:	04d9      	lsls	r1, r3, #19
 800aec8:	6922      	ldr	r2, [r4, #16]
 800aeca:	6022      	str	r2, [r4, #0]
 800aecc:	d504      	bpl.n	800aed8 <__sflush_r+0x78>
 800aece:	1c42      	adds	r2, r0, #1
 800aed0:	d101      	bne.n	800aed6 <__sflush_r+0x76>
 800aed2:	682b      	ldr	r3, [r5, #0]
 800aed4:	b903      	cbnz	r3, 800aed8 <__sflush_r+0x78>
 800aed6:	6560      	str	r0, [r4, #84]	@ 0x54
 800aed8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aeda:	602f      	str	r7, [r5, #0]
 800aedc:	b1b9      	cbz	r1, 800af0e <__sflush_r+0xae>
 800aede:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aee2:	4299      	cmp	r1, r3
 800aee4:	d002      	beq.n	800aeec <__sflush_r+0x8c>
 800aee6:	4628      	mov	r0, r5
 800aee8:	f000 fa24 	bl	800b334 <_free_r>
 800aeec:	2300      	movs	r3, #0
 800aeee:	6363      	str	r3, [r4, #52]	@ 0x34
 800aef0:	e00d      	b.n	800af0e <__sflush_r+0xae>
 800aef2:	2301      	movs	r3, #1
 800aef4:	4628      	mov	r0, r5
 800aef6:	47b0      	blx	r6
 800aef8:	4602      	mov	r2, r0
 800aefa:	1c50      	adds	r0, r2, #1
 800aefc:	d1c9      	bne.n	800ae92 <__sflush_r+0x32>
 800aefe:	682b      	ldr	r3, [r5, #0]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d0c6      	beq.n	800ae92 <__sflush_r+0x32>
 800af04:	2b1d      	cmp	r3, #29
 800af06:	d001      	beq.n	800af0c <__sflush_r+0xac>
 800af08:	2b16      	cmp	r3, #22
 800af0a:	d11e      	bne.n	800af4a <__sflush_r+0xea>
 800af0c:	602f      	str	r7, [r5, #0]
 800af0e:	2000      	movs	r0, #0
 800af10:	e022      	b.n	800af58 <__sflush_r+0xf8>
 800af12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af16:	b21b      	sxth	r3, r3
 800af18:	e01b      	b.n	800af52 <__sflush_r+0xf2>
 800af1a:	690f      	ldr	r7, [r1, #16]
 800af1c:	2f00      	cmp	r7, #0
 800af1e:	d0f6      	beq.n	800af0e <__sflush_r+0xae>
 800af20:	0793      	lsls	r3, r2, #30
 800af22:	680e      	ldr	r6, [r1, #0]
 800af24:	bf08      	it	eq
 800af26:	694b      	ldreq	r3, [r1, #20]
 800af28:	600f      	str	r7, [r1, #0]
 800af2a:	bf18      	it	ne
 800af2c:	2300      	movne	r3, #0
 800af2e:	eba6 0807 	sub.w	r8, r6, r7
 800af32:	608b      	str	r3, [r1, #8]
 800af34:	f1b8 0f00 	cmp.w	r8, #0
 800af38:	dde9      	ble.n	800af0e <__sflush_r+0xae>
 800af3a:	6a21      	ldr	r1, [r4, #32]
 800af3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af3e:	4643      	mov	r3, r8
 800af40:	463a      	mov	r2, r7
 800af42:	4628      	mov	r0, r5
 800af44:	47b0      	blx	r6
 800af46:	2800      	cmp	r0, #0
 800af48:	dc08      	bgt.n	800af5c <__sflush_r+0xfc>
 800af4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af52:	81a3      	strh	r3, [r4, #12]
 800af54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af5c:	4407      	add	r7, r0
 800af5e:	eba8 0800 	sub.w	r8, r8, r0
 800af62:	e7e7      	b.n	800af34 <__sflush_r+0xd4>
 800af64:	20400001 	.word	0x20400001

0800af68 <_fflush_r>:
 800af68:	b538      	push	{r3, r4, r5, lr}
 800af6a:	690b      	ldr	r3, [r1, #16]
 800af6c:	4605      	mov	r5, r0
 800af6e:	460c      	mov	r4, r1
 800af70:	b913      	cbnz	r3, 800af78 <_fflush_r+0x10>
 800af72:	2500      	movs	r5, #0
 800af74:	4628      	mov	r0, r5
 800af76:	bd38      	pop	{r3, r4, r5, pc}
 800af78:	b118      	cbz	r0, 800af82 <_fflush_r+0x1a>
 800af7a:	6a03      	ldr	r3, [r0, #32]
 800af7c:	b90b      	cbnz	r3, 800af82 <_fflush_r+0x1a>
 800af7e:	f7ff fb83 	bl	800a688 <__sinit>
 800af82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d0f3      	beq.n	800af72 <_fflush_r+0xa>
 800af8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800af8c:	07d0      	lsls	r0, r2, #31
 800af8e:	d404      	bmi.n	800af9a <_fflush_r+0x32>
 800af90:	0599      	lsls	r1, r3, #22
 800af92:	d402      	bmi.n	800af9a <_fflush_r+0x32>
 800af94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af96:	f7ff fbf2 	bl	800a77e <__retarget_lock_acquire_recursive>
 800af9a:	4628      	mov	r0, r5
 800af9c:	4621      	mov	r1, r4
 800af9e:	f7ff ff5f 	bl	800ae60 <__sflush_r>
 800afa2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800afa4:	07da      	lsls	r2, r3, #31
 800afa6:	4605      	mov	r5, r0
 800afa8:	d4e4      	bmi.n	800af74 <_fflush_r+0xc>
 800afaa:	89a3      	ldrh	r3, [r4, #12]
 800afac:	059b      	lsls	r3, r3, #22
 800afae:	d4e1      	bmi.n	800af74 <_fflush_r+0xc>
 800afb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afb2:	f7ff fbe5 	bl	800a780 <__retarget_lock_release_recursive>
 800afb6:	e7dd      	b.n	800af74 <_fflush_r+0xc>

0800afb8 <__malloc_lock>:
 800afb8:	4801      	ldr	r0, [pc, #4]	@ (800afc0 <__malloc_lock+0x8>)
 800afba:	f7ff bbe0 	b.w	800a77e <__retarget_lock_acquire_recursive>
 800afbe:	bf00      	nop
 800afc0:	240021e0 	.word	0x240021e0

0800afc4 <__malloc_unlock>:
 800afc4:	4801      	ldr	r0, [pc, #4]	@ (800afcc <__malloc_unlock+0x8>)
 800afc6:	f7ff bbdb 	b.w	800a780 <__retarget_lock_release_recursive>
 800afca:	bf00      	nop
 800afcc:	240021e0 	.word	0x240021e0

0800afd0 <__sread>:
 800afd0:	b510      	push	{r4, lr}
 800afd2:	460c      	mov	r4, r1
 800afd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afd8:	f000 f956 	bl	800b288 <_read_r>
 800afdc:	2800      	cmp	r0, #0
 800afde:	bfab      	itete	ge
 800afe0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800afe2:	89a3      	ldrhlt	r3, [r4, #12]
 800afe4:	181b      	addge	r3, r3, r0
 800afe6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800afea:	bfac      	ite	ge
 800afec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800afee:	81a3      	strhlt	r3, [r4, #12]
 800aff0:	bd10      	pop	{r4, pc}

0800aff2 <__swrite>:
 800aff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aff6:	461f      	mov	r7, r3
 800aff8:	898b      	ldrh	r3, [r1, #12]
 800affa:	05db      	lsls	r3, r3, #23
 800affc:	4605      	mov	r5, r0
 800affe:	460c      	mov	r4, r1
 800b000:	4616      	mov	r6, r2
 800b002:	d505      	bpl.n	800b010 <__swrite+0x1e>
 800b004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b008:	2302      	movs	r3, #2
 800b00a:	2200      	movs	r2, #0
 800b00c:	f000 f92a 	bl	800b264 <_lseek_r>
 800b010:	89a3      	ldrh	r3, [r4, #12]
 800b012:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b016:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b01a:	81a3      	strh	r3, [r4, #12]
 800b01c:	4632      	mov	r2, r6
 800b01e:	463b      	mov	r3, r7
 800b020:	4628      	mov	r0, r5
 800b022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b026:	f000 b951 	b.w	800b2cc <_write_r>

0800b02a <__sseek>:
 800b02a:	b510      	push	{r4, lr}
 800b02c:	460c      	mov	r4, r1
 800b02e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b032:	f000 f917 	bl	800b264 <_lseek_r>
 800b036:	1c43      	adds	r3, r0, #1
 800b038:	89a3      	ldrh	r3, [r4, #12]
 800b03a:	bf15      	itete	ne
 800b03c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b03e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b042:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b046:	81a3      	strheq	r3, [r4, #12]
 800b048:	bf18      	it	ne
 800b04a:	81a3      	strhne	r3, [r4, #12]
 800b04c:	bd10      	pop	{r4, pc}

0800b04e <__sclose>:
 800b04e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b052:	f000 b94d 	b.w	800b2f0 <_close_r>

0800b056 <__swbuf_r>:
 800b056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b058:	460e      	mov	r6, r1
 800b05a:	4614      	mov	r4, r2
 800b05c:	4605      	mov	r5, r0
 800b05e:	b118      	cbz	r0, 800b068 <__swbuf_r+0x12>
 800b060:	6a03      	ldr	r3, [r0, #32]
 800b062:	b90b      	cbnz	r3, 800b068 <__swbuf_r+0x12>
 800b064:	f7ff fb10 	bl	800a688 <__sinit>
 800b068:	69a3      	ldr	r3, [r4, #24]
 800b06a:	60a3      	str	r3, [r4, #8]
 800b06c:	89a3      	ldrh	r3, [r4, #12]
 800b06e:	071a      	lsls	r2, r3, #28
 800b070:	d501      	bpl.n	800b076 <__swbuf_r+0x20>
 800b072:	6923      	ldr	r3, [r4, #16]
 800b074:	b943      	cbnz	r3, 800b088 <__swbuf_r+0x32>
 800b076:	4621      	mov	r1, r4
 800b078:	4628      	mov	r0, r5
 800b07a:	f000 f82b 	bl	800b0d4 <__swsetup_r>
 800b07e:	b118      	cbz	r0, 800b088 <__swbuf_r+0x32>
 800b080:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b084:	4638      	mov	r0, r7
 800b086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b088:	6823      	ldr	r3, [r4, #0]
 800b08a:	6922      	ldr	r2, [r4, #16]
 800b08c:	1a98      	subs	r0, r3, r2
 800b08e:	6963      	ldr	r3, [r4, #20]
 800b090:	b2f6      	uxtb	r6, r6
 800b092:	4283      	cmp	r3, r0
 800b094:	4637      	mov	r7, r6
 800b096:	dc05      	bgt.n	800b0a4 <__swbuf_r+0x4e>
 800b098:	4621      	mov	r1, r4
 800b09a:	4628      	mov	r0, r5
 800b09c:	f7ff ff64 	bl	800af68 <_fflush_r>
 800b0a0:	2800      	cmp	r0, #0
 800b0a2:	d1ed      	bne.n	800b080 <__swbuf_r+0x2a>
 800b0a4:	68a3      	ldr	r3, [r4, #8]
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	60a3      	str	r3, [r4, #8]
 800b0aa:	6823      	ldr	r3, [r4, #0]
 800b0ac:	1c5a      	adds	r2, r3, #1
 800b0ae:	6022      	str	r2, [r4, #0]
 800b0b0:	701e      	strb	r6, [r3, #0]
 800b0b2:	6962      	ldr	r2, [r4, #20]
 800b0b4:	1c43      	adds	r3, r0, #1
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d004      	beq.n	800b0c4 <__swbuf_r+0x6e>
 800b0ba:	89a3      	ldrh	r3, [r4, #12]
 800b0bc:	07db      	lsls	r3, r3, #31
 800b0be:	d5e1      	bpl.n	800b084 <__swbuf_r+0x2e>
 800b0c0:	2e0a      	cmp	r6, #10
 800b0c2:	d1df      	bne.n	800b084 <__swbuf_r+0x2e>
 800b0c4:	4621      	mov	r1, r4
 800b0c6:	4628      	mov	r0, r5
 800b0c8:	f7ff ff4e 	bl	800af68 <_fflush_r>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	d0d9      	beq.n	800b084 <__swbuf_r+0x2e>
 800b0d0:	e7d6      	b.n	800b080 <__swbuf_r+0x2a>
	...

0800b0d4 <__swsetup_r>:
 800b0d4:	b538      	push	{r3, r4, r5, lr}
 800b0d6:	4b29      	ldr	r3, [pc, #164]	@ (800b17c <__swsetup_r+0xa8>)
 800b0d8:	4605      	mov	r5, r0
 800b0da:	6818      	ldr	r0, [r3, #0]
 800b0dc:	460c      	mov	r4, r1
 800b0de:	b118      	cbz	r0, 800b0e8 <__swsetup_r+0x14>
 800b0e0:	6a03      	ldr	r3, [r0, #32]
 800b0e2:	b90b      	cbnz	r3, 800b0e8 <__swsetup_r+0x14>
 800b0e4:	f7ff fad0 	bl	800a688 <__sinit>
 800b0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ec:	0719      	lsls	r1, r3, #28
 800b0ee:	d422      	bmi.n	800b136 <__swsetup_r+0x62>
 800b0f0:	06da      	lsls	r2, r3, #27
 800b0f2:	d407      	bmi.n	800b104 <__swsetup_r+0x30>
 800b0f4:	2209      	movs	r2, #9
 800b0f6:	602a      	str	r2, [r5, #0]
 800b0f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0fc:	81a3      	strh	r3, [r4, #12]
 800b0fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b102:	e033      	b.n	800b16c <__swsetup_r+0x98>
 800b104:	0758      	lsls	r0, r3, #29
 800b106:	d512      	bpl.n	800b12e <__swsetup_r+0x5a>
 800b108:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b10a:	b141      	cbz	r1, 800b11e <__swsetup_r+0x4a>
 800b10c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b110:	4299      	cmp	r1, r3
 800b112:	d002      	beq.n	800b11a <__swsetup_r+0x46>
 800b114:	4628      	mov	r0, r5
 800b116:	f000 f90d 	bl	800b334 <_free_r>
 800b11a:	2300      	movs	r3, #0
 800b11c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b11e:	89a3      	ldrh	r3, [r4, #12]
 800b120:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b124:	81a3      	strh	r3, [r4, #12]
 800b126:	2300      	movs	r3, #0
 800b128:	6063      	str	r3, [r4, #4]
 800b12a:	6923      	ldr	r3, [r4, #16]
 800b12c:	6023      	str	r3, [r4, #0]
 800b12e:	89a3      	ldrh	r3, [r4, #12]
 800b130:	f043 0308 	orr.w	r3, r3, #8
 800b134:	81a3      	strh	r3, [r4, #12]
 800b136:	6923      	ldr	r3, [r4, #16]
 800b138:	b94b      	cbnz	r3, 800b14e <__swsetup_r+0x7a>
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b144:	d003      	beq.n	800b14e <__swsetup_r+0x7a>
 800b146:	4621      	mov	r1, r4
 800b148:	4628      	mov	r0, r5
 800b14a:	f000 f83f 	bl	800b1cc <__smakebuf_r>
 800b14e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b152:	f013 0201 	ands.w	r2, r3, #1
 800b156:	d00a      	beq.n	800b16e <__swsetup_r+0x9a>
 800b158:	2200      	movs	r2, #0
 800b15a:	60a2      	str	r2, [r4, #8]
 800b15c:	6962      	ldr	r2, [r4, #20]
 800b15e:	4252      	negs	r2, r2
 800b160:	61a2      	str	r2, [r4, #24]
 800b162:	6922      	ldr	r2, [r4, #16]
 800b164:	b942      	cbnz	r2, 800b178 <__swsetup_r+0xa4>
 800b166:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b16a:	d1c5      	bne.n	800b0f8 <__swsetup_r+0x24>
 800b16c:	bd38      	pop	{r3, r4, r5, pc}
 800b16e:	0799      	lsls	r1, r3, #30
 800b170:	bf58      	it	pl
 800b172:	6962      	ldrpl	r2, [r4, #20]
 800b174:	60a2      	str	r2, [r4, #8]
 800b176:	e7f4      	b.n	800b162 <__swsetup_r+0x8e>
 800b178:	2000      	movs	r0, #0
 800b17a:	e7f7      	b.n	800b16c <__swsetup_r+0x98>
 800b17c:	24000110 	.word	0x24000110

0800b180 <__swhatbuf_r>:
 800b180:	b570      	push	{r4, r5, r6, lr}
 800b182:	460c      	mov	r4, r1
 800b184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b188:	2900      	cmp	r1, #0
 800b18a:	b096      	sub	sp, #88	@ 0x58
 800b18c:	4615      	mov	r5, r2
 800b18e:	461e      	mov	r6, r3
 800b190:	da0d      	bge.n	800b1ae <__swhatbuf_r+0x2e>
 800b192:	89a3      	ldrh	r3, [r4, #12]
 800b194:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b198:	f04f 0100 	mov.w	r1, #0
 800b19c:	bf14      	ite	ne
 800b19e:	2340      	movne	r3, #64	@ 0x40
 800b1a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	6031      	str	r1, [r6, #0]
 800b1a8:	602b      	str	r3, [r5, #0]
 800b1aa:	b016      	add	sp, #88	@ 0x58
 800b1ac:	bd70      	pop	{r4, r5, r6, pc}
 800b1ae:	466a      	mov	r2, sp
 800b1b0:	f000 f8ae 	bl	800b310 <_fstat_r>
 800b1b4:	2800      	cmp	r0, #0
 800b1b6:	dbec      	blt.n	800b192 <__swhatbuf_r+0x12>
 800b1b8:	9901      	ldr	r1, [sp, #4]
 800b1ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b1be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b1c2:	4259      	negs	r1, r3
 800b1c4:	4159      	adcs	r1, r3
 800b1c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1ca:	e7eb      	b.n	800b1a4 <__swhatbuf_r+0x24>

0800b1cc <__smakebuf_r>:
 800b1cc:	898b      	ldrh	r3, [r1, #12]
 800b1ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1d0:	079d      	lsls	r5, r3, #30
 800b1d2:	4606      	mov	r6, r0
 800b1d4:	460c      	mov	r4, r1
 800b1d6:	d507      	bpl.n	800b1e8 <__smakebuf_r+0x1c>
 800b1d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b1dc:	6023      	str	r3, [r4, #0]
 800b1de:	6123      	str	r3, [r4, #16]
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	6163      	str	r3, [r4, #20]
 800b1e4:	b003      	add	sp, #12
 800b1e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1e8:	ab01      	add	r3, sp, #4
 800b1ea:	466a      	mov	r2, sp
 800b1ec:	f7ff ffc8 	bl	800b180 <__swhatbuf_r>
 800b1f0:	9f00      	ldr	r7, [sp, #0]
 800b1f2:	4605      	mov	r5, r0
 800b1f4:	4639      	mov	r1, r7
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	f7ff fc26 	bl	800aa48 <_malloc_r>
 800b1fc:	b948      	cbnz	r0, 800b212 <__smakebuf_r+0x46>
 800b1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b202:	059a      	lsls	r2, r3, #22
 800b204:	d4ee      	bmi.n	800b1e4 <__smakebuf_r+0x18>
 800b206:	f023 0303 	bic.w	r3, r3, #3
 800b20a:	f043 0302 	orr.w	r3, r3, #2
 800b20e:	81a3      	strh	r3, [r4, #12]
 800b210:	e7e2      	b.n	800b1d8 <__smakebuf_r+0xc>
 800b212:	89a3      	ldrh	r3, [r4, #12]
 800b214:	6020      	str	r0, [r4, #0]
 800b216:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b21a:	81a3      	strh	r3, [r4, #12]
 800b21c:	9b01      	ldr	r3, [sp, #4]
 800b21e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b222:	b15b      	cbz	r3, 800b23c <__smakebuf_r+0x70>
 800b224:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b228:	4630      	mov	r0, r6
 800b22a:	f000 f80b 	bl	800b244 <_isatty_r>
 800b22e:	b128      	cbz	r0, 800b23c <__smakebuf_r+0x70>
 800b230:	89a3      	ldrh	r3, [r4, #12]
 800b232:	f023 0303 	bic.w	r3, r3, #3
 800b236:	f043 0301 	orr.w	r3, r3, #1
 800b23a:	81a3      	strh	r3, [r4, #12]
 800b23c:	89a3      	ldrh	r3, [r4, #12]
 800b23e:	431d      	orrs	r5, r3
 800b240:	81a5      	strh	r5, [r4, #12]
 800b242:	e7cf      	b.n	800b1e4 <__smakebuf_r+0x18>

0800b244 <_isatty_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4d06      	ldr	r5, [pc, #24]	@ (800b260 <_isatty_r+0x1c>)
 800b248:	2300      	movs	r3, #0
 800b24a:	4604      	mov	r4, r0
 800b24c:	4608      	mov	r0, r1
 800b24e:	602b      	str	r3, [r5, #0]
 800b250:	f7f5 fe51 	bl	8000ef6 <_isatty>
 800b254:	1c43      	adds	r3, r0, #1
 800b256:	d102      	bne.n	800b25e <_isatty_r+0x1a>
 800b258:	682b      	ldr	r3, [r5, #0]
 800b25a:	b103      	cbz	r3, 800b25e <_isatty_r+0x1a>
 800b25c:	6023      	str	r3, [r4, #0]
 800b25e:	bd38      	pop	{r3, r4, r5, pc}
 800b260:	240021ec 	.word	0x240021ec

0800b264 <_lseek_r>:
 800b264:	b538      	push	{r3, r4, r5, lr}
 800b266:	4d07      	ldr	r5, [pc, #28]	@ (800b284 <_lseek_r+0x20>)
 800b268:	4604      	mov	r4, r0
 800b26a:	4608      	mov	r0, r1
 800b26c:	4611      	mov	r1, r2
 800b26e:	2200      	movs	r2, #0
 800b270:	602a      	str	r2, [r5, #0]
 800b272:	461a      	mov	r2, r3
 800b274:	f7f5 fe4a 	bl	8000f0c <_lseek>
 800b278:	1c43      	adds	r3, r0, #1
 800b27a:	d102      	bne.n	800b282 <_lseek_r+0x1e>
 800b27c:	682b      	ldr	r3, [r5, #0]
 800b27e:	b103      	cbz	r3, 800b282 <_lseek_r+0x1e>
 800b280:	6023      	str	r3, [r4, #0]
 800b282:	bd38      	pop	{r3, r4, r5, pc}
 800b284:	240021ec 	.word	0x240021ec

0800b288 <_read_r>:
 800b288:	b538      	push	{r3, r4, r5, lr}
 800b28a:	4d07      	ldr	r5, [pc, #28]	@ (800b2a8 <_read_r+0x20>)
 800b28c:	4604      	mov	r4, r0
 800b28e:	4608      	mov	r0, r1
 800b290:	4611      	mov	r1, r2
 800b292:	2200      	movs	r2, #0
 800b294:	602a      	str	r2, [r5, #0]
 800b296:	461a      	mov	r2, r3
 800b298:	f7f5 fdd8 	bl	8000e4c <_read>
 800b29c:	1c43      	adds	r3, r0, #1
 800b29e:	d102      	bne.n	800b2a6 <_read_r+0x1e>
 800b2a0:	682b      	ldr	r3, [r5, #0]
 800b2a2:	b103      	cbz	r3, 800b2a6 <_read_r+0x1e>
 800b2a4:	6023      	str	r3, [r4, #0]
 800b2a6:	bd38      	pop	{r3, r4, r5, pc}
 800b2a8:	240021ec 	.word	0x240021ec

0800b2ac <_sbrk_r>:
 800b2ac:	b538      	push	{r3, r4, r5, lr}
 800b2ae:	4d06      	ldr	r5, [pc, #24]	@ (800b2c8 <_sbrk_r+0x1c>)
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	4604      	mov	r4, r0
 800b2b4:	4608      	mov	r0, r1
 800b2b6:	602b      	str	r3, [r5, #0]
 800b2b8:	f7f5 fe36 	bl	8000f28 <_sbrk>
 800b2bc:	1c43      	adds	r3, r0, #1
 800b2be:	d102      	bne.n	800b2c6 <_sbrk_r+0x1a>
 800b2c0:	682b      	ldr	r3, [r5, #0]
 800b2c2:	b103      	cbz	r3, 800b2c6 <_sbrk_r+0x1a>
 800b2c4:	6023      	str	r3, [r4, #0]
 800b2c6:	bd38      	pop	{r3, r4, r5, pc}
 800b2c8:	240021ec 	.word	0x240021ec

0800b2cc <_write_r>:
 800b2cc:	b538      	push	{r3, r4, r5, lr}
 800b2ce:	4d07      	ldr	r5, [pc, #28]	@ (800b2ec <_write_r+0x20>)
 800b2d0:	4604      	mov	r4, r0
 800b2d2:	4608      	mov	r0, r1
 800b2d4:	4611      	mov	r1, r2
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	602a      	str	r2, [r5, #0]
 800b2da:	461a      	mov	r2, r3
 800b2dc:	f7f5 fdd3 	bl	8000e86 <_write>
 800b2e0:	1c43      	adds	r3, r0, #1
 800b2e2:	d102      	bne.n	800b2ea <_write_r+0x1e>
 800b2e4:	682b      	ldr	r3, [r5, #0]
 800b2e6:	b103      	cbz	r3, 800b2ea <_write_r+0x1e>
 800b2e8:	6023      	str	r3, [r4, #0]
 800b2ea:	bd38      	pop	{r3, r4, r5, pc}
 800b2ec:	240021ec 	.word	0x240021ec

0800b2f0 <_close_r>:
 800b2f0:	b538      	push	{r3, r4, r5, lr}
 800b2f2:	4d06      	ldr	r5, [pc, #24]	@ (800b30c <_close_r+0x1c>)
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	4604      	mov	r4, r0
 800b2f8:	4608      	mov	r0, r1
 800b2fa:	602b      	str	r3, [r5, #0]
 800b2fc:	f7f5 fddf 	bl	8000ebe <_close>
 800b300:	1c43      	adds	r3, r0, #1
 800b302:	d102      	bne.n	800b30a <_close_r+0x1a>
 800b304:	682b      	ldr	r3, [r5, #0]
 800b306:	b103      	cbz	r3, 800b30a <_close_r+0x1a>
 800b308:	6023      	str	r3, [r4, #0]
 800b30a:	bd38      	pop	{r3, r4, r5, pc}
 800b30c:	240021ec 	.word	0x240021ec

0800b310 <_fstat_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	4d07      	ldr	r5, [pc, #28]	@ (800b330 <_fstat_r+0x20>)
 800b314:	2300      	movs	r3, #0
 800b316:	4604      	mov	r4, r0
 800b318:	4608      	mov	r0, r1
 800b31a:	4611      	mov	r1, r2
 800b31c:	602b      	str	r3, [r5, #0]
 800b31e:	f7f5 fdda 	bl	8000ed6 <_fstat>
 800b322:	1c43      	adds	r3, r0, #1
 800b324:	d102      	bne.n	800b32c <_fstat_r+0x1c>
 800b326:	682b      	ldr	r3, [r5, #0]
 800b328:	b103      	cbz	r3, 800b32c <_fstat_r+0x1c>
 800b32a:	6023      	str	r3, [r4, #0]
 800b32c:	bd38      	pop	{r3, r4, r5, pc}
 800b32e:	bf00      	nop
 800b330:	240021ec 	.word	0x240021ec

0800b334 <_free_r>:
 800b334:	b538      	push	{r3, r4, r5, lr}
 800b336:	4605      	mov	r5, r0
 800b338:	2900      	cmp	r1, #0
 800b33a:	d041      	beq.n	800b3c0 <_free_r+0x8c>
 800b33c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b340:	1f0c      	subs	r4, r1, #4
 800b342:	2b00      	cmp	r3, #0
 800b344:	bfb8      	it	lt
 800b346:	18e4      	addlt	r4, r4, r3
 800b348:	f7ff fe36 	bl	800afb8 <__malloc_lock>
 800b34c:	4a1d      	ldr	r2, [pc, #116]	@ (800b3c4 <_free_r+0x90>)
 800b34e:	6813      	ldr	r3, [r2, #0]
 800b350:	b933      	cbnz	r3, 800b360 <_free_r+0x2c>
 800b352:	6063      	str	r3, [r4, #4]
 800b354:	6014      	str	r4, [r2, #0]
 800b356:	4628      	mov	r0, r5
 800b358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b35c:	f7ff be32 	b.w	800afc4 <__malloc_unlock>
 800b360:	42a3      	cmp	r3, r4
 800b362:	d908      	bls.n	800b376 <_free_r+0x42>
 800b364:	6820      	ldr	r0, [r4, #0]
 800b366:	1821      	adds	r1, r4, r0
 800b368:	428b      	cmp	r3, r1
 800b36a:	bf01      	itttt	eq
 800b36c:	6819      	ldreq	r1, [r3, #0]
 800b36e:	685b      	ldreq	r3, [r3, #4]
 800b370:	1809      	addeq	r1, r1, r0
 800b372:	6021      	streq	r1, [r4, #0]
 800b374:	e7ed      	b.n	800b352 <_free_r+0x1e>
 800b376:	461a      	mov	r2, r3
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	b10b      	cbz	r3, 800b380 <_free_r+0x4c>
 800b37c:	42a3      	cmp	r3, r4
 800b37e:	d9fa      	bls.n	800b376 <_free_r+0x42>
 800b380:	6811      	ldr	r1, [r2, #0]
 800b382:	1850      	adds	r0, r2, r1
 800b384:	42a0      	cmp	r0, r4
 800b386:	d10b      	bne.n	800b3a0 <_free_r+0x6c>
 800b388:	6820      	ldr	r0, [r4, #0]
 800b38a:	4401      	add	r1, r0
 800b38c:	1850      	adds	r0, r2, r1
 800b38e:	4283      	cmp	r3, r0
 800b390:	6011      	str	r1, [r2, #0]
 800b392:	d1e0      	bne.n	800b356 <_free_r+0x22>
 800b394:	6818      	ldr	r0, [r3, #0]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	6053      	str	r3, [r2, #4]
 800b39a:	4408      	add	r0, r1
 800b39c:	6010      	str	r0, [r2, #0]
 800b39e:	e7da      	b.n	800b356 <_free_r+0x22>
 800b3a0:	d902      	bls.n	800b3a8 <_free_r+0x74>
 800b3a2:	230c      	movs	r3, #12
 800b3a4:	602b      	str	r3, [r5, #0]
 800b3a6:	e7d6      	b.n	800b356 <_free_r+0x22>
 800b3a8:	6820      	ldr	r0, [r4, #0]
 800b3aa:	1821      	adds	r1, r4, r0
 800b3ac:	428b      	cmp	r3, r1
 800b3ae:	bf04      	itt	eq
 800b3b0:	6819      	ldreq	r1, [r3, #0]
 800b3b2:	685b      	ldreq	r3, [r3, #4]
 800b3b4:	6063      	str	r3, [r4, #4]
 800b3b6:	bf04      	itt	eq
 800b3b8:	1809      	addeq	r1, r1, r0
 800b3ba:	6021      	streq	r1, [r4, #0]
 800b3bc:	6054      	str	r4, [r2, #4]
 800b3be:	e7ca      	b.n	800b356 <_free_r+0x22>
 800b3c0:	bd38      	pop	{r3, r4, r5, pc}
 800b3c2:	bf00      	nop
 800b3c4:	240021e8 	.word	0x240021e8

0800b3c8 <_init>:
 800b3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ca:	bf00      	nop
 800b3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ce:	bc08      	pop	{r3}
 800b3d0:	469e      	mov	lr, r3
 800b3d2:	4770      	bx	lr

0800b3d4 <_fini>:
 800b3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d6:	bf00      	nop
 800b3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3da:	bc08      	pop	{r3}
 800b3dc:	469e      	mov	lr, r3
 800b3de:	4770      	bx	lr
