#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 14:58:31 2020
# Process ID: 8284
# Current directory: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.xpr
# Log file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/vivado.log
# Journal file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.xpr}
update_compile_order -fileset sources_1
create_bd_design "segment_b"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {2 253 -62} [get_bd_cells xup_inv_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a]
endgroup
set_property name D0 [get_bd_ports a_0]
set_property name D1 [get_bd_ports a_1]
create_bd_port -dir I D2
delete_bd_objs [get_bd_nets a_0_1]
delete_bd_objs [get_bd_nets a_1_1]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_inv_1/a]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_inv_0/a]
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
startgroup
make_bd_pins_external  [get_bd_pins xup_and3_0/y]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xup_and3_1/y]
endgroup
delete_bd_objs [get_bd_nets xup_and3_0_y]
delete_bd_objs [get_bd_ports y_0]
delete_bd_objs [get_bd_nets xup_and3_1_y]
delete_bd_objs [get_bd_ports y_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_or2_0/y]
endgroup
set_property name S [get_bd_ports y_0]
save_bd_design
close_bd_design [get_bd_designs segment_b]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
close_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -directory {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files} -ipstatic_source_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/questa} {riviera=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
launch_runs segment_b_xup_and3_0_0_synth_1
wait_on_run segment_b_xup_and3_0_0_synth_1
launch_runs segment_b_xup_and3_0_1_synth_1
wait_on_run segment_b_xup_and3_0_1_synth_1
launch_runs segment_b_xup_inv_0_0_synth_1
wait_on_run segment_b_xup_inv_0_0_synth_1
launch_runs segment_b_xup_inv_0_1_synth_1
wait_on_run segment_b_xup_inv_0_1_synth_1
launch_runs segment_b_xup_or2_0_0_synth_1
wait_on_run segment_b_xup_or2_0_0_synth_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
create_bd_port -dir I D3
save_bd_design
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
synth_design -rtl -name rtl_1
close_design
close_bd_design [get_bd_designs segment_b]
launch_simulation
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
close_bd_design [get_bd_designs segment_b]
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
synth_design -rtl -name rtl_1
close_design
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Output_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
create_bd_port -dir O X
connect_bd_net [get_bd_ports X] [get_bd_ports D3]
save_bd_design
close_bd_design [get_bd_designs segment_b]
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
close_bd_design [get_bd_designs segment_b]
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
synth_design -rtl -name rtl_1
launch_simulation
close_design
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets D3_1] [get_bd_ports X]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_2
endgroup
connect_bd_net [get_bd_ports D3] [get_bd_pins xup_inv_2/a]
delete_bd_objs [get_bd_nets D3_1]
connect_bd_net [get_bd_ports D3] [get_bd_pins xup_inv_2/a]
set_property location {1 265 178} [get_bd_cells xup_inv_2]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_2/y]
endgroup
set_property name X [get_bd_ports y_0]
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
close_project
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
close_bd_design [get_bd_designs segment_b]
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -directory {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files} -ipstatic_source_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/questa} {riviera=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
delete_bd_objs [get_bd_nets D3_1]
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs segment_b]
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}
delete_bd_objs [get_bd_nets D3_1]
delete_bd_objs [get_bd_nets xup_inv_2_y] [get_bd_cells xup_inv_2]
delete_bd_objs [get_bd_ports X]
regenerate_bd_layout -routing
startgroup
delete_bd_objs [get_bd_nets xup_and3_0_y] [get_bd_nets xup_and3_1_y] [get_bd_nets xup_or2_0_y] [get_bd_nets xup_inv_0_y] [get_bd_nets D0_1] [get_bd_nets xup_inv_1_y] [get_bd_nets D1_1] [get_bd_nets D2_1]
delete_bd_objs [get_bd_ports S] [get_bd_ports D3] [get_bd_ports D2] [get_bd_ports D1] [get_bd_ports D0]
delete_bd_objs [get_bd_cells xup_and3_0] [get_bd_cells xup_and3_1] [get_bd_cells xup_inv_0] [get_bd_cells xup_inv_1] [get_bd_cells xup_or2_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_or2_0/y]
endgroup
set_property name S [get_bd_ports y_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
undo
undo
set_property location {2 266 -136} [get_bd_cells xup_and3_0]
set_property location {2 258 32} [get_bd_cells xup_and3_1]
set_property location {3 434 -62} [get_bd_cells xup_or2_0]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
regenerate_bd_layout
delete_bd_objs [get_bd_nets xup_and3_0_y]
delete_bd_objs [get_bd_nets xup_and3_1_y]
delete_bd_objs [get_bd_nets xup_or2_0_y]
delete_bd_objs [get_bd_ports S]
regenerate_bd_layout
set_property location {0.5 -73 164} [get_bd_cells xup_and3_0]
set_property location {1 -61 326} [get_bd_cells xup_and3_1]
set_property location {0.5 -266 155} [get_bd_cells xup_inv_0]
set_property location {1 -272 264} [get_bd_cells xup_inv_1]
set_property location {1 -319 372} [get_bd_cells xup_inv_2]
set_property location {1 -273 478} [get_bd_cells xup_inv_3]
set_property location {2 -68 379} [get_bd_cells xup_and3_1]
set_property location {2 -67 195} [get_bd_cells xup_and3_0]
set_property location {3 77 280} [get_bd_cells xup_or2_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or2_0/y]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xup_and3_0/a]
delete_bd_objs [get_bd_nets xup_inv_0_y]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
regenerate_bd_layout
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
synth_design -rtl -name rtl_1
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}
file delete -force {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b}
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}}]
refresh_design
close_design
launch_simulation
launch_simulation
source Output_Sim.tcl
close_sim
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_a/segment_a.bd}
close_bd_design [get_bd_designs segment_a]
create_bd_design "segment_2"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0
endgroup
delete_bd_objs [get_bd_cells xup_and2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
set_property location {2.5 422 -65} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_or2_0/y]
endgroup
set_property name S [get_bd_ports y_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 103 -121} [get_bd_cells xup_inv_2]
set_property location {1 100 -10} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 116 102} [get_bd_cells xup_inv_3]
set_property location {2 259 -161} [get_bd_cells xup_and3_0]
set_property location {2 264 -15} [get_bd_cells xup_and3_1]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_2]
set_property name D2 [get_bd_ports a_0]
set_property name D3 [get_bd_ports a_3]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
save_bd_design
regenerate_bd_layout
close_bd_design [get_bd_designs segment_2]
export_ip_user_files -of_objects  [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2/segment_2.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2/segment_2.bd}}
file delete -force {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_2}
create_bd_design "segment_b"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
set_property location {1 93 -6} [get_bd_cells xup_and3_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 108 -186} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 113 -87} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 103 22} [get_bd_cells xup_inv_3]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or2_0/y]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_pins xup_and3_1/a] [get_bd_pins xup_inv_0/y]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/hdl/segment_b_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_b_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_b/segment_b.bd}}]
launch_runs segment_b_xup_and3_0_0_synth_1
wait_on_run segment_b_xup_and3_0_0_synth_1
launch_runs segment_b_xup_and3_0_1_synth_1
wait_on_run segment_b_xup_and3_0_1_synth_1
launch_runs segment_b_xup_or2_0_0_synth_1
wait_on_run segment_b_xup_or2_0_0_synth_1
launch_runs segment_b_xup_inv_0_0_synth_1
wait_on_run segment_b_xup_inv_0_0_synth_1
launch_runs segment_b_xup_inv_0_1_synth_1
wait_on_run segment_b_xup_inv_0_1_synth_1
launch_runs segment_b_xup_inv_0_2_synth_1
wait_on_run segment_b_xup_inv_0_2_synth_1
launch_runs segment_b_xup_inv_0_3_synth_1
wait_on_run segment_b_xup_inv_0_3_synth_1
synth_design -rtl -name rtl_1
launch_simulation
source Output_Sim.tcl
close_sim
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_b} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_b -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_b:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_b:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_b:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_b:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_b/component.xml}
create_bd_design "segment_c"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 116 -168} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 103 -63} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 94 41} [get_bd_cells xup_inv_3]
set_property location {1.5 289 -133} [get_bd_cells xup_and3_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_and3_0/y] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_2]
set_property name D3 [get_bd_ports a_3]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_0/b]
connect_bd_net [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_0/y]
save_bd_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/hdl/segment_c_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_c_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}]
launch_runs segment_c_xup_and3_0_0_synth_1
wait_on_run segment_c_xup_and3_0_0_synth_1
launch_runs segment_c_xup_inv_0_0_synth_1
wait_on_run segment_c_xup_inv_0_0_synth_1
launch_runs segment_c_xup_inv_0_1_synth_1
wait_on_run segment_c_xup_inv_0_1_synth_1
launch_runs segment_c_xup_inv_0_2_synth_1
wait_on_run segment_c_xup_inv_0_2_synth_1
launch_runs segment_c_xup_inv_0_3_synth_1
wait_on_run segment_c_xup_inv_0_3_synth_1
synth_design -rtl -name rtl_1
launch_simulation
source Output_Sim.tcl
close_sim
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_c} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_c -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_c:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_c:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_c:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_c:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_c/component.xml}
create_bd_design "segment_d"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or3:1.0 xup_or3_0
endgroup
set_property location {2 307 -161} [get_bd_cells xup_or3_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or3_0/a]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or3_0/b]
connect_bd_net [get_bd_pins xup_and3_2/y] [get_bd_pins xup_or3_0/c]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 134 -246} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 127 -144} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 110 -31} [get_bd_cells xup_inv_3]
set_property location {2 264 -206} [get_bd_cells xup_and3_1]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or3_0/y]
endgroup
set_property name S [get_bd_ports y_0]
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_0/c]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_0/y]
connect_bd_net [get_bd_pins xup_and3_1/c] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_pins xup_and3_1/b] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_1/a]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_2/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_2/b]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_2/a]
regenerate_bd_layout
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_c/segment_c.bd}}]
synth_design -rtl -name rtl_1
generate_target Simulation [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}]
export_ip_user_files -of_objects [get_files {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}] -directory {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files} -ipstatic_source_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/questa} {riviera=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Output_Sim.tcl
close_sim
close_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/hdl/segment_d_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_d_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}}]
launch_runs segment_d_xup_and3_0_0_synth_1
wait_on_run segment_d_xup_and3_0_0_synth_1
launch_runs segment_d_xup_and3_0_1_synth_1
wait_on_run segment_d_xup_and3_0_1_synth_1
launch_runs segment_d_xup_and3_0_2_synth_1
wait_on_run segment_d_xup_and3_0_2_synth_1
launch_runs segment_d_xup_or3_0_0_synth_1
wait_on_run segment_d_xup_or3_0_0_synth_1
launch_runs segment_d_xup_inv_0_0_synth_1
wait_on_run segment_d_xup_inv_0_0_synth_1
launch_runs segment_d_xup_inv_0_1_synth_1
wait_on_run segment_d_xup_inv_0_1_synth_1
launch_runs segment_d_xup_inv_0_2_synth_1
wait_on_run segment_d_xup_inv_0_2_synth_1
launch_runs segment_d_xup_inv_0_3_synth_1
wait_on_run segment_d_xup_inv_0_3_synth_1
synth_design -rtl -name rtl_1
launch_simulation
source Output_Sim.tcl
close_sim
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_d} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_d -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_d:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_d:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_d:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_d:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_d/component.xml}
create_bd_design "segment_e"
update_compile_order -fileset sources_1
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_d/segment_d.bd}
close_bd_design [get_bd_designs segment_d]
open_bd_design {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0
endgroup
set_property location {0.5 -32 -186} [get_bd_cells xup_and2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
set_property location {0.5 -156 -327} [get_bd_cells xup_and2_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/a]
delete_bd_objs [get_bd_nets xup_and2_0_y]
set_property location {0.5 -254 -337} [get_bd_cells xup_and2_0]
set_property location {1 -240 -446} [get_bd_cells xup_or2_0]
set_property location {1.5 -76 -351} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or2_0/b]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 -226 -402} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 -233 -310} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 -244 -213} [get_bd_cells xup_inv_3]
set_property location {2 -73 -451} [get_bd_cells xup_and2_0]
set_property location {3 97 -349} [get_bd_cells xup_or2_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_inv_3/a] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_or2_0/y]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_3]
set_property name D3 [get_bd_ports a_2]
set_property name S [get_bd_ports y_0]
set_property location {2 -75 -279} [get_bd_cells xup_and2_0]
set_property location {3 93 -406} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and2_0/b]
connect_bd_net [get_bd_pins xup_and2_0/a] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_or2_0/a]
save_bd_design
current_bd_design [get_bd_designs segment_c]
close_bd_design [get_bd_designs segment_c]
close_bd_design [get_bd_designs segment_b]
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/hdl/segment_e_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_e_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_bd_design [get_bd_designs segment_e]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_e/segment_e.bd}}]
launch_runs segment_e_xup_and2_0_0_synth_1
wait_on_run segment_e_xup_and2_0_0_synth_1
launch_runs segment_e_xup_or2_0_0_synth_1
wait_on_run segment_e_xup_or2_0_0_synth_1
launch_runs segment_e_xup_inv_0_0_synth_1
wait_on_run segment_e_xup_inv_0_0_synth_1
launch_runs segment_e_xup_inv_0_1_synth_1
wait_on_run segment_e_xup_inv_0_1_synth_1
launch_runs segment_e_xup_inv_0_2_synth_1
wait_on_run segment_e_xup_inv_0_2_synth_1
launch_runs segment_e_xup_inv_0_3_synth_1
wait_on_run segment_e_xup_inv_0_3_synth_1
synth_design -rtl -name rtl_1
launch_simulation
source Output_Sim.tcl
close_sim
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_e} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_e -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_e:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_e:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_e:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_e:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_e/component.xml}
create_bd_design "segment_f"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
delete_bd_objs [get_bd_cells xup_and3_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and2:1.0 xup_and2_0
endgroup
set_property location {2 253 -420} [get_bd_cells xup_and2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or3:1.0 xup_or3_0
endgroup
set_property location {2.5 341 -280} [get_bd_cells xup_or3_0]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or3_0/a]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or3_0/b]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or3_0/c]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 95 -380} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 125 -292} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 124 -195} [get_bd_cells xup_inv_3]
set_property location {2 249 -252} [get_bd_cells xup_and3_1]
set_property location {2 262 -141} [get_bd_cells xup_and3_1]
set_property location {2 259 -302} [get_bd_cells xup_and3_0]
set_property location {2 255 -444} [get_bd_cells xup_and2_0]
set_property location {2 259 -511} [get_bd_cells xup_and2_0]
set_property location {2 260 -349} [get_bd_cells xup_and3_0]
set_property location {2 258 -336} [get_bd_cells xup_and3_0]
set_property location {3 433 -345} [get_bd_cells xup_or3_0]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_or3_0/y] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_2]
set_property name D3 [get_bd_ports a_3]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and2_0/b]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and2_0/a]
connect_bd_net [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_3/y]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_0/a]
connect_bd_net [get_bd_pins xup_and3_1/c] [get_bd_pins xup_inv_3/y]
connect_bd_net [get_bd_pins xup_and3_1/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/a]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/segment_f.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/hdl/segment_f_wrapper.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_f_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/segment_f.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_f/segment_f.bd}}]
launch_runs segment_f_xup_and3_0_0_synth_1
wait_on_run segment_f_xup_and3_0_0_synth_1
launch_runs segment_f_xup_and3_0_1_synth_1
wait_on_run segment_f_xup_and3_0_1_synth_1
launch_runs segment_f_xup_and2_0_0_synth_1
wait_on_run segment_f_xup_and2_0_0_synth_1
launch_runs segment_f_xup_or3_0_0_synth_1
wait_on_run segment_f_xup_or3_0_0_synth_1
launch_runs segment_f_xup_inv_0_0_synth_1
wait_on_run segment_f_xup_inv_0_0_synth_1
launch_runs segment_f_xup_inv_0_1_synth_1
wait_on_run segment_f_xup_inv_0_1_synth_1
launch_runs segment_f_xup_inv_0_2_synth_1
wait_on_run segment_f_xup_inv_0_2_synth_1
launch_runs segment_f_xup_inv_0_3_synth_1
wait_on_run segment_f_xup_inv_0_3_synth_1
synth_design -rtl -name rtl_1
launch_simulation
source Output_Sim.tcl
close_sim
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_f} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_f -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_f:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_f:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_f:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_f:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
create_bd_design "segment_g"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_and3:1.0 xup_and3_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_and3_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_or2:1.0 xup_or2_0
endgroup
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
delete_bd_objs [get_bd_nets xup_and3_0_y]
set_property location {1 94 -16} [get_bd_cells xup_and3_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 109 -126} [get_bd_cells xup_inv_1]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 107 -29} [get_bd_cells xup_inv_2]
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {1 123 77} [get_bd_cells xup_inv_3]
set_property location {2 261 -166} [get_bd_cells xup_and3_0]
set_property location {3 432 -88} [get_bd_cells xup_or2_0]
connect_bd_net [get_bd_pins xup_and3_0/y] [get_bd_pins xup_or2_0/a]
set_property location {2 258 54} [get_bd_cells xup_and3_1]
connect_bd_net [get_bd_pins xup_and3_1/y] [get_bd_pins xup_or2_0/b]
startgroup
make_bd_pins_external  [get_bd_pins xup_inv_1/a] [get_bd_pins xup_inv_0/a] [get_bd_pins xup_or2_0/y] [get_bd_pins xup_inv_2/a] [get_bd_pins xup_inv_3/a]
endgroup
set_property name D0 [get_bd_ports a_1]
set_property name D1 [get_bd_ports a_0]
set_property name D2 [get_bd_ports a_2]
set_property name D3 [get_bd_ports a_3]
set_property name S [get_bd_ports y_0]
connect_bd_net [get_bd_pins xup_and3_0/c] [get_bd_pins xup_inv_3/y]
connect_bd_net [get_bd_pins xup_and3_0/b] [get_bd_pins xup_inv_2/y]
connect_bd_net [get_bd_pins xup_and3_0/a] [get_bd_pins xup_inv_1/y]
connect_bd_net [get_bd_ports D2] [get_bd_pins xup_and3_1/c]
connect_bd_net [get_bd_ports D1] [get_bd_pins xup_and3_1/b]
connect_bd_net [get_bd_ports D0] [get_bd_pins xup_and3_1/a]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/segment_g.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/hdl/segment_g_wrapper.v}}
update_compile_order -fileset sources_1
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_f/component.xml}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top segment_g_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/segment_g.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/segment_g/segment_g.bd}}]
launch_runs segment_g_xup_and3_0_0_synth_1
wait_on_run segment_g_xup_and3_0_0_synth_1
launch_runs segment_g_xup_and3_0_1_synth_1
wait_on_run segment_g_xup_and3_0_1_synth_1
launch_runs segment_g_xup_or2_0_0_synth_1
wait_on_run segment_g_xup_or2_0_0_synth_1
launch_runs segment_g_xup_inv_0_0_synth_1
wait_on_run segment_g_xup_inv_0_0_synth_1
launch_runs segment_g_xup_inv_0_1_synth_1
wait_on_run segment_g_xup_inv_0_1_synth_1
launch_runs segment_g_xup_inv_0_2_synth_1
wait_on_run segment_g_xup_inv_0_2_synth_1
launch_runs segment_g_xup_inv_0_3_synth_1
wait_on_run segment_g_xup_inv_0_3_synth_1
synth_design -rtl -name rtl_1
launch_simulation
source Output_Sim.tcl
close_sim
close_design
ipx::package_project -root_dir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_g} -vendor xilinx.com -library user -taxonomy /UserIP -module segment_g -import_files
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:segment_g:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:segment_g:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:segment_g:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:segment_g:1.0]
update_ip_catalog -rebuild -repo_path {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB}
ipx::unload_core {c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB/segment_g/component.xml}
set_msg_config -suppress -id {IP_Flow 19-4995} 
set_msg_config -suppress -id {Common 17-576} -string {{WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.} } 
set_msg_config -suppress -id {Constraints 18-5210} -string {{WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.} } 
create_bd_design "display_decoder"
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_a:1.0 segment_a_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_b:1.0 segment_b_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_c:1.0 segment_c_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_d:1.0 segment_d_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_e:1.0 segment_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_f:1.0 segment_f_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:segment_g:1.0 segment_g_0
endgroup
startgroup
create_bd_cell -type ip -vlnv asu.edu:user:Segment_LED_Interface:1.0 Segment_LED_Interface_0
endgroup
regenerate_bd_layout
set_property location {2.5 665 416} [get_bd_cells Segment_LED_Interface_0]
set_property location {2 262 1134} [get_bd_cells segment_f_0]
set_property location {2 278 1261} [get_bd_cells segment_g_0]
set_property location {2 713 740} [get_bd_cells Segment_LED_Interface_0]
startgroup
make_bd_pins_external  [get_bd_pins Segment_LED_Interface_0/A0] [get_bd_pins Segment_LED_Interface_0/A3] [get_bd_pins Segment_LED_Interface_0/A2] [get_bd_pins Segment_LED_Interface_0/A5] [get_bd_pins Segment_LED_Interface_0/A4] [get_bd_pins Segment_LED_Interface_0/clock] [get_bd_pins Segment_LED_Interface_0/A7] [get_bd_pins Segment_LED_Interface_0/A6] [get_bd_pins Segment_LED_Interface_0/A1]
endgroup
set_property location {523 668} [get_bd_ports clock_0]
set_property location {508 665} [get_bd_ports clock_0]
delete_bd_objs [get_bd_nets clock_0_1]
set_property location {533 688} [get_bd_ports clock_0]
delete_bd_objs [get_bd_ports clock_0]
startgroup
make_bd_pins_external  [get_bd_pins Segment_LED_Interface_0/clock]
endgroup
set_property name clock [get_bd_ports clock_0]
startgroup
make_bd_pins_external  [get_bd_pins segment_a_0/D1] [get_bd_pins segment_a_0/D0] [get_bd_pins segment_a_0/D2] [get_bd_pins segment_a_0/D3]
endgroup
set_property name D0 [get_bd_ports D0_0]
set_property name D1 [get_bd_ports D1_0]
set_property name D2 [get_bd_ports D2_0]
set_property name D3 [get_bd_ports D3_0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_b_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_c_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_d_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_e_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_f_0/D0]
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_g_0/D0]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_b_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_c_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_d_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_e_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_f_0/D1]
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_g_0/D1]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_b_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_c_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_d_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_e_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_f_0/D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_g_0/D2]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_b_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_c_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_d_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_e_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_f_0/D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_g_0/D3]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/a] [get_bd_pins segment_a_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/b] [get_bd_pins segment_b_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/c] [get_bd_pins segment_c_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/d] [get_bd_pins segment_d_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/e] [get_bd_pins segment_e_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/f] [get_bd_pins segment_f_0/S]
connect_bd_net [get_bd_pins Segment_LED_Interface_0/g] [get_bd_pins segment_g_0/S]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins Segment_LED_Interface_0/cathode]
endgroup
set_property name cathode [get_bd_ports cathode_0]
delete_bd_objs [get_bd_ports D0]
delete_bd_objs [get_bd_ports D1]
delete_bd_objs [get_bd_ports D2]
delete_bd_objs [get_bd_ports D3]
create_bd_port -dir I D0
connect_bd_net [get_bd_ports D0] [get_bd_pins segment_a_0/D0]
create_bd_port -dir I D1
connect_bd_net [get_bd_ports D1] [get_bd_pins segment_a_0/D1]
set_property location {-37 78} [get_bd_ports D1]
set_property location {-42 107} [get_bd_ports D1]
set_property location {-38 304} [get_bd_ports D1]
set_property location {-43 269} [get_bd_ports D0]
set_property location {-48 522} [get_bd_ports D1]
set_property location {-48 495} [get_bd_ports D0]
set_property location {294 202} [get_bd_ports clock]
set_property location {289 217} [get_bd_ports clock]
set_property location {2.5 530 434} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 451} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 454} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 453} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 531 452} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 530 443} [get_bd_cells Segment_LED_Interface_0]
set_property location {286 279} [get_bd_ports clock]
set_property location {345 260} [get_bd_ports clock]
create_bd_port -dir I D2
set_property location {-10 550} [get_bd_ports D2]
connect_bd_net [get_bd_ports D2] [get_bd_pins segment_a_0/D2]
create_bd_port -dir I D3
set_property location {-17 583} [get_bd_ports D3]
connect_bd_net [get_bd_ports D3] [get_bd_pins segment_a_0/D3]
regenerate_bd_layout
set_property location {298 -62} [get_bd_ports clock]
set_property location {342 391} [get_bd_ports clock]
set_property location {263 32} [get_bd_ports clock]
set_property location {2.5 714 667} [get_bd_cells Segment_LED_Interface_0]
set_property location {3 710 652} [get_bd_cells Segment_LED_Interface_0]
set_property location {352 605} [get_bd_ports clock]
set_property location {509 150} [get_bd_ports clock]
set_property location {625 595} [get_bd_ports clock]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}] -top
add_files -norecurse {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/hdl/display_decoder_wrapper.v}}
update_compile_order -fileset sources_1
set_property location {-29 231} [get_bd_ports clock]
set_property location {-48 116} [get_bd_ports clock]
set_property location {-35 230} [get_bd_ports D3]
set_property location {-39 222} [get_bd_ports D3]
set_property location {-56 106} [get_bd_ports clock]
set_property location {-51 99} [get_bd_ports clock]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top display_decoder_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.srcs/sources_1/bd/display_decoder/display_decoder.bd}}]
launch_runs display_decoder_segment_a_0_0_synth_1
wait_on_run display_decoder_segment_a_0_0_synth_1
launch_runs display_decoder_segment_b_0_0_synth_1
wait_on_run display_decoder_segment_b_0_0_synth_1
launch_runs display_decoder_segment_c_0_0_synth_1
wait_on_run display_decoder_segment_c_0_0_synth_1
launch_runs display_decoder_segment_d_0_0_synth_1
wait_on_run display_decoder_segment_d_0_0_synth_1
launch_runs display_decoder_segment_e_0_0_synth_1
wait_on_run display_decoder_segment_e_0_0_synth_1
launch_runs display_decoder_segment_f_0_0_synth_1
wait_on_run display_decoder_segment_f_0_0_synth_1
launch_runs display_decoder_segment_g_0_0_synth_1
wait_on_run display_decoder_segment_g_0_0_synth_1
launch_runs display_decoder_Segment_LED_Interface_0_0_synth_1
wait_on_run display_decoder_Segment_LED_Interface_0_0_synth_1
synth_design -rtl -name rtl_1
place_ports D2 M13
place_ports D3 R15
place_ports clock E3
place_ports A0_0 J17
place_ports A1_0 J18
place_ports A2_0 T9
place_ports A3_0 J14
place_ports A4_0 P14
place_ports A5_0 T14
place_ports A6_0 K2
place_ports A7_0 U13
place_ports {cathode[6]} T10
place_ports {cathode[5]} R10
place_ports {cathode[4]} K16
place_ports {cathode[3]} K13
place_ports {cathode[2]} P15
place_ports {cathode[1]} T11
place_ports {cathode[0]} L18
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {cathode[6]} {cathode[5]} {cathode[4]} {cathode[3]} {cathode[2]} {cathode[1]} {cathode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {cathode[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A0_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A3_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A4_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A5_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A6_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A7_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list D3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2_0]]
set_property target_constrs_file {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/my_xdc.xdc} [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
