INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
