#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 26 11:31:00 2023
# Process ID: 127420
# Current directory: C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent124812 C:\Users\zrh463259112\Desktop\apriltag_demo\an5641_mipi_dp_stage2\project_2\project_2.xpr
# Log file: C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/vivado.log
# Journal file: C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1150.465 ; gain = 52.941
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.0 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_150M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_demosaic:1.0 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.0 - v_gamma_lut_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_vdma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_vdma_1/Data_S2MM.
Successfully read diagram <design_1> from BD file <C:/Users/zrh463259112/Desktop/apriltag_demo/an5641_mipi_dp_stage2/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /phy/system_rst_out(undef) and /system_rst_out(rst)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 12:38:43 2023...
