# do mp2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mp2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp2_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp2
# 
# Top level modules:
# 	mp2
# 
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mp2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp2_tb
# 
# Top level modules:
# 	mp2_tb
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp2_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp2_tb 
# Loading sv_std.std
# Loading work.mp2_tb
# Loading work.lc3b_types
# Loading work.mp2_sv_unit
# Loading work.mp2
# Loading work.control_sv_unit
# Loading work.control
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.register
# Loading work.mux4
# Loading work.plus2
# Loading work.adder
# Loading work.mux2
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# ** Error: (vsim-3033) /home/rrthakk2/ece411/mp2/mp2_tb.sv(38): Instantiation of 'physical_memory' failed. The design unit was not found.
#         Region: /mp2_tb
#         Searched libraries:
#             /software/altera/13.1/modelsim_ase/altera/verilog/altera
#             /software/altera/13.1/modelsim_ase/altera/verilog/220model
#             /software/altera/13.1/modelsim_ase/altera/verilog/sgate
#             /software/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             /software/altera/13.1/modelsim_ase/altera/verilog/altera_lnsim
#             /software/altera/13.1/modelsim_ase/altera/verilog/stratixiii
#             /home/rrthakk2/ece411/mp2/simulation/modelsim/rtl_work
#             /home/rrthakk2/ece411/mp2/simulation/modelsim/rtl_work
#             /home/rrthakk2/ece411/mp2/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./mp2_run_msim_rtl_verilog.do PAUSED at line 27
