INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/spixy/Documents/00_Github/SeniorCapstone/PL_BTN_LED/PL_BTN_LED.srcs/sources_1/new/btn_to_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_to_led
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'led' is not allowed [C:/Users/spixy/Documents/00_Github/SeniorCapstone/PL_BTN_LED/PL_BTN_LED.srcs/sources_1/new/btn_to_led.v:7]
