<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<!-- #BeginTemplate "../sopc_template.dwt" -->

<head>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
<meta content="IE=Edge" http-equiv="X-UA-Compatible" />
<!-- #BeginEditable "doctitle" -->
<title>altera-Nios-architecture</title>
<!-- #EndEditable -->
<!-- #BeginEditable "description" -->
<meta content="insert DESCRIPTION here" name="description" />
<!-- #EndEditable -->
<meta content="en-us" http-equiv="Content-Language" />
<meta content="General" name="rating" />
<meta content="no" http-equiv="imagetoolbar" />
<meta content="Copyright 2015, Pat Geary  http://genealogy-web-creations.com/ All Rights Reserved" name="copyright" />
<!-- 
*********************************
Design by: Genealogy Web Creations
http://www.genealogy-web-creations.com/
Release Date: May 2015
*********************************
-->
<!-- main css -->
<link href="../../styles/site.css" rel="stylesheet" type="text/css" />
<!-- media queries css -->
<link href="../../styles/media-queries.css" rel="stylesheet" type="text/css" />
<!-- css3-mediaqueries.js for IE less than 9 --><!--[if lt IE 9]>
<script src="http://css3-mediaqueries-js.googlecode.com/svn/trunk/css3-mediaqueries.js">


</script>
<![endif]-->
<meta content="width=device-width; initial-scale=1.0" name="viewport" />
</head>

<body>

<!-- Page Container begins here -->
<div id="outerWrapper">
	<!-- Masthead begins here -->
	<div id="header">
		<img alt="" src="../../images/title_pic.png" style="height: 170px; width: 699px" /></div>
	<!-- Masthead ends here -->
	<!-- Top Navigation begins here -->
	<div id="topNavigation">
		<ul>
			<li><a href="../../index.html" title="Home">主页</a></li>
			<li><a href="../../about.html" title="About">关于</a></li>
			<li><a href="../../contact.html" title="Contact">联系</a></li>
			<li><a href="../../links.html" title="Links">课程</a></li>
			<li><a href="../../search.html" title="Search">搜索</a></li>
			<li><a href="../../site-map.html" title="Site Map">站点地图</a></li>
		</ul>
	</div>
	<!-- Top Navigation ends here -->
	<!-- Columns Container begins here -->
	<div id="contentWrapper">
		<!-- Left Sidebar Begins Here	-->
		<div id="leftColumn1">
			<!--	Sectional Menu Begins Here	-->
			<p class="heading">课程</p>
			<ul>
				<li><a href="../目录.htm" title="SOPC">SOPC</a></li>
				<li><a href="../../embeddedsys/coming.html" title="嵌入式系统应用">嵌入式系统应用</a></li>
				<li><a href="../../ecircuit/from-name.htm" title="电子线路设计">电子线路设计</a></li>
			</ul>
			
			<!--	Sectional Menu ends Here	-->
			<p class="heading">教学相长</p>
			<p>认真教书，认真学习</p>
		</div>
		<!-- Left Sidebar ends Here	-->
		<!--Main Content Area Begins Here-->
		<div id="content">
			<div style="color: red; background-color: #000000;"  >
					<div id="content1" onclick="document.all.child1.style.display=(document.all.child1.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第一章 概述</div> 
					<div id="child1" align="left" style="display:none"> 
						1.<a href="../SOPC基本概念.htm">SOPC系统的基本概念</a> <br> 
						2.<a href="../IP-core.htm">IP核</a> <br> 
						3.<a href="../sopc-dev-process.htm">SOPC开发基本流程</a> <br> 
						4.<a href="../NiosII-introduction.htm">Nios II处理器介绍</a> <br>
						5.<a href="../FPGA-implemented-sopc.htm">用FPGA实现SOPC</a><br>
						6.<a href="../nios-app.htm">应用</a><br>
					</div> 
					
					<div id="content2" onclick="document.all.child2.style.display=(document.all.child2.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第二章 Nios II处理器体系结构 </div> 
					<div id="child2" align="left" style="display:none"> 
						1.<a href="../NiosII-architecture.htm">Nios II处理器结构</a> <br> 
						2.<a href="nios-register.htm">Nios II寄存器的配置</a> <br> 
						3.<a href="nios-alu.htm">ALU</a> <br>
						4.<a href="operating-modes.htm">Nios II处理器运行模式及</a><br>
						  <a href="exception.htm">异常和中断</a> <br>
						5.<a href="memory.htm">存储器和外设访问</a><br>
						附录：<a href="implement-cpu-instruction.htm">计算机指令执行</a><br>
					</div> 
					<div id="content3" onclick="document.all.child3.style.display=(document.all.child3.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第三章 Avalon接口规范 </div> 
					<div id="child3" style="display:none"> 
						1.<a href="../avalon/avalon-introduction.htm">Avalon总线简介</a> <br> 
						2.<a href="../avalon/avalon-concept.htm">Avalon总线基本概念</a> <br> 
						3.<a href="../avalon/avalon-signal.htm">Avalon信号</a>  <br>
						4.<a href="../avalon/avalon-slave.htm">从端口传输</a> <br>
						5.<a href="../avalon/avalon-master.htm">主端口传输</a> <br>
						6.<a href="../avalon/avalon-streaming.htm">流水线传输</a> <br>
						7.<a href="../avalon/avalon-tristate.htm">三态传输</a> <br>
					</div> 
					
					<div id="content4" onclick="document.all.child5.style.display=(document.all.child5.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第四章 SOPC软硬件开发平台 </div> 
					<div id="child5" style="display:none"> 
						1.<a href="../sopcdevelopment/sopc-dev-platform.htm">SOPC系统开发的软硬件平台</a> <br> 
						2.<a href="#">Quartus II下的SOPC Builder工具</a>(Qsys) <br> 
						3.<a href="#">Nios II IDE集成开发环境</a><br>
						4.<a href="../sopcdevelopment/software/HAL/Nios_HAL.htm">软硬件接口的硬件抽象层（HAL)</a><br>
						5.<a href="../sopcdevelopment/example-list.htm">例子</a>
					</div> 
					
					<div id="content5" onclick="document.all.child4.style.display=(document.all.child4.style.display =='none')?'':'none'" > 
					第五章 Nios II处理器常用外设 </div> 
					<div id="child4" style="display:none"> 
						1.<a href="#">并行I/O</a>(重点讲解结构) <br> 
						2.<a href="#">定时器</a> <br> 
						3.<a href="#">异步串口UART</a> <br>
						4.<a href="#">Optrex 1207 LCD</a><br>
						5.<a href="../sopcdevelopment/devices/SDRAM.htm">SDRAM</a>
					</div> 
					
					<div id="content6" onclick="document.all.child6.style.display=(document.all.child6.style.display =='none')?'':'none'" > 
					第六章 μC/OS II操作系统移植 </div> 
					<div id="child6" style="display:none"> 
						1.<a href="../sopcdevelopment/software/os/os.htm">操作系统概念</a> <br> 
						2.<a href="../sopcdevelopment/software/os/ucos/first_ucos.htm">μC/OS II运行在Nios II</a> <br> 
						3.<a href="../sopcdevelopment/software/os/ucos/ucos_api.htm">μC/OS II编程介绍</a> 
					</div> 
					
					<div id="content8" onclick="document.all.child7.style.display=(document.all.child7.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第七章 Nios II系统深入设计 </div> 
					<div id="child7" style="display:none"> 
						1.<a href="../sopcdevelopment/hardware/user_instructions/user_instructions.htm">用户定制指令</a> <br> 
						2.<a href="../sopcdevelopment/develop_user_devices.htm">用户定制外设</a> 
					</div>
					
					<div id="content8" onclick="document.all.child8.style.display=(document.all.child8.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第八章 调试技术 </div> 
					<div id="child8" style="display:none"> 
						1.<a href="../debug-tech/hardware/ModelSim/modelsim_introduction.htm">ModelSim</a><br>
						2.<a href="../debug-tech/hardware/signaltap/signaltap_introduction.htm">SignalTap</a><br>
						3.Nios EDS调试<br> 
					</div> 
			</div>
			<hr/>
			<!-- #BeginEditable "content" -->
			
<p><span style="font-size: 28pt">Nios II processor architecute</span></p>
<p>
<span style="font-family: MyriadPro-Semibold;font-size:28pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
(from:Nios II Classic Processor Reference Guide)</span></p>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<font face="Arial Black">1、Register File</font></span></p>
<p style="line-height: 150%"><font face="Arial">
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
The Nios II architecture supports a flat register file, consisting of thirty-two 
32-bit general-purpose integer registers, and up to thirty-two 32-bit control 
registers. </span></font></p>
<p style="line-height: 150%"><font face="Arial">
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
The architecture supports supervisor and user modes that allow system code to 
protect the control registers from errant applications.</span></font></p>
<p style="line-height: 150%"><font face="Arial">
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
The Nios II processor can optionally have one or more shadow register sets. A 
shadow register set is a complete set of Nios II general-purpose registers. When 
shadow register sets are implemented, the </span></font>
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<font face="Arial">CRS field of the status register indicates which register set 
is currently in use. An instruction access to a general-purpose register uses 
whichever register set is active.<br>
A typical use of shadow register sets is to accelerate context switching. When 
shadow register sets are implemented, the Nios II processor has two special 
instructions, rdprs and wrprs, for moving data between register sets. Shadow 
register sets are typically manipulated by an operating system kernel, and are 
transparent to application code. A Nios II processor can have up to 63 shadow 
register sets.</font></span></p>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<font face="Arial">The Nios II architecture allows for the future addition of 
floating-point registers. For details about shadow register set implementation 
and usage, refer to “Registers” and “Exception<br>
Processing” in the
<span style="font-family: MinionPro-It; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<i>Programming Model </i>chapter of the Nios II Processor Reference Handbook. 
For details about the rdprs and wrprs instructions, refer to the <i>Instruction 
Set Reference </i>chapter of the <i>Nios II Processor Reference Handbook</i>.</span></font></span></p>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<span style="font-family: MinionPro-Regular; font-size: 11pt; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
</span><font face="Arial Black">2、Arithmetic Logic Unit</font><br>
</span>
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<font face="Arial">The Nios II ALU operates on data stored in general-purpose 
registers. ALU operations take one or two inputs from registers, and store a 
result back in a register. The ALU supports the data operations described in the 
table below. To implement any other operation, software computes the result by 
performing a combination of the fundamental operations.</font></span></p>
<p style="line-height: 150%">
<img border="0" src="ALU-op-table.png" width="718" height="259"><span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal"><font face="Arial"><br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
　</font></span></p>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold; font-size: 16pt; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<font face="Arial Black">3、Custom Instructions</font></span><span style="font-family: MyriadPro-Semibold;font-size:14pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;"><br>
</span><font face="Arial">
<span style="font-family: MyriadPro-Semibold; color: rgb(0,0,0); font-style: normal; font-variant: normal">
from:</span></font>Nios II Custom Instruction user guide.pdf</p>
<div data-canvas-width="302.05359999999996" style="left: 270px; top: 157.232px; font-size: 16.6px; font-family: serif; transform: scaleX(0.818573);">
	Nios II custom instructions are custom logic blocks adjacent to the ALU in 
	the processor’s datapath. Custom instructions give you the ability to tailor 
	the Nios II processor core to meet the needs of a particular application. 
	You can accelerate time critical software algorithms by converting them to 
	custom hardware logic blocks. Because it is easy to alter the design of the 
	FPGA-based Nios II processor, custom instructions provide an easy way to 
	experiment with hardware-software tradeoffs at any point in the design 
	process. </div>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold; font-size: 14pt; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
</span>
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<br class="Apple-interchange-newline">
<font face="Arial Black">Reset and Debug Signals</font><br>
<span style="font-family: MinionPro-Regular;font-size:11pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
The table below describes the reset and debug signals that the Nios II processor 
core supports.</span><br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
<img border="0" src="debug-reset.png" width="620" height="544"></span></p>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<font face="Arial Black">4、5、Exception and Interrupt Controllers</font><br>
<span style="font-family: MinionPro-Regular;font-size:11pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
The Nios II processor includes hardware for handling exceptions, including 
hardware interrupts. It also<br>
includes an optional external interrupt controller (EIC) interface. The EIC 
interface enables you to speed<br>
up interrupt handling in a complex system by adding a custom interrupt 
controller.</span><br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
　</span></p>
<p style="line-height: 150%">
<span style="font-size: 16pt; font-variant: normal; font-style: normal; color: rgb(0,0,0); font-family: MyriadPro-Semibold">
<font face="Arial Black">6、7、instruction and data bus</font></span></p>
<p style="line-height: 150%"><span style="font-size: 16pt">from:</span>Nios II 
Gen2 Processor Reference Guide</p>
<div class="body refbody">
	<div class="section" id="section_N10019_N10016_N10001">
		<p class="p ID-00000098" data-dita-outputclass="ID-00000098">The Nios&nbsp;II 
		architecture supports separate instruction and data buses, classifying 
		it as a Harvard architecture. Both the instruction and data buses are 
		implemented as Avalon-MM master ports that adhere to the Avalon-MM 
		interface specification. The data master port connects to both memory 
		and peripheral components, while the instruction master port connects 
		only to memory components.</p>
		<div xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="note note" id="note_N1001D_N10013_N10010_N10001">
			<h4 class="noteHead">Note:</h4>
			The Nios II instruction and data masters have a combined address 
			map. The memory model is arranged so that instructions and data are 
			in the same address space.</div>
	</div>
</div>
<div class="related-links">
	<ul class="ullinks">
		<li class="link ulchildlink"><strong><a href="javascript:;">Memory and 
		Peripheral Access</a></strong><br>
		The Nios&nbsp;II architecture provides memory-mapped I/O access. Both data 
		memory and peripherals are mapped into the address space of the data 
		master port. The Nios&nbsp;II architecture uses little-endian byte ordering. 
		Words and halfwords are stored in memory with the more-significant bytes 
		at higher addresses.</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Instruction 
		Master Port</a></strong><br>
		The Nios&nbsp;II instruction bus is implemented as a 32-bit Avalon-MM master 
		port. The instruction master port performs a single function: it fetches 
		instructions to be executed by the processor. The instruction master 
		port does not perform any write operations.</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Data Master 
		Port</a></strong><br>
		The Nios&nbsp;II data bus is implemented as a 32-bit Avalon-MM master port. 
		The data master port performs two functions:</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Shared 
		Memory for Instructions and Data</a></strong><br>
		Usually the instruction and data master ports share a single memory that 
		contains both instructions and data. While the processor core has 
		separate instruction and data buses, the overall Nios&nbsp;II processor 
		system might present a single, shared instruction/data bus to the 
		outside world. The outside view of the Nios&nbsp;II processor system depends 
		on the memory and peripherals in the system and the structure of the 
		system interconnect fabric.</li>
	</ul>
</div>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<br class="Apple-interchange-newline">
</span><font face="Arial Black">
<span style="font-size: 16pt; font-variant: normal; font-style: normal; color: rgb(0,0,0); font-family: MyriadPro-Semibold">
8、Memory Management Unit</span></font></p>
<div class="body refbody">
	<div class="abstract">
		<span class="shortdesc ID-00000097" data-dita-outputclass="ID-00000097">
		The Nios&nbsp;II processor provides an MMU to support full-featured operating 
		systems. Operating systems that require virtual memory rely on an MMU to 
		manage the virtual memory. When present, the MMU manages memory accesses 
		including translation of virtual addresses to physical addresses, memory 
		protection, cache control, and software process memory allocation.</span></div>
</div>
<div class="related-links">
	<ul class="ullinks">
		<li class="link ulchildlink"><strong><a href="javascript:;">Recommended 
		Usage</a></strong><br>
		Including the Nios&nbsp;II MMU in your Nios&nbsp;II hardware system is optional. 
		The MMU is only useful with an operating system that takes advantage of 
		it.</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Memory 
		Management</a></strong><br>
		Memory management comprises two key functions:</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Address 
		Space and Memory Partitions</a></strong><br>
		The MMU provides a 4-GB virtual address space, and is capable of 
		addressing up to 4&nbsp;GB of physical memory.</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">TLB 
		Organization</a></strong><br>
		A TLB functions as a cache for the operating system’s page table. In 
		Nios&nbsp;II processors with an MMU, one main TLB is shared by instruction 
		and data accesses. The TLB is stored in on-chip RAM and handles 
		translations for instruction fetches and instructions that perform data 
		accesses.</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">TLB Lookups</a></strong><br>
		A TLB lookup attempts to convert a virtual address (VADDR) to a physical 
		address (PADDR).</li>
	</ul>
</div>
<p style="line-height: 150%"><font face="Arial Black">
<span style="font-size: 16pt; font-variant: normal; font-style: normal; color: rgb(0,0,0); font-family: MyriadPro-Semibold">
9、Memory Protection Unit</span></font></p>
<div class="body refbody">
	<div class="abstract">
		<span class="shortdesc ID-00000097" data-dita-outputclass="ID-00000097">
		The Nios&nbsp;II processor provides an MPU for operating systems and runtime 
		environments that desire memory protection but do not require virtual 
		memory management. For information about memory protection with virtual 
		memory management, refer to the Memory Management Unit section.</span></div>
	<div class="section" id="section_N10019_N10016_N10002">
		<p class="p ID-00000097" data-dita-outputclass="ID-00000097">When 
		present and enabled, the MPU monitors all Nios&nbsp;II instruction fetches 
		and data memory accesses to protect against errant software execution. 
		The MPU is a hardware facility that system software uses to define 
		memory regions and their associated access permissions. The MPU triggers 
		an exception if software attempts to access a memory region in violation 
		of its permissions, allowing you to intervene and handle the exception 
		as appropriate. The precise exception effectively prevents the illegal 
		access to memory.</p>
		<p class="p ID-00000097" data-dita-outputclass="ID-00000097">The MPU 
		extends the Nios&nbsp;II processor to support user mode and supervisor mode. 
		Typically, system software runs in supervisor mode and end-user 
		applications run in user mode, although all software can run in 
		supervisor mode if desired. System software defines which MPU regions 
		belong to supervisor mode and which belong to user mode.</div>
</div>
<div class="related-links">
	<ul class="ullinks">
		<li class="link ulchildlink"><strong><a href="javascript:;">Memory 
		Regions</a></strong><br>
		The MPU contains up to 32 instruction regions and 32 data regions. Each 
		region is defined by the following attributes:</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Overlapping 
		Regions</a></strong><br>
		The memory addresses of regions can overlap. Overlapping regions have 
		several uses including placing markers or small holes inside of a larger 
		region. For example, the stack and heap may be located in the same 
		region, growing from opposite ends of the address range. To detect 
		stack/heap overflows, you can define a small region between the stack 
		and heap with no access permissions and assign it a higher priority than 
		the larger region. Any access attempts to the hole region trigger an 
		exception informing system software about the stack/heap overflow.</li>
		<li class="link ulchildlink"><strong><a href="javascript:;">Enabling the 
		MPU</a></strong><br>
		The MPU is disabled on system reset. System software enables and 
		disables the MPU by writing to a control register. Before enabling the 
		MPU, you must create at least one instruction and one data region, 
		otherwise unexpected results can occur. Refer to the Working with the 
		MPU section for more information.</li>
	</ul>
</div>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
</span><font face="Arial Black">
<span style="font-family: MyriadPro-Semibold; font-size: 16pt; color: rgb(0,0,0); font-style: normal; font-variant: normal">
11、Tightly-Coupled Memory</span></font></p>
<div class="body refbody">
	<div class="abstract">
		<span class="shortdesc ID-00000097">from：</span>Nios II Classic 
		Processor Reference Guide<p>
		<span class="shortdesc ID-00000097" data-dita-outputclass="ID-00000097">
		The Nios&nbsp;II/f core provides optional tightly-coupled memory interfaces 
		for both instructions and data. </span></p>
		<p>
		<span class="shortdesc ID-00000097" data-dita-outputclass="ID-00000097">
		A Nios&nbsp;II/f core can use up to four each of instruction and data 
		tightly-coupled memories. When a tightly-coupled memory interface is 
		enabled, the Nios&nbsp;II core includes an additional memory interface master 
		port. Each tightly-coupled memory interface must connect directly to 
		exactly one memory slave port.</span></div>
	<div class="section">
		<p class="p ID-00000097" data-dita-outputclass="ID-00000097">When 
		tightly-coupled memory is present, the <font color="#FF0000">Nios&nbsp;II 
		core decodes addresses internally to determine</font> if
		<font color="#FF0000">requested instructions or data reside in 
		tightly-coupled memory</font>. If the address <font color="#FF0000">
		resides in tightly-coupled memory</font>, the Nios&nbsp;II core
		<font color="#FF0000">fetches the instruction or data through the 
		tightly-coupled memory interface</font>. Software accesses 
		tightly-coupled memory with the usual load and store instructions, such 
		as
		<samp class="ph codeph ID-00000252" data-dita-outputclass="ID-00000252">
		ldw</samp> or
		<samp class="ph codeph ID-00000252" data-dita-outputclass="ID-00000252">
		ldwio</samp>.</p>
		<p class="p ID-00000097" data-dita-outputclass="ID-00000097">Accessing 
		tightly-coupled memory bypasses cache memory. The processor core 
		functions as if cache were not present for the address span of the 
		tightly-coupled memory. Instructions for managing cache, such as
		<samp class="ph codeph ID-00000252" data-dita-outputclass="ID-00000252">
		initd</samp> and
		<samp class="ph codeph ID-00000252" data-dita-outputclass="ID-00000252">
		flushd</samp>, do not affect the tightly-coupled memory, even if the 
		instruction specifies an address in tightly-coupled memory.</p>
		<p class="p ID-00000097" data-dita-outputclass="ID-00000097">
		<font color="#FF0000">When the MMU is present, tightly-coupled memories 
		are always mapped into the kernel partition and can only be accessed in 
		supervisor mode.</font></div>
</div>
<p style="line-height: 150%">
<span style="font-family: MyriadPro-Semibold;font-size:16pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<br class="Apple-interchange-newline">
<font face="Arial Black">12、<a href="JTAG.htm">JTAG</a> Debug Module</font><br>
<span style="font-family: MinionPro-Regular;font-size:11pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
The Nios II architecture supports a JTAG debug module that provides on-chip 
emulation features to<br>
control the processor remotely from a host PC. PC-based software debugging tools 
communicate with the<br>
JTAG debug module and provide facilities, such as the following features:<br>
• Downloading programs to memory<br>
• Starting and stopping execution<br>
• Setting breakpoints and watchpoints<br>
• Analyzing registers and memory<br>
• Collecting real-time execution trace data</span><br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
<br class="Apple-interchange-newline">
</span>
<span style="font-family: MyriadPro-Semibold;font-size:28pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;">
<br class="Apple-interchange-newline">
　</span></p>

			<!-- #EndEditable --></div>
		<!--Main Content Area Ends Here--></div>
	<!-- Columns Container ends here -->
	<!-- Footer begins here -->
	<div id="footer">
		
		<p class="smltxt">模板来自于:
		<a href="http://www.genealogy-web-creations.com/" title="Genealogy Web Creations.">
		Genealogy Web Creations</a> </p>
		<p class="smltxt">Template Updated: May 2015 </p>
		<p class="smltxt"><a href="http://www.miitbeian.gov.cn/" title="备案后">京ICP备15041520号</a></p>
	</div>
	<!-- Footer ends here -->
	<!-- Page Container ends here --></div>

</body>

<!-- #EndTemplate -->

</html>
