//
// File created by:  xmxlmode
// Do not modify this file
//
/home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template
/home/m31181jg/Cadence/COMP22111/Stump/Stump_ALU/functional/verilog.v
/home/m31181jg/Cadence/COMP22111/Stump/Stump_ALU_test/functional/verilog.v
/home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/ihnl/cds0/netlist
/cadtools5/Xilinx_14.7/14.7/ISE_DS/ISE/verilog/src/glbl.v
