// Seed: 4135311467
module module_0;
  assign id_0 = 1'b0;
  logic id_1;
  assign id_1 = id_0;
  logic id_2;
  assign id_1 = 1'b0;
  reg id_3 = 1'b0;
  type_15 id_4 (
      .id_0('d0),
      .id_1(),
      .id_2(1),
      .id_3(id_0)
  );
  logic id_5;
  assign id_3 = id_3;
  logic id_6;
  logic id_7, id_8, id_9 = 1;
  logic id_10, id_11;
  always @* id_3 <= {1{1}};
endmodule
