-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
-- Date        : Thu Feb 26 21:26:57 2026
-- Host        : G-MF001 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_radiation_injector_0_0_sim_netlist.vhdl
-- Design      : system_radiation_injector_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_r_s_axi is
  port (
    s_axi_control_r_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 62 downto 0 );
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_r_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_r_s_axi is
  signal \^d\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal int_weight_mem : STD_LOGIC;
  signal int_weight_mem3_out : STD_LOGIC;
  signal int_weight_mem_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_weight_mem_reg02_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata : STD_LOGIC;
  signal \rdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_axi_control_r_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_r_rvalid\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal weight_mem : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_weight_mem[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_weight_mem[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_weight_mem[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_weight_mem[12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_weight_mem[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_weight_mem[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_weight_mem[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_weight_mem[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_weight_mem[17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_weight_mem[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_weight_mem[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_weight_mem[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_weight_mem[20]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_weight_mem[21]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_weight_mem[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_weight_mem[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_weight_mem[24]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_weight_mem[25]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_weight_mem[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_weight_mem[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_weight_mem[28]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_weight_mem[29]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_weight_mem[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_weight_mem[30]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_weight_mem[31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_weight_mem[32]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_weight_mem[33]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_weight_mem[34]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_weight_mem[35]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_weight_mem[36]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_weight_mem[37]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_weight_mem[38]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_weight_mem[39]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_weight_mem[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_weight_mem[40]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_weight_mem[41]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_weight_mem[42]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_weight_mem[43]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_weight_mem[44]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_weight_mem[45]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_weight_mem[46]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_weight_mem[47]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_weight_mem[48]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_weight_mem[49]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_weight_mem[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_weight_mem[50]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_weight_mem[51]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_weight_mem[52]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_weight_mem[53]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_weight_mem[54]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_weight_mem[55]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_weight_mem[56]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_weight_mem[57]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_weight_mem[58]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_weight_mem[59]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_weight_mem[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_weight_mem[60]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_weight_mem[61]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_weight_mem[62]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_weight_mem[63]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_weight_mem[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_weight_mem[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_weight_mem[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_weight_mem[9]_i_1\ : label is "soft_lutpair10";
begin
  D(62 downto 0) <= \^d\(62 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  s_axi_control_r_BVALID <= \^s_axi_control_r_bvalid\;
  s_axi_control_r_RVALID <= \^s_axi_control_r_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_r_rvalid\,
      I3 => s_axi_control_r_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_RREADY,
      I3 => \^s_axi_control_r_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_r_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_r_BREADY,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_r_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_r_BREADY,
      I3 => \^s_axi_control_r_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_r_bvalid\,
      R => ap_rst_n_inv
    );
\__4/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_r_WVALID,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => int_weight_mem3_out
    );
\__5/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_r_WVALID,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      O => int_weight_mem
    );
\int_weight_mem[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => weight_mem(0),
      O => int_weight_mem_reg02_out(0)
    );
\int_weight_mem[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(9),
      O => int_weight_mem_reg02_out(10)
    );
\int_weight_mem[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(10),
      O => int_weight_mem_reg02_out(11)
    );
\int_weight_mem[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(11),
      O => int_weight_mem_reg02_out(12)
    );
\int_weight_mem[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(12),
      O => int_weight_mem_reg02_out(13)
    );
\int_weight_mem[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(13),
      O => int_weight_mem_reg02_out(14)
    );
\int_weight_mem[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(14),
      O => int_weight_mem_reg02_out(15)
    );
\int_weight_mem[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(15),
      O => int_weight_mem_reg02_out(16)
    );
\int_weight_mem[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(16),
      O => int_weight_mem_reg02_out(17)
    );
\int_weight_mem[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(17),
      O => int_weight_mem_reg02_out(18)
    );
\int_weight_mem[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(18),
      O => int_weight_mem_reg02_out(19)
    );
\int_weight_mem[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(0),
      O => int_weight_mem_reg02_out(1)
    );
\int_weight_mem[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(19),
      O => int_weight_mem_reg02_out(20)
    );
\int_weight_mem[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(20),
      O => int_weight_mem_reg02_out(21)
    );
\int_weight_mem[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(21),
      O => int_weight_mem_reg02_out(22)
    );
\int_weight_mem[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(22),
      O => int_weight_mem_reg02_out(23)
    );
\int_weight_mem[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(23),
      O => int_weight_mem_reg02_out(24)
    );
\int_weight_mem[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(24),
      O => int_weight_mem_reg02_out(25)
    );
\int_weight_mem[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(25),
      O => int_weight_mem_reg02_out(26)
    );
\int_weight_mem[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(26),
      O => int_weight_mem_reg02_out(27)
    );
\int_weight_mem[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(27),
      O => int_weight_mem_reg02_out(28)
    );
\int_weight_mem[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(28),
      O => int_weight_mem_reg02_out(29)
    );
\int_weight_mem[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(1),
      O => int_weight_mem_reg02_out(2)
    );
\int_weight_mem[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(29),
      O => int_weight_mem_reg02_out(30)
    );
\int_weight_mem[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(30),
      O => int_weight_mem_reg02_out(31)
    );
\int_weight_mem[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(31),
      O => int_weight_mem_reg0(0)
    );
\int_weight_mem[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(32),
      O => int_weight_mem_reg0(1)
    );
\int_weight_mem[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(33),
      O => int_weight_mem_reg0(2)
    );
\int_weight_mem[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(34),
      O => int_weight_mem_reg0(3)
    );
\int_weight_mem[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(35),
      O => int_weight_mem_reg0(4)
    );
\int_weight_mem[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(36),
      O => int_weight_mem_reg0(5)
    );
\int_weight_mem[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(37),
      O => int_weight_mem_reg0(6)
    );
\int_weight_mem[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(38),
      O => int_weight_mem_reg0(7)
    );
\int_weight_mem[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(2),
      O => int_weight_mem_reg02_out(3)
    );
\int_weight_mem[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(39),
      O => int_weight_mem_reg0(8)
    );
\int_weight_mem[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(40),
      O => int_weight_mem_reg0(9)
    );
\int_weight_mem[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(41),
      O => int_weight_mem_reg0(10)
    );
\int_weight_mem[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(42),
      O => int_weight_mem_reg0(11)
    );
\int_weight_mem[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(43),
      O => int_weight_mem_reg0(12)
    );
\int_weight_mem[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(44),
      O => int_weight_mem_reg0(13)
    );
\int_weight_mem[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(45),
      O => int_weight_mem_reg0(14)
    );
\int_weight_mem[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(46),
      O => int_weight_mem_reg0(15)
    );
\int_weight_mem[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(47),
      O => int_weight_mem_reg0(16)
    );
\int_weight_mem[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(48),
      O => int_weight_mem_reg0(17)
    );
\int_weight_mem[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(3),
      O => int_weight_mem_reg02_out(4)
    );
\int_weight_mem[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(49),
      O => int_weight_mem_reg0(18)
    );
\int_weight_mem[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(50),
      O => int_weight_mem_reg0(19)
    );
\int_weight_mem[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(51),
      O => int_weight_mem_reg0(20)
    );
\int_weight_mem[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(52),
      O => int_weight_mem_reg0(21)
    );
\int_weight_mem[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(53),
      O => int_weight_mem_reg0(22)
    );
\int_weight_mem[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^d\(54),
      O => int_weight_mem_reg0(23)
    );
\int_weight_mem[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(55),
      O => int_weight_mem_reg0(24)
    );
\int_weight_mem[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(56),
      O => int_weight_mem_reg0(25)
    );
\int_weight_mem[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(57),
      O => int_weight_mem_reg0(26)
    );
\int_weight_mem[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(58),
      O => int_weight_mem_reg0(27)
    );
\int_weight_mem[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(4),
      O => int_weight_mem_reg02_out(5)
    );
\int_weight_mem[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(59),
      O => int_weight_mem_reg0(28)
    );
\int_weight_mem[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(60),
      O => int_weight_mem_reg0(29)
    );
\int_weight_mem[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(61),
      O => int_weight_mem_reg0(30)
    );
\int_weight_mem[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^d\(62),
      O => int_weight_mem_reg0(31)
    );
\int_weight_mem[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(5),
      O => int_weight_mem_reg02_out(6)
    );
\int_weight_mem[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^d\(6),
      O => int_weight_mem_reg02_out(7)
    );
\int_weight_mem[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(7),
      O => int_weight_mem_reg02_out(8)
    );
\int_weight_mem[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^d\(8),
      O => int_weight_mem_reg02_out(9)
    );
\int_weight_mem_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(0),
      Q => weight_mem(0),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(10),
      Q => \^d\(9),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(11),
      Q => \^d\(10),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(12),
      Q => \^d\(11),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(13),
      Q => \^d\(12),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(14),
      Q => \^d\(13),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(15),
      Q => \^d\(14),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(16),
      Q => \^d\(15),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(17),
      Q => \^d\(16),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(18),
      Q => \^d\(17),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(19),
      Q => \^d\(18),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(1),
      Q => \^d\(0),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(20),
      Q => \^d\(19),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(21),
      Q => \^d\(20),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(22),
      Q => \^d\(21),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(23),
      Q => \^d\(22),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(24),
      Q => \^d\(23),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(25),
      Q => \^d\(24),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(26),
      Q => \^d\(25),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(27),
      Q => \^d\(26),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(28),
      Q => \^d\(27),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(29),
      Q => \^d\(28),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(2),
      Q => \^d\(1),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(30),
      Q => \^d\(29),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(31),
      Q => \^d\(30),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(0),
      Q => \^d\(31),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(1),
      Q => \^d\(32),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(2),
      Q => \^d\(33),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(3),
      Q => \^d\(34),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(4),
      Q => \^d\(35),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(5),
      Q => \^d\(36),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(6),
      Q => \^d\(37),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(7),
      Q => \^d\(38),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(3),
      Q => \^d\(2),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(8),
      Q => \^d\(39),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(9),
      Q => \^d\(40),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(10),
      Q => \^d\(41),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(11),
      Q => \^d\(42),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(12),
      Q => \^d\(43),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(13),
      Q => \^d\(44),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(14),
      Q => \^d\(45),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(15),
      Q => \^d\(46),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(16),
      Q => \^d\(47),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(17),
      Q => \^d\(48),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(4),
      Q => \^d\(3),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(18),
      Q => \^d\(49),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(19),
      Q => \^d\(50),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(20),
      Q => \^d\(51),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(21),
      Q => \^d\(52),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(22),
      Q => \^d\(53),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(23),
      Q => \^d\(54),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(24),
      Q => \^d\(55),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(25),
      Q => \^d\(56),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(26),
      Q => \^d\(57),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(27),
      Q => \^d\(58),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(5),
      Q => \^d\(4),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(28),
      Q => \^d\(59),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(29),
      Q => \^d\(60),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(30),
      Q => \^d\(61),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem,
      D => int_weight_mem_reg0(31),
      Q => \^d\(62),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(6),
      Q => \^d\(5),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(7),
      Q => \^d\(6),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(8),
      Q => \^d\(7),
      R => ap_rst_n_inv
    );
\int_weight_mem_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_weight_mem3_out,
      D => int_weight_mem_reg02_out(9),
      Q => \^d\(8),
      R => ap_rst_n_inv
    );
\rdata[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => weight_mem(0),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(31),
      O => \rdata[0]_i_1__0_n_0\
    );
\rdata[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(9),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(41),
      O => \rdata[10]_i_1__0_n_0\
    );
\rdata[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(10),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(42),
      O => \rdata[11]_i_1__0_n_0\
    );
\rdata[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(11),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(43),
      O => \rdata[12]_i_1__0_n_0\
    );
\rdata[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(12),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(44),
      O => \rdata[13]_i_1__0_n_0\
    );
\rdata[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(13),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(45),
      O => \rdata[14]_i_1__0_n_0\
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(14),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(46),
      O => \rdata[15]_i_1__0_n_0\
    );
\rdata[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(15),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(47),
      O => \rdata[16]_i_1__0_n_0\
    );
\rdata[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(16),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(48),
      O => \rdata[17]_i_1__0_n_0\
    );
\rdata[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(17),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(49),
      O => \rdata[18]_i_1__0_n_0\
    );
\rdata[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(18),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(50),
      O => \rdata[19]_i_1__0_n_0\
    );
\rdata[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(0),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(32),
      O => \rdata[1]_i_1__0_n_0\
    );
\rdata[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(19),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(51),
      O => \rdata[20]_i_1__0_n_0\
    );
\rdata[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(20),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(52),
      O => \rdata[21]_i_1__0_n_0\
    );
\rdata[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(21),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(53),
      O => \rdata[22]_i_1__0_n_0\
    );
\rdata[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(22),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(54),
      O => \rdata[23]_i_1__0_n_0\
    );
\rdata[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(23),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(55),
      O => \rdata[24]_i_1__0_n_0\
    );
\rdata[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(24),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(56),
      O => \rdata[25]_i_1__0_n_0\
    );
\rdata[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(25),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(57),
      O => \rdata[26]_i_1__0_n_0\
    );
\rdata[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(26),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(58),
      O => \rdata[27]_i_1__0_n_0\
    );
\rdata[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(27),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(59),
      O => \rdata[28]_i_1__0_n_0\
    );
\rdata[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(28),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(60),
      O => \rdata[29]_i_1__0_n_0\
    );
\rdata[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(1),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(33),
      O => \rdata[2]_i_1__0_n_0\
    );
\rdata[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(29),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(61),
      O => \rdata[30]_i_1__0_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_r_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => rdata
    );
\rdata[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(30),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(62),
      O => \rdata[31]_i_3__0_n_0\
    );
\rdata[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(2),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(34),
      O => \rdata[3]_i_1__0_n_0\
    );
\rdata[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(3),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(35),
      O => \rdata[4]_i_1__0_n_0\
    );
\rdata[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(4),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(36),
      O => \rdata[5]_i_1__0_n_0\
    );
\rdata[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(5),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(37),
      O => \rdata[6]_i_1__0_n_0\
    );
\rdata[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(6),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(38),
      O => \rdata[7]_i_1__0_n_0\
    );
\rdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(7),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(39),
      O => \rdata[8]_i_1__0_n_0\
    );
\rdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(0),
      I1 => s_axi_control_r_ARADDR(1),
      I2 => \^d\(8),
      I3 => s_axi_control_r_ARADDR(2),
      I4 => \^d\(40),
      O => \rdata[9]_i_1__0_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[0]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[10]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[11]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[12]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[13]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[14]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[15]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[16]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[17]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[18]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[19]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[1]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[20]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[21]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[22]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[23]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[24]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[25]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[26]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[27]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[28]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[29]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[2]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[30]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[31]_i_3__0_n_0\,
      Q => s_axi_control_r_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[3]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[4]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[5]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[6]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[7]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[8]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[9]_i_1__0_n_0\,
      Q => s_axi_control_r_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_r_AWADDR(0),
      I1 => s_axi_control_r_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_r_AWADDR(1),
      I1 => s_axi_control_r_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_r_AWADDR(2),
      I1 => s_axi_control_r_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_s_axi is
  port (
    interrupt : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \int_range_size_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_seed_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_intensity_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_ap_start_reg_0 : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    initialized : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lfsr_loc_0_reg_164_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gmem_0_BVALID : in STD_LOGIC;
    icmp_ln38_reg_414 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_intensity0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_intensity[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_intensity_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_range_size0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_range_size[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_range_size_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_seed0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_seed[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_seed_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \lfsr_loc_0_reg_164[31]_i_3_n_0\ : STD_LOGIC;
  signal \lfsr_loc_0_reg_164[31]_i_4_n_0\ : STD_LOGIC;
  signal \lfsr_loc_0_reg_164[31]_i_5_n_0\ : STD_LOGIC;
  signal \lfsr_loc_0_reg_164[31]_i_6_n_0\ : STD_LOGIC;
  signal \lfsr_loc_0_reg_164[31]_i_7_n_0\ : STD_LOGIC;
  signal \lfsr_loc_0_reg_164[31]_i_8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \initialized[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_intensity[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_intensity[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_intensity[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_intensity[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_intensity[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_intensity[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_intensity[15]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_intensity[16]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_intensity[17]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_intensity[18]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_intensity[19]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_intensity[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_intensity[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_intensity[21]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_intensity[22]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_intensity[23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_intensity[24]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_intensity[25]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_intensity[26]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_intensity[27]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_intensity[28]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_intensity[29]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_intensity[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_intensity[30]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_intensity[31]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_intensity[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_intensity[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_intensity[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_intensity[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_intensity[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_intensity[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_intensity[9]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of int_interrupt_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_range_size[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_range_size[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_range_size[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_range_size[12]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_range_size[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_range_size[14]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_range_size[15]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_range_size[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_range_size[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_range_size[18]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_range_size[19]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_range_size[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_range_size[20]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_range_size[21]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_range_size[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_range_size[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_range_size[24]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_range_size[25]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_range_size[26]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_range_size[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_range_size[28]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_range_size[29]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_range_size[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_range_size[30]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_range_size[31]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_range_size[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_range_size[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_range_size[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_range_size[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_range_size[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_range_size[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_range_size[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_seed[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_seed[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_seed[11]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_seed[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_seed[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_seed[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_seed[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_seed[16]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_seed[17]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_seed[18]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_seed[19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_seed[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_seed[20]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_seed[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_seed[22]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_seed[23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_seed[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_seed[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_seed[26]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_seed[27]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_seed[28]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_seed[29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_seed[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_seed[30]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_seed[31]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_seed[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_seed[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_seed[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_seed[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_seed[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_seed[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_seed[9]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[15]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[16]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[17]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[18]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[19]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[20]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[21]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[22]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[23]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[24]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[25]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[26]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[27]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[28]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[29]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[30]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[31]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[31]_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \lfsr_loc_0_reg_164[9]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rdata[0]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair44";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  \int_intensity_reg[31]_0\(31 downto 0) <= \^int_intensity_reg[31]_0\(31 downto 0);
  \int_range_size_reg[31]_0\(31 downto 0) <= \^int_range_size_reg[31]_0\(31 downto 0);
  \int_seed_reg[31]_0\(31 downto 0) <= \^int_seed_reg[31]_0\(31 downto 0);
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_control_rvalid\,
      I1 => s_axi_control_RREADY,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_BREADY,
      I3 => s_axi_control_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => E(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => p_3_in(7),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
\initialized[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => initialized(0),
      O => int_ap_start_reg_0
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_done,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFF8088"
    )
        port map (
      I0 => p_3_in(7),
      I1 => Q(1),
      I2 => gmem_0_BVALID,
      I3 => icmp_ln38_reg_414(0),
      I4 => int_ap_start5_out,
      I5 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[4]\,
      I2 => s_axi_control_WDATA(0),
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => p_3_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_3_in(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_gie_i_3_n_0,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_0_[5]\,
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_intensity[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(0),
      O => int_intensity0(0)
    );
\int_intensity[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(10),
      O => int_intensity0(10)
    );
\int_intensity[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(11),
      O => int_intensity0(11)
    );
\int_intensity[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(12),
      O => int_intensity0(12)
    );
\int_intensity[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(13),
      O => int_intensity0(13)
    );
\int_intensity[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(14),
      O => int_intensity0(14)
    );
\int_intensity[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(15),
      O => int_intensity0(15)
    );
\int_intensity[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(16),
      O => int_intensity0(16)
    );
\int_intensity[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(17),
      O => int_intensity0(17)
    );
\int_intensity[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(18),
      O => int_intensity0(18)
    );
\int_intensity[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(19),
      O => int_intensity0(19)
    );
\int_intensity[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(1),
      O => int_intensity0(1)
    );
\int_intensity[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(20),
      O => int_intensity0(20)
    );
\int_intensity[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(21),
      O => int_intensity0(21)
    );
\int_intensity[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(22),
      O => int_intensity0(22)
    );
\int_intensity[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_intensity_reg[31]_0\(23),
      O => int_intensity0(23)
    );
\int_intensity[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(24),
      O => int_intensity0(24)
    );
\int_intensity[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(25),
      O => int_intensity0(25)
    );
\int_intensity[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(26),
      O => int_intensity0(26)
    );
\int_intensity[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(27),
      O => int_intensity0(27)
    );
\int_intensity[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(28),
      O => int_intensity0(28)
    );
\int_intensity[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(29),
      O => int_intensity0(29)
    );
\int_intensity[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(2),
      O => int_intensity0(2)
    );
\int_intensity[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(30),
      O => int_intensity0(30)
    );
\int_intensity[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_intensity[31]_i_1_n_0\
    );
\int_intensity[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_intensity_reg[31]_0\(31),
      O => int_intensity0(31)
    );
\int_intensity[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(3),
      O => int_intensity0(3)
    );
\int_intensity[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(4),
      O => int_intensity0(4)
    );
\int_intensity[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(5),
      O => int_intensity0(5)
    );
\int_intensity[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(6),
      O => int_intensity0(6)
    );
\int_intensity[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_intensity_reg[31]_0\(7),
      O => int_intensity0(7)
    );
\int_intensity[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(8),
      O => int_intensity0(8)
    );
\int_intensity[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_intensity_reg[31]_0\(9),
      O => int_intensity0(9)
    );
\int_intensity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(0),
      Q => \^int_intensity_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_intensity_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(10),
      Q => \^int_intensity_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_intensity_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(11),
      Q => \^int_intensity_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_intensity_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(12),
      Q => \^int_intensity_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_intensity_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(13),
      Q => \^int_intensity_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_intensity_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(14),
      Q => \^int_intensity_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_intensity_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(15),
      Q => \^int_intensity_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_intensity_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(16),
      Q => \^int_intensity_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_intensity_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(17),
      Q => \^int_intensity_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_intensity_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(18),
      Q => \^int_intensity_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_intensity_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(19),
      Q => \^int_intensity_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_intensity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(1),
      Q => \^int_intensity_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_intensity_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(20),
      Q => \^int_intensity_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_intensity_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(21),
      Q => \^int_intensity_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_intensity_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(22),
      Q => \^int_intensity_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_intensity_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(23),
      Q => \^int_intensity_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_intensity_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(24),
      Q => \^int_intensity_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_intensity_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(25),
      Q => \^int_intensity_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_intensity_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(26),
      Q => \^int_intensity_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_intensity_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(27),
      Q => \^int_intensity_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_intensity_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(28),
      Q => \^int_intensity_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_intensity_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(29),
      Q => \^int_intensity_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_intensity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(2),
      Q => \^int_intensity_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_intensity_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(30),
      Q => \^int_intensity_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_intensity_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(31),
      Q => \^int_intensity_reg[31]_0\(31),
      R => ap_rst_n_inv
    );
\int_intensity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(3),
      Q => \^int_intensity_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_intensity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(4),
      Q => \^int_intensity_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_intensity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(5),
      Q => \^int_intensity_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_intensity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(6),
      Q => \^int_intensity_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_intensity_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(7),
      Q => \^int_intensity_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_intensity_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(8),
      Q => \^int_intensity_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_intensity_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_intensity[31]_i_1_n_0\,
      D => int_intensity0(9),
      Q => \^int_intensity_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => s_axi_control_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\int_range_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(0),
      O => int_range_size0(0)
    );
\int_range_size[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(10),
      O => int_range_size0(10)
    );
\int_range_size[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(11),
      O => int_range_size0(11)
    );
\int_range_size[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(12),
      O => int_range_size0(12)
    );
\int_range_size[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(13),
      O => int_range_size0(13)
    );
\int_range_size[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(14),
      O => int_range_size0(14)
    );
\int_range_size[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(15),
      O => int_range_size0(15)
    );
\int_range_size[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(16),
      O => int_range_size0(16)
    );
\int_range_size[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(17),
      O => int_range_size0(17)
    );
\int_range_size[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(18),
      O => int_range_size0(18)
    );
\int_range_size[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(19),
      O => int_range_size0(19)
    );
\int_range_size[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(1),
      O => int_range_size0(1)
    );
\int_range_size[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(20),
      O => int_range_size0(20)
    );
\int_range_size[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(21),
      O => int_range_size0(21)
    );
\int_range_size[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(22),
      O => int_range_size0(22)
    );
\int_range_size[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_range_size_reg[31]_0\(23),
      O => int_range_size0(23)
    );
\int_range_size[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(24),
      O => int_range_size0(24)
    );
\int_range_size[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(25),
      O => int_range_size0(25)
    );
\int_range_size[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(26),
      O => int_range_size0(26)
    );
\int_range_size[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(27),
      O => int_range_size0(27)
    );
\int_range_size[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(28),
      O => int_range_size0(28)
    );
\int_range_size[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(29),
      O => int_range_size0(29)
    );
\int_range_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(2),
      O => int_range_size0(2)
    );
\int_range_size[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(30),
      O => int_range_size0(30)
    );
\int_range_size[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_range_size[31]_i_1_n_0\
    );
\int_range_size[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_range_size_reg[31]_0\(31),
      O => int_range_size0(31)
    );
\int_range_size[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(3),
      O => int_range_size0(3)
    );
\int_range_size[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(4),
      O => int_range_size0(4)
    );
\int_range_size[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(5),
      O => int_range_size0(5)
    );
\int_range_size[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(6),
      O => int_range_size0(6)
    );
\int_range_size[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_range_size_reg[31]_0\(7),
      O => int_range_size0(7)
    );
\int_range_size[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(8),
      O => int_range_size0(8)
    );
\int_range_size[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_range_size_reg[31]_0\(9),
      O => int_range_size0(9)
    );
\int_range_size_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(0),
      Q => \^int_range_size_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_range_size_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(10),
      Q => \^int_range_size_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_range_size_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(11),
      Q => \^int_range_size_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_range_size_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(12),
      Q => \^int_range_size_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_range_size_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(13),
      Q => \^int_range_size_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_range_size_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(14),
      Q => \^int_range_size_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_range_size_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(15),
      Q => \^int_range_size_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_range_size_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(16),
      Q => \^int_range_size_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_range_size_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(17),
      Q => \^int_range_size_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_range_size_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(18),
      Q => \^int_range_size_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_range_size_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(19),
      Q => \^int_range_size_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_range_size_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(1),
      Q => \^int_range_size_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_range_size_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(20),
      Q => \^int_range_size_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_range_size_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(21),
      Q => \^int_range_size_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_range_size_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(22),
      Q => \^int_range_size_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_range_size_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(23),
      Q => \^int_range_size_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_range_size_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(24),
      Q => \^int_range_size_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_range_size_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(25),
      Q => \^int_range_size_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_range_size_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(26),
      Q => \^int_range_size_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_range_size_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(27),
      Q => \^int_range_size_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_range_size_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(28),
      Q => \^int_range_size_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_range_size_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(29),
      Q => \^int_range_size_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_range_size_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(2),
      Q => \^int_range_size_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_range_size_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(30),
      Q => \^int_range_size_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_range_size_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(31),
      Q => \^int_range_size_reg[31]_0\(31),
      R => ap_rst_n_inv
    );
\int_range_size_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(3),
      Q => \^int_range_size_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_range_size_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(4),
      Q => \^int_range_size_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_range_size_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(5),
      Q => \^int_range_size_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_range_size_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(6),
      Q => \^int_range_size_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_range_size_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(7),
      Q => \^int_range_size_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_range_size_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(8),
      Q => \^int_range_size_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_range_size_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_range_size[31]_i_1_n_0\,
      D => int_range_size0(9),
      Q => \^int_range_size_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_seed[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(0),
      O => int_seed0(0)
    );
\int_seed[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(10),
      O => int_seed0(10)
    );
\int_seed[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(11),
      O => int_seed0(11)
    );
\int_seed[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(12),
      O => int_seed0(12)
    );
\int_seed[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(13),
      O => int_seed0(13)
    );
\int_seed[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(14),
      O => int_seed0(14)
    );
\int_seed[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(15),
      O => int_seed0(15)
    );
\int_seed[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(16),
      O => int_seed0(16)
    );
\int_seed[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(17),
      O => int_seed0(17)
    );
\int_seed[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(18),
      O => int_seed0(18)
    );
\int_seed[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(19),
      O => int_seed0(19)
    );
\int_seed[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(1),
      O => int_seed0(1)
    );
\int_seed[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(20),
      O => int_seed0(20)
    );
\int_seed[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(21),
      O => int_seed0(21)
    );
\int_seed[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(22),
      O => int_seed0(22)
    );
\int_seed[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_seed_reg[31]_0\(23),
      O => int_seed0(23)
    );
\int_seed[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(24),
      O => int_seed0(24)
    );
\int_seed[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(25),
      O => int_seed0(25)
    );
\int_seed[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(26),
      O => int_seed0(26)
    );
\int_seed[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(27),
      O => int_seed0(27)
    );
\int_seed[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(28),
      O => int_seed0(28)
    );
\int_seed[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(29),
      O => int_seed0(29)
    );
\int_seed[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(2),
      O => int_seed0(2)
    );
\int_seed[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(30),
      O => int_seed0(30)
    );
\int_seed[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_control_WVALID,
      O => \int_seed[31]_i_1_n_0\
    );
\int_seed[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_seed_reg[31]_0\(31),
      O => int_seed0(31)
    );
\int_seed[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(3),
      O => int_seed0(3)
    );
\int_seed[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(4),
      O => int_seed0(4)
    );
\int_seed[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(5),
      O => int_seed0(5)
    );
\int_seed[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(6),
      O => int_seed0(6)
    );
\int_seed[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_seed_reg[31]_0\(7),
      O => int_seed0(7)
    );
\int_seed[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(8),
      O => int_seed0(8)
    );
\int_seed[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_seed_reg[31]_0\(9),
      O => int_seed0(9)
    );
\int_seed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(0),
      Q => \^int_seed_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_seed_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(10),
      Q => \^int_seed_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_seed_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(11),
      Q => \^int_seed_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_seed_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(12),
      Q => \^int_seed_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_seed_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(13),
      Q => \^int_seed_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_seed_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(14),
      Q => \^int_seed_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_seed_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(15),
      Q => \^int_seed_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_seed_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(16),
      Q => \^int_seed_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_seed_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(17),
      Q => \^int_seed_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_seed_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(18),
      Q => \^int_seed_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_seed_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(19),
      Q => \^int_seed_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_seed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(1),
      Q => \^int_seed_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_seed_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(20),
      Q => \^int_seed_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_seed_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(21),
      Q => \^int_seed_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_seed_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(22),
      Q => \^int_seed_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_seed_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(23),
      Q => \^int_seed_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_seed_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(24),
      Q => \^int_seed_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_seed_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(25),
      Q => \^int_seed_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_seed_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(26),
      Q => \^int_seed_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_seed_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(27),
      Q => \^int_seed_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_seed_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(28),
      Q => \^int_seed_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_seed_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(29),
      Q => \^int_seed_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_seed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(2),
      Q => \^int_seed_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_seed_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(30),
      Q => \^int_seed_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_seed_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(31),
      Q => \^int_seed_reg[31]_0\(31),
      R => ap_rst_n_inv
    );
\int_seed_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(3),
      Q => \^int_seed_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_seed_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(4),
      Q => \^int_seed_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_seed_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(5),
      Q => \^int_seed_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_seed_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(6),
      Q => \^int_seed_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_seed_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(7),
      Q => \^int_seed_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_seed_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(8),
      Q => \^int_seed_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_seed_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_seed[31]_i_1_n_0\,
      D => int_seed0(9),
      Q => \^int_seed_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => task_ap_done,
      I4 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => p_3_in(2),
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      I4 => ap_done,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => ap_rst_n_inv
    );
\lfsr_loc_0_reg_164[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(0),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(0),
      O => D(0)
    );
\lfsr_loc_0_reg_164[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(10),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(10),
      O => D(10)
    );
\lfsr_loc_0_reg_164[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(11),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(11),
      O => D(11)
    );
\lfsr_loc_0_reg_164[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(12),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(12),
      O => D(12)
    );
\lfsr_loc_0_reg_164[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(13),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(13),
      O => D(13)
    );
\lfsr_loc_0_reg_164[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(14),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(14),
      O => D(14)
    );
\lfsr_loc_0_reg_164[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(15),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(15),
      O => D(15)
    );
\lfsr_loc_0_reg_164[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(16),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(16),
      O => D(16)
    );
\lfsr_loc_0_reg_164[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(17),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(17),
      O => D(17)
    );
\lfsr_loc_0_reg_164[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(18),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(18),
      O => D(18)
    );
\lfsr_loc_0_reg_164[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(19),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(19),
      O => D(19)
    );
\lfsr_loc_0_reg_164[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(1),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(1),
      O => D(1)
    );
\lfsr_loc_0_reg_164[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(20),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(20),
      O => D(20)
    );
\lfsr_loc_0_reg_164[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(21),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(21),
      O => D(21)
    );
\lfsr_loc_0_reg_164[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(22),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(22),
      O => D(22)
    );
\lfsr_loc_0_reg_164[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(23),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(23),
      O => D(23)
    );
\lfsr_loc_0_reg_164[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(24),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(24),
      O => D(24)
    );
\lfsr_loc_0_reg_164[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(25),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(25),
      O => D(25)
    );
\lfsr_loc_0_reg_164[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(26),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(26),
      O => D(26)
    );
\lfsr_loc_0_reg_164[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(27),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(27),
      O => D(27)
    );
\lfsr_loc_0_reg_164[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(28),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(28),
      O => D(28)
    );
\lfsr_loc_0_reg_164[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(29),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(29),
      O => D(29)
    );
\lfsr_loc_0_reg_164[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(2),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(2),
      O => D(2)
    );
\lfsr_loc_0_reg_164[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(30),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(30),
      O => D(30)
    );
\lfsr_loc_0_reg_164[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164[31]_i_3_n_0\,
      I1 => \lfsr_loc_0_reg_164[31]_i_4_n_0\,
      I2 => \lfsr_loc_0_reg_164[31]_i_5_n_0\,
      I3 => \lfsr_loc_0_reg_164[31]_i_6_n_0\,
      I4 => \lfsr_loc_0_reg_164[31]_i_7_n_0\,
      I5 => \lfsr_loc_0_reg_164[31]_i_8_n_0\,
      O => SR(0)
    );
\lfsr_loc_0_reg_164[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(31),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(31),
      O => D(31)
    );
\lfsr_loc_0_reg_164[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(23),
      I1 => \^int_seed_reg[31]_0\(24),
      I2 => \^int_seed_reg[31]_0\(21),
      I3 => \^int_seed_reg[31]_0\(22),
      I4 => \^int_seed_reg[31]_0\(26),
      I5 => \^int_seed_reg[31]_0\(25),
      O => \lfsr_loc_0_reg_164[31]_i_3_n_0\
    );
\lfsr_loc_0_reg_164[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(29),
      I1 => \^int_seed_reg[31]_0\(30),
      I2 => \^int_seed_reg[31]_0\(27),
      I3 => \^int_seed_reg[31]_0\(28),
      I4 => initialized(0),
      I5 => \^int_seed_reg[31]_0\(31),
      O => \lfsr_loc_0_reg_164[31]_i_4_n_0\
    );
\lfsr_loc_0_reg_164[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(17),
      I1 => \^int_seed_reg[31]_0\(18),
      I2 => \^int_seed_reg[31]_0\(15),
      I3 => \^int_seed_reg[31]_0\(16),
      I4 => \^int_seed_reg[31]_0\(20),
      I5 => \^int_seed_reg[31]_0\(19),
      O => \lfsr_loc_0_reg_164[31]_i_5_n_0\
    );
\lfsr_loc_0_reg_164[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(11),
      I1 => \^int_seed_reg[31]_0\(12),
      I2 => \^int_seed_reg[31]_0\(9),
      I3 => \^int_seed_reg[31]_0\(10),
      I4 => \^int_seed_reg[31]_0\(14),
      I5 => \^int_seed_reg[31]_0\(13),
      O => \lfsr_loc_0_reg_164[31]_i_6_n_0\
    );
\lfsr_loc_0_reg_164[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(0),
      I1 => \^int_seed_reg[31]_0\(1),
      I2 => \^int_seed_reg[31]_0\(2),
      I3 => \^ap_start\,
      I4 => Q(0),
      O => \lfsr_loc_0_reg_164[31]_i_7_n_0\
    );
\lfsr_loc_0_reg_164[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(5),
      I1 => \^int_seed_reg[31]_0\(6),
      I2 => \^int_seed_reg[31]_0\(3),
      I3 => \^int_seed_reg[31]_0\(4),
      I4 => \^int_seed_reg[31]_0\(8),
      I5 => \^int_seed_reg[31]_0\(7),
      O => \lfsr_loc_0_reg_164[31]_i_8_n_0\
    );
\lfsr_loc_0_reg_164[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(3),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(3),
      O => D(3)
    );
\lfsr_loc_0_reg_164[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(4),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(4),
      O => D(4)
    );
\lfsr_loc_0_reg_164[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(5),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(5),
      O => D(5)
    );
\lfsr_loc_0_reg_164[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(6),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(6),
      O => D(6)
    );
\lfsr_loc_0_reg_164[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(7),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(7),
      O => D(7)
    );
\lfsr_loc_0_reg_164[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(8),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(8),
      O => D(8)
    );
\lfsr_loc_0_reg_164[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lfsr_loc_0_reg_164_reg[31]\(9),
      I1 => initialized(0),
      I2 => \^int_seed_reg[31]_0\(9),
      O => D(9)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \^int_range_size_reg[31]_0\(0),
      I1 => \rdata[31]_i_3_n_0\,
      I2 => \rdata[0]_i_2_n_0\,
      I3 => \rdata[31]_i_5_n_0\,
      I4 => \^int_seed_reg[31]_0\(0),
      I5 => \rdata[0]_i_3_n_0\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[0]_i_4_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F3000088C00000"
    )
        port map (
      I0 => \^int_intensity_reg[31]_0\(0),
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[0]_i_5_n_0\,
      I5 => \^ap_start\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(5),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(10),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(10),
      I4 => \^int_seed_reg[31]_0\(10),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(11),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(11),
      I4 => \^int_seed_reg[31]_0\(11),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(12),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(12),
      I4 => \^int_seed_reg[31]_0\(12),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(13),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(13),
      I4 => \^int_seed_reg[31]_0\(13),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(14),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(14),
      I4 => \^int_seed_reg[31]_0\(14),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(15),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(15),
      I4 => \^int_seed_reg[31]_0\(15),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(16),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(16),
      I4 => \^int_seed_reg[31]_0\(16),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(17),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(17),
      I4 => \^int_seed_reg[31]_0\(17),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(18),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(18),
      I4 => \^int_seed_reg[31]_0\(18),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(19),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(19),
      I4 => \^int_seed_reg[31]_0\(19),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => \rdata[1]_i_3_n_0\,
      I4 => \rdata[1]_i_4_n_0\,
      I5 => int_task_ap_done,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(1),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(1),
      I4 => \^int_seed_reg[31]_0\(1),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(1),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(20),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(20),
      I4 => \^int_seed_reg[31]_0\(20),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(21),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(21),
      I4 => \^int_seed_reg[31]_0\(21),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(22),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(22),
      I4 => \^int_seed_reg[31]_0\(22),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(23),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(23),
      I4 => \^int_seed_reg[31]_0\(23),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(24),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(24),
      I4 => \^int_seed_reg[31]_0\(24),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(25),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(25),
      I4 => \^int_seed_reg[31]_0\(25),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(26),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(26),
      I4 => \^int_seed_reg[31]_0\(26),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(27),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(27),
      I4 => \^int_seed_reg[31]_0\(27),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(28),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(28),
      I4 => \^int_seed_reg[31]_0\(28),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(29),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(29),
      I4 => \^int_seed_reg[31]_0\(29),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(2),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \rdata[2]_i_2_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => p_3_in(2),
      I2 => \rdata[31]_i_3_n_0\,
      I3 => \^int_range_size_reg[31]_0\(2),
      I4 => \^int_intensity_reg[31]_0\(2),
      I5 => \rdata[31]_i_4_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(30),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(30),
      I4 => \^int_seed_reg[31]_0\(30),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(31),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(31),
      I4 => \^int_seed_reg[31]_0\(31),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(3),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \rdata[3]_i_2_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => int_ap_ready,
      I2 => \rdata[31]_i_3_n_0\,
      I3 => \^int_range_size_reg[31]_0\(3),
      I4 => \^int_intensity_reg[31]_0\(3),
      I5 => \rdata[31]_i_4_n_0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(4),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(4),
      I4 => \^int_seed_reg[31]_0\(4),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(5),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(5),
      I4 => \^int_seed_reg[31]_0\(5),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(6),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(6),
      I4 => \^int_seed_reg[31]_0\(6),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(7),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \rdata[7]_i_2_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => p_3_in(7),
      I2 => \rdata[31]_i_3_n_0\,
      I3 => \^int_range_size_reg[31]_0\(7),
      I4 => \^int_intensity_reg[31]_0\(7),
      I5 => \rdata[31]_i_4_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_range_size_reg[31]_0\(8),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_intensity_reg[31]_0\(8),
      I4 => \^int_seed_reg[31]_0\(8),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^int_seed_reg[31]_0\(9),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \rdata[9]_i_2_n_0\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => \^interrupt\,
      I2 => \rdata[31]_i_3_n_0\,
      I3 => \^int_range_size_reg[31]_0\(9),
      I4 => \^int_intensity_reg[31]_0\(9),
      I5 => \rdata[31]_i_4_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5\ is
  port (
    ost_ctrl_empty_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_BURST_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    \num_data_cnt_reg[4]_0\ : in STD_LOGIC;
    \num_data_cnt_reg[4]_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5\ is
  signal \dout_vld_i_1__8_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__5_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__5_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_empty_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ost_ctrl_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_17_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__8\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__8\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__8\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__8\ : label is "soft_lutpair113";
begin
  ost_ctrl_empty_n(0) <= \^ost_ctrl_empty_n\(0);
  ost_ctrl_ready(0) <= \^ost_ctrl_ready\(0);
\dout_vld_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^ost_ctrl_empty_n\(0),
      I2 => local_BURST_RREADY(0),
      O => \dout_vld_i_1__8_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__8_n_0\,
      Q => \^ost_ctrl_empty_n\(0),
      R => SR(0)
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D005D005D00"
    )
        port map (
      I0 => \empty_n_i_2__8_n_0\,
      I1 => \^ost_ctrl_empty_n\(0),
      I2 => local_BURST_RREADY(0),
      I3 => empty_n_reg_n_0,
      I4 => \^ost_ctrl_ready\(0),
      I5 => ost_ctrl_valid,
      O => \empty_n_i_1__8_n_0\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__8_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^ost_ctrl_ready\(0),
      I2 => local_BURST_RREADY(0),
      I3 => \^ost_ctrl_empty_n\(0),
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(0),
      I5 => \num_data_cnt1__0\,
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^ost_ctrl_ready\(0),
      S => SR(0)
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655AAAA59AA5555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^ost_ctrl_empty_n\(0),
      I2 => local_BURST_RREADY(0),
      I3 => empty_n_reg_n_0,
      I4 => \push__0\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__8_n_0\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__8_n_0\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => \^ost_ctrl_empty_n\(0),
      I1 => local_BURST_RREADY(0),
      I2 => empty_n_reg_n_0,
      I3 => \^ost_ctrl_ready\(0),
      I4 => ost_ctrl_valid,
      O => \mOutPtr[4]_i_1__5_n_0\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__5_n_0\
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\(0),
      I2 => empty_n_reg_n_0,
      I3 => local_BURST_RREADY(0),
      I4 => \^ost_ctrl_empty_n\(0),
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[2]_i_1__8_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[3]_i_1__8_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_0\,
      D => \mOutPtr[4]_i_2__5_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__8_n_0\
    );
\num_data_cnt[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => local_BURST_RREADY(0),
      I2 => \^ost_ctrl_empty_n\(0),
      I3 => \^ost_ctrl_ready\(0),
      I4 => ost_ctrl_valid,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__8_n_0\
    );
\num_data_cnt[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FF70008F"
    )
        port map (
      I0 => local_BURST_RREADY(0),
      I1 => \^ost_ctrl_empty_n\(0),
      I2 => \push__0\,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__8_n_0\
    );
\num_data_cnt[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__8_n_0\
    );
\num_data_cnt[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__5_n_0\
    );
\num_data_cnt[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880888088808"
    )
        port map (
      I0 => \^ost_ctrl_ready\(0),
      I1 => \num_data_cnt_reg[4]_0\,
      I2 => \num_data_cnt_reg[4]_1\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \^ost_ctrl_empty_n\(0),
      I5 => local_BURST_RREADY(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[0]_i_1__8_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[1]_i_1__8_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[2]_i_1__8_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[3]_i_1__8_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[4]_i_2__5_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln38_reg_414 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 86 downto 0 );
    \ap_CS_fsm_reg[87]\ : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    \num_data_cnt1__0\ : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_valid : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3\ is
  signal \ap_CS_fsm[87]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[87]_i_9_n_0\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal \dout_vld_i_1__3_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \num_data_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_17_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dout_vld_i_1__3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_2__0\ : label is "soft_lutpair232";
begin
  ap_done <= \^ap_done\;
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FDD00"
    )
        port map (
      I0 => icmp_ln38_reg_414(0),
      I1 => \^dout_vld_reg_0\,
      I2 => ap_start,
      I3 => Q(86),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0008000"
    )
        port map (
      I0 => \ap_CS_fsm[87]_i_2_n_0\,
      I1 => \ap_CS_fsm[87]_i_3_n_0\,
      I2 => \ap_CS_fsm[87]_i_4_n_0\,
      I3 => \ap_CS_fsm[87]_i_5_n_0\,
      I4 => \ap_CS_fsm_reg[87]\,
      O => D(1)
    );
\ap_CS_fsm[87]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(58),
      I1 => Q(59),
      I2 => Q(56),
      I3 => Q(57),
      I4 => Q(61),
      I5 => Q(60),
      O => \ap_CS_fsm[87]_i_10_n_0\
    );
\ap_CS_fsm[87]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(64),
      I1 => Q(65),
      I2 => Q(62),
      I3 => Q(63),
      I4 => Q(67),
      I5 => Q(66),
      O => \ap_CS_fsm[87]_i_11_n_0\
    );
\ap_CS_fsm[87]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      I2 => Q(44),
      I3 => Q(45),
      I4 => Q(49),
      I5 => Q(48),
      O => \ap_CS_fsm[87]_i_12_n_0\
    );
\ap_CS_fsm[87]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(52),
      I1 => Q(53),
      I2 => Q(50),
      I3 => Q(51),
      I4 => Q(55),
      I5 => Q(54),
      O => \ap_CS_fsm[87]_i_13_n_0\
    );
\ap_CS_fsm[87]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(34),
      I1 => Q(35),
      I2 => Q(32),
      I3 => Q(33),
      I4 => Q(37),
      I5 => Q(36),
      O => \ap_CS_fsm[87]_i_14_n_0\
    );
\ap_CS_fsm[87]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(40),
      I1 => Q(41),
      I2 => Q(38),
      I3 => Q(39),
      I4 => Q(43),
      I5 => Q(42),
      O => \ap_CS_fsm[87]_i_15_n_0\
    );
\ap_CS_fsm[87]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => \ap_CS_fsm[87]_i_16_n_0\
    );
\ap_CS_fsm[87]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => \ap_CS_fsm[87]_i_17_n_0\
    );
\ap_CS_fsm[87]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => \ap_CS_fsm[87]_i_18_n_0\
    );
\ap_CS_fsm[87]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      O => \ap_CS_fsm[87]_i_19_n_0\
    );
\ap_CS_fsm[87]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[87]_i_7_n_0\,
      I1 => \ap_CS_fsm[87]_i_8_n_0\,
      I2 => \ap_CS_fsm[87]_i_9_n_0\,
      I3 => \ap_CS_fsm[87]_i_10_n_0\,
      I4 => \ap_CS_fsm[87]_i_11_n_0\,
      O => \ap_CS_fsm[87]_i_2_n_0\
    );
\ap_CS_fsm[87]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => \ap_CS_fsm[87]_i_20_n_0\
    );
\ap_CS_fsm[87]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[87]_i_12_n_0\,
      I1 => \ap_CS_fsm[87]_i_13_n_0\,
      I2 => \ap_CS_fsm[87]_i_14_n_0\,
      I3 => \ap_CS_fsm[87]_i_15_n_0\,
      O => \ap_CS_fsm[87]_i_3_n_0\
    );
\ap_CS_fsm[87]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ap_CS_fsm[87]_i_16_n_0\,
      I1 => \ap_CS_fsm[87]_i_17_n_0\,
      I2 => \ap_CS_fsm[87]_i_18_n_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^ap_done\,
      O => \ap_CS_fsm[87]_i_4_n_0\
    );
\ap_CS_fsm[87]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm[87]_i_19_n_0\,
      I1 => Q(27),
      I2 => Q(26),
      I3 => Q(29),
      I4 => Q(28),
      I5 => \ap_CS_fsm[87]_i_20_n_0\,
      O => \ap_CS_fsm[87]_i_5_n_0\
    );
\ap_CS_fsm[87]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(82),
      I1 => Q(83),
      I2 => Q(80),
      I3 => Q(81),
      I4 => Q(85),
      I5 => Q(84),
      O => \ap_CS_fsm[87]_i_7_n_0\
    );
\ap_CS_fsm[87]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(76),
      I1 => Q(77),
      I2 => Q(74),
      I3 => Q(75),
      I4 => Q(79),
      I5 => Q(78),
      O => \ap_CS_fsm[87]_i_8_n_0\
    );
\ap_CS_fsm[87]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(70),
      I1 => Q(71),
      I2 => Q(68),
      I3 => Q(69),
      I4 => Q(73),
      I5 => Q(72),
      O => \ap_CS_fsm[87]_i_9_n_0\
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => Q(86),
      I2 => \^dout_vld_reg_0\,
      I3 => icmp_ln38_reg_414(0),
      O => \dout_vld_i_1__3_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75F50000"
    )
        port map (
      I0 => \empty_n_i_2__3_n_0\,
      I1 => Q(86),
      I2 => \^dout_vld_reg_0\,
      I3 => icmp_ln38_reg_414(0),
      I4 => empty_n_reg_n_0,
      I5 => \push__0\,
      O => \empty_n_i_1__3_n_0\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => \full_n1__3\,
      I1 => \push__0\,
      I2 => icmp_ln38_reg_414(0),
      I3 => \^dout_vld_reg_0\,
      I4 => Q(86),
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt1__0\,
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => icmp_ln38_reg_414(0),
      I1 => \^dout_vld_reg_0\,
      I2 => Q(86),
      O => \^ap_done\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__4_n_0\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CFFB300"
    )
        port map (
      I0 => Q(86),
      I1 => \^dout_vld_reg_0\,
      I2 => icmp_ln38_reg_414(0),
      I3 => empty_n_reg_n_0,
      I4 => \push__0\,
      O => \mOutPtr[3]_i_1__4_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A22AA22"
    )
        port map (
      I0 => \push__0\,
      I1 => empty_n_reg_n_0,
      I2 => icmp_ln38_reg_414(0),
      I3 => \^dout_vld_reg_0\,
      I4 => Q(86),
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_0\,
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_0\,
      D => \mOutPtr[2]_i_1__4_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__4_n_0\,
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__3_n_0\
    );
\num_data_cnt[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAA6AAA5555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => icmp_ln38_reg_414(0),
      I2 => \^dout_vld_reg_0\,
      I3 => Q(86),
      I4 => \push__0\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__4_n_0\
    );
\num_data_cnt[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__4_n_0\
    );
\num_data_cnt[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2__0_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[0]_i_1__3_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[1]_i_1__4_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[2]_i_1__4_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \num_data_cnt[3]_i_2__0_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => wrsp_type,
      I2 => ost_resp_info(0),
      I3 => ost_resp_valid(0),
      O => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_mem is
  port (
    I_CH0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_3 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC;
    mem_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_AXI_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mem_reg_i_1_n_0 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "radiation_injector_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
begin
  WEBWE(0) <= \^webwe\(0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => Q(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_0(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_1(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_1(31 downto 16),
      DIPADIP(1) => mem_reg_1(32),
      DIPADIP(0) => DIPADIP(0),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => I_CH0_RDATA(15 downto 0),
      DOBDO(15 downto 0) => I_CH0_RDATA(31 downto 16),
      DOPADOP(1) => local_AXI_RLAST(1),
      DOPADOP(0) => mem_reg_n_33,
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_i_1_n_0,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => mem_reg_2,
      I1 => ready_for_outstanding_reg(0),
      I2 => mem_reg_3,
      I3 => ap_rst_n,
      O => mem_reg_i_1_n_0
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_4,
      I1 => mem_reg_5(0),
      O => \^webwe\(0)
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_3,
      I1 => ready_for_outstanding_reg(0),
      I2 => local_AXI_RLAST(1),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \data_p1_reg[75]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    next_req : out STD_LOGIC;
    first_sect_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_lsb_reg[12]\ : out STD_LOGIC;
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[75]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    local_CHN_AWVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    sect_cnt_carry_reg : in STD_LOGIC;
    sect_cnt_carry_reg_0 : in STD_LOGIC;
    sect_cnt_lsb0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_lsb_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt_msb0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    req_handling_reg : in STD_LOGIC;
    single_sect : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_total_buf_reg[19]\ : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    \sect_total_buf_reg[19]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[19]_1\ : in STD_LOGIC;
    \data_p2_reg[75]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_from_4k_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice is
  signal \^d\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_17_in\ : STD_LOGIC;
  signal \read_req__0\ : STD_LOGIC;
  signal req_empty_n : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal sect_cnt_carry_i_4_n_0 : STD_LOGIC;
  signal sect_cnt_carry_i_5_n_0 : STD_LOGIC;
  signal sect_cnt_carry_i_8_n_0 : STD_LOGIC;
  signal sect_cnt_carry_i_9_n_0 : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair157";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of first_sect_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of last_sect_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[10]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[13]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[15]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[17]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[19]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[19]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[9]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_cnt_msb[10]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_cnt_msb[11]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_cnt_msb[12]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_cnt_msb[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_cnt_msb[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_cnt_msb[15]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_cnt_msb[16]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_cnt_msb[17]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_cnt_msb[18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_cnt_msb[19]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_cnt_msb[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_cnt_msb[20]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_cnt_msb[21]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_cnt_msb[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_cnt_msb[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_cnt_msb[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_cnt_msb[25]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_cnt_msb[26]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_cnt_msb[27]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_cnt_msb[28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_cnt_msb[29]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_cnt_msb[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_cnt_msb[30]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_cnt_msb[31]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_cnt_msb[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_cnt_msb[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_cnt_msb[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt_msb[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_cnt_msb[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_cnt_msb[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt_msb[9]_i_1\ : label is "soft_lutpair170";
  attribute ADDER_THRESHOLD of \sect_total_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[9]_i_1\ : label is 35;
begin
  D(19 downto 0) <= \^d\(19 downto 0);
  Q(63 downto 0) <= \^q\(63 downto 0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  next_req <= \^next_req\;
  p_17_in <= \^p_17_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => local_CHN_AWVALID(0),
      I1 => \read_req__0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_AWVALID(0),
      I2 => \read_req__0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => single_sect,
      I2 => last_sect_reg_1,
      I3 => req_handling_reg,
      O => \read_req__0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \^ap_rst_n_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.first_loop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \sect_total_buf_reg[19]\,
      I2 => local_BURST_AWREADY,
      I3 => \sect_total_buf_reg[19]_0\,
      I4 => \sect_total_buf_reg[19]_1\,
      I5 => req_handling_reg,
      O => \^p_17_in\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(8),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(9),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(10),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(11),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(12),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(13),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(14),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(15),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(16),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(17),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(18),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(19),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(20),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(21),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(22),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(23),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(24),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(25),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(26),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(27),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(0),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(28),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(29),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(30),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(31),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(32),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(33),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(34),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(35),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(36),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(37),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(1),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(38),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(39),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(40),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(41),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(42),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(43),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(44),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(45),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(46),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(47),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(2),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(48),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(49),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(50),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(51),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(52),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(53),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(54),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(55),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(56),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(57),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(3),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(58),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(59),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(60),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(61),
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(62),
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(4),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => \read_req__0\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => local_CHN_AWVALID(0),
      O => load_p1
    );
\data_p1[75]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[75]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(63),
      O => \data_p1[75]_i_2_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(5),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(6),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(7),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_2_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(62),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(63),
      Q => \data_p2_reg_n_0_[75]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[3]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[3]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[3]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(63),
      DI(2) => \^q\(63),
      DI(1 downto 0) => \^q\(63 downto 62),
      O(3 downto 0) => \data_p1_reg[75]_1\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\end_from_4k_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[3]_i_1_n_0\,
      CO(3) => \end_from_4k_reg[7]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[7]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[7]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(63),
      DI(2) => \^q\(63),
      DI(1) => \^q\(63),
      DI(0) => \^q\(63),
      O(3 downto 0) => \data_p1_reg[75]_1\(7 downto 4),
      S(3 downto 0) => \end_from_4k_reg[7]\(3 downto 0)
    );
first_sect_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => \out\,
      I2 => \^next_req\,
      O => first_sect_reg
    );
last_sect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^p_17_in\,
      I3 => last_sect_reg_1,
      I4 => \^next_req\,
      O => ap_rst_n_1
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFF0000"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => last_sect_reg_1,
      I2 => single_sect,
      I3 => req_empty_n,
      I4 => \^next_req\,
      I5 => req_handling_reg,
      O => last_sect_reg
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_AWVALID(0),
      I2 => \read_req__0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => \^ap_rst_n_0\
    );
sect_cnt_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080808"
    )
        port map (
      I0 => sect_cnt_carry_reg,
      I1 => sect_cnt_carry_reg_0,
      I2 => \^next_req\,
      I3 => sect_cnt_carry_i_4_n_0,
      I4 => sect_cnt_carry_i_5_n_0,
      O => \sect_cnt_lsb_reg[12]\
    );
sect_cnt_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sect_cnt_carry_i_8_n_0,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(20),
      I4 => \^q\(21),
      O => sect_cnt_carry_i_4_n_0
    );
sect_cnt_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sect_cnt_carry_i_9_n_0,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(10),
      I4 => \^q\(11),
      O => sect_cnt_carry_i_5_n_0
    );
sect_cnt_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      I2 => \^q\(26),
      I3 => \^q\(27),
      I4 => \^q\(29),
      I5 => \^q\(28),
      O => sect_cnt_carry_i_8_n_0
    );
sect_cnt_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^q\(17),
      I4 => \^q\(19),
      I5 => \^q\(18),
      O => sect_cnt_carry_i_9_n_0
    );
\sect_cnt_lsb[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_lsb_reg[0]\(0),
      O => \data_p1_reg[31]_0\(0)
    );
\sect_cnt_lsb[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(9),
      O => \data_p1_reg[31]_0\(10)
    );
\sect_cnt_lsb[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(10),
      O => \data_p1_reg[31]_0\(11)
    );
\sect_cnt_lsb[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(11),
      O => \data_p1_reg[31]_0\(12)
    );
\sect_cnt_lsb[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(12),
      O => \data_p1_reg[31]_0\(13)
    );
\sect_cnt_lsb[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(13),
      O => \data_p1_reg[31]_0\(14)
    );
\sect_cnt_lsb[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(14),
      O => \data_p1_reg[31]_0\(15)
    );
\sect_cnt_lsb[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(15),
      O => \data_p1_reg[31]_0\(16)
    );
\sect_cnt_lsb[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(16),
      O => \data_p1_reg[31]_0\(17)
    );
\sect_cnt_lsb[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(17),
      O => \data_p1_reg[31]_0\(18)
    );
\sect_cnt_lsb[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_17_in\,
      O => E(0)
    );
\sect_cnt_lsb[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(18),
      O => \data_p1_reg[31]_0\(19)
    );
\sect_cnt_lsb[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(0),
      O => \data_p1_reg[31]_0\(1)
    );
\sect_cnt_lsb[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(1),
      O => \data_p1_reg[31]_0\(2)
    );
\sect_cnt_lsb[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(2),
      O => \data_p1_reg[31]_0\(3)
    );
\sect_cnt_lsb[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(3),
      O => \data_p1_reg[31]_0\(4)
    );
\sect_cnt_lsb[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(4),
      O => \data_p1_reg[31]_0\(5)
    );
\sect_cnt_lsb[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(5),
      O => \data_p1_reg[31]_0\(6)
    );
\sect_cnt_lsb[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(6),
      O => \data_p1_reg[31]_0\(7)
    );
\sect_cnt_lsb[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(7),
      O => \data_p1_reg[31]_0\(8)
    );
\sect_cnt_lsb[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(8),
      O => \data_p1_reg[31]_0\(9)
    );
\sect_cnt_msb[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(0),
      O => \data_p1_reg[63]_0\(0)
    );
\sect_cnt_msb[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(10),
      O => \data_p1_reg[63]_0\(10)
    );
\sect_cnt_msb[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(11),
      O => \data_p1_reg[63]_0\(11)
    );
\sect_cnt_msb[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(12),
      O => \data_p1_reg[63]_0\(12)
    );
\sect_cnt_msb[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(13),
      O => \data_p1_reg[63]_0\(13)
    );
\sect_cnt_msb[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(14),
      O => \data_p1_reg[63]_0\(14)
    );
\sect_cnt_msb[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(15),
      O => \data_p1_reg[63]_0\(15)
    );
\sect_cnt_msb[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(16),
      O => \data_p1_reg[63]_0\(16)
    );
\sect_cnt_msb[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(17),
      O => \data_p1_reg[63]_0\(17)
    );
\sect_cnt_msb[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(18),
      O => \data_p1_reg[63]_0\(18)
    );
\sect_cnt_msb[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(19),
      O => \data_p1_reg[63]_0\(19)
    );
\sect_cnt_msb[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(1),
      O => \data_p1_reg[63]_0\(1)
    );
\sect_cnt_msb[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(20),
      O => \data_p1_reg[63]_0\(20)
    );
\sect_cnt_msb[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(21),
      O => \data_p1_reg[63]_0\(21)
    );
\sect_cnt_msb[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(22),
      O => \data_p1_reg[63]_0\(22)
    );
\sect_cnt_msb[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(23),
      O => \data_p1_reg[63]_0\(23)
    );
\sect_cnt_msb[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(24),
      O => \data_p1_reg[63]_0\(24)
    );
\sect_cnt_msb[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(25),
      O => \data_p1_reg[63]_0\(25)
    );
\sect_cnt_msb[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(26),
      O => \data_p1_reg[63]_0\(26)
    );
\sect_cnt_msb[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(27),
      O => \data_p1_reg[63]_0\(27)
    );
\sect_cnt_msb[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(28),
      O => \data_p1_reg[63]_0\(28)
    );
\sect_cnt_msb[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(29),
      O => \data_p1_reg[63]_0\(29)
    );
\sect_cnt_msb[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(2),
      O => \data_p1_reg[63]_0\(2)
    );
\sect_cnt_msb[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(30),
      O => \data_p1_reg[63]_0\(30)
    );
\sect_cnt_msb[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(31),
      O => \data_p1_reg[63]_0\(31)
    );
\sect_cnt_msb[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(3),
      O => \data_p1_reg[63]_0\(3)
    );
\sect_cnt_msb[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(4),
      O => \data_p1_reg[63]_0\(4)
    );
\sect_cnt_msb[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(5),
      O => \data_p1_reg[63]_0\(5)
    );
\sect_cnt_msb[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(6),
      O => \data_p1_reg[63]_0\(6)
    );
\sect_cnt_msb[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(7),
      O => \data_p1_reg[63]_0\(7)
    );
\sect_cnt_msb[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(8),
      O => \data_p1_reg[63]_0\(8)
    );
\sect_cnt_msb[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(9),
      O => \data_p1_reg[63]_0\(9)
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD550000"
    )
        port map (
      I0 => req_handling_reg,
      I1 => last_sect_reg_1,
      I2 => single_sect,
      I3 => \^p_17_in\,
      I4 => req_empty_n,
      O => \^next_req\
    );
\sect_total_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[9]_i_1_n_0\,
      CO(3) => \sect_total_reg[13]_i_1_n_0\,
      CO(2) => \sect_total_reg[13]_i_1_n_1\,
      CO(1) => \sect_total_reg[13]_i_1_n_2\,
      CO(0) => \sect_total_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(13 downto 10),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[13]_i_1_n_0\,
      CO(3) => \sect_total_reg[17]_i_1_n_0\,
      CO(2) => \sect_total_reg[17]_i_1_n_1\,
      CO(1) => \sect_total_reg[17]_i_1_n_2\,
      CO(0) => \sect_total_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(17 downto 14),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[17]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sect_total_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(19 downto 18),
      S(3 downto 2) => B"00",
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[7]_i_1_n_0\,
      CO(3) => \sect_total_reg[1]_i_1_n_0\,
      CO(2) => \sect_total_reg[1]_i_1_n_1\,
      CO(1) => \sect_total_reg[1]_i_1_n_2\,
      CO(0) => \sect_total_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(63),
      DI(0) => \^q\(63),
      O(3 downto 2) => \^d\(1 downto 0),
      O(1 downto 0) => \data_p1_reg[75]_1\(9 downto 8),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1 downto 0) => \sect_total_reg[1]\(1 downto 0)
    );
\sect_total_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[1]_i_1_n_0\,
      CO(3) => \sect_total_reg[5]_i_1_n_0\,
      CO(2) => \sect_total_reg[5]_i_1_n_1\,
      CO(1) => \sect_total_reg[5]_i_1_n_2\,
      CO(0) => \sect_total_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(5 downto 2),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[5]_i_1_n_0\,
      CO(3) => \sect_total_reg[9]_i_1_n_0\,
      CO(2) => \sect_total_reg[9]_i_1_n_1\,
      CO(1) => \sect_total_reg[9]_i_1_n_2\,
      CO(0) => \sect_total_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(9 downto 6),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
single_sect_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^d\(0),
      O => \data_p1_reg[75]_0\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \read_req__0\,
      I3 => local_CHN_AWVALID(0),
      I4 => req_empty_n,
      O => \state[0]_i_1__0_n_0\
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => req_empty_n,
      I1 => state(1),
      I2 => \read_req__0\,
      I3 => local_CHN_AWVALID(0),
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => req_empty_n,
      R => \^ap_rst_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    \data_p1_reg[75]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    next_req : out STD_LOGIC;
    first_sect_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_lsb_reg[12]\ : out STD_LOGIC;
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    last_sect_reg : out STD_LOGIC;
    \data_p1_reg[75]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    last_sect_reg_1 : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    sect_cnt_carry_reg : in STD_LOGIC;
    sect_cnt_carry_reg_0 : in STD_LOGIC;
    sect_cnt_lsb0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_lsb_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt_msb0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    req_handling_reg : in STD_LOGIC;
    single_sect : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_total_buf_reg[19]\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \sect_total_buf_reg[19]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[19]_1\ : in STD_LOGIC;
    \data_p2_reg[75]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_from_4k_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8 : entity is "radiation_injector_gmem_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8 is
  signal \^d\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 75 downto 2 );
  signal \end_from_4k_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_17_in\ : STD_LOGIC;
  signal \read_req__0\ : STD_LOGIC;
  signal req_empty_n : STD_LOGIC;
  signal \s_ready_t_i_1__3_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair116";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \first_sect_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \last_sect_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[0]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[10]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[11]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[12]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[13]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[14]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[15]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[16]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[17]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[18]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[19]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[19]_i_2__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[1]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[3]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[4]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[5]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[6]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[7]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[8]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_cnt_lsb[9]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt_msb[10]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt_msb[11]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt_msb[12]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt_msb[13]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt_msb[14]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt_msb[15]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt_msb[16]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt_msb[17]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt_msb[18]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt_msb[19]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt_msb[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt_msb[20]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt_msb[21]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt_msb[22]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt_msb[23]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt_msb[24]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt_msb[25]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt_msb[26]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt_msb[27]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt_msb[28]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt_msb[29]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt_msb[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt_msb[30]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt_msb[31]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt_msb[3]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_cnt_msb[4]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_cnt_msb[5]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt_msb[6]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_cnt_msb[7]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt_msb[8]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt_msb[9]_i_1__0\ : label is "soft_lutpair129";
  attribute ADDER_THRESHOLD of \sect_total_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[17]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[1]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[9]_i_1__0\ : label is 35;
begin
  D(19 downto 0) <= \^d\(19 downto 0);
  Q(63 downto 0) <= \^q\(63 downto 0);
  next_req <= \^next_req\;
  p_17_in <= \^p_17_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => local_CHN_ARVALID(0),
      I1 => \read_req__0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID(0),
      I2 => \read_req__0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => single_sect,
      I2 => last_sect_reg_1,
      I3 => req_handling_reg,
      O => \read_req__0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\could_multi_bursts.first_loop_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \sect_total_buf_reg[19]\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \sect_total_buf_reg[19]_0\,
      I4 => \sect_total_buf_reg[19]_1\,
      I5 => req_handling_reg,
      O => \^p_17_in\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(8),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(9),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(10),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(11),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(12),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(13),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(14),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(15),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(16),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(17),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(18),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(19),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(20),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(21),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(22),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(23),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(24),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(25),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(26),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(27),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(0),
      O => \data_p1[2]_i_1__2_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(28),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(29),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(30),
      O => \data_p1[32]_i_1__1_n_0\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(31),
      O => \data_p1[33]_i_1__1_n_0\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(32),
      O => \data_p1[34]_i_1__1_n_0\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(33),
      O => \data_p1[35]_i_1__1_n_0\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(34),
      O => \data_p1[36]_i_1__1_n_0\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(35),
      O => \data_p1[37]_i_1__1_n_0\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(36),
      O => \data_p1[38]_i_1__1_n_0\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(37),
      O => \data_p1[39]_i_1__1_n_0\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(1),
      O => \data_p1[3]_i_1__2_n_0\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(38),
      O => \data_p1[40]_i_1__1_n_0\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(39),
      O => \data_p1[41]_i_1__1_n_0\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(40),
      O => \data_p1[42]_i_1__1_n_0\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(41),
      O => \data_p1[43]_i_1__1_n_0\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(42),
      O => \data_p1[44]_i_1__1_n_0\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(43),
      O => \data_p1[45]_i_1__1_n_0\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(44),
      O => \data_p1[46]_i_1__1_n_0\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(45),
      O => \data_p1[47]_i_1__1_n_0\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(46),
      O => \data_p1[48]_i_1__1_n_0\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(47),
      O => \data_p1[49]_i_1__1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(2),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(48),
      O => \data_p1[50]_i_1__1_n_0\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(49),
      O => \data_p1[51]_i_1__1_n_0\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(50),
      O => \data_p1[52]_i_1__1_n_0\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(51),
      O => \data_p1[53]_i_1__1_n_0\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(52),
      O => \data_p1[54]_i_1__1_n_0\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(53),
      O => \data_p1[55]_i_1__1_n_0\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(54),
      O => \data_p1[56]_i_1__1_n_0\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(55),
      O => \data_p1[57]_i_1__1_n_0\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(56),
      O => \data_p1[58]_i_1__1_n_0\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(57),
      O => \data_p1[59]_i_1__1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(3),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(58),
      O => \data_p1[60]_i_1__1_n_0\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(59),
      O => \data_p1[61]_i_1__1_n_0\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(60),
      O => \data_p1[62]_i_1__1_n_0\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(61),
      O => \data_p1[63]_i_1__1_n_0\
    );
\data_p1[66]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(66),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(62),
      O => \data_p1[66]_i_1__1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(4),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[75]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => \read_req__0\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => local_CHN_ARVALID(0),
      O => load_p1
    );
\data_p1[75]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(75),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(63),
      O => \data_p1[75]_i_2__0_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(5),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(6),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[75]_0\(7),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__1_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_0\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_0\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_0\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_0\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_0\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_0\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_0\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_0\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_0\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_0\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_0\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_0\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_0\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_0\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_0\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_0\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_0\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_0\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_0\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_0\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_0\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_0\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_0\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_0\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_0\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_0\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_0\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_0\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_0\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__1_n_0\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__1_n_0\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_2__0_n_0\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(62),
      Q => data_p2(66),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(63),
      Q => data_p2(75),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[75]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[3]_i_1__0_n_0\,
      CO(2) => \end_from_4k_reg[3]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[3]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(63),
      DI(2) => \^q\(63),
      DI(1 downto 0) => \^q\(63 downto 62),
      O(3 downto 0) => \data_p1_reg[75]_1\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\end_from_4k_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[3]_i_1__0_n_0\,
      CO(3) => \end_from_4k_reg[7]_i_1__0_n_0\,
      CO(2) => \end_from_4k_reg[7]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[7]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(63),
      DI(2) => \^q\(63),
      DI(1) => \^q\(63),
      DI(0) => \^q\(63),
      O(3 downto 0) => \data_p1_reg[75]_1\(7 downto 4),
      S(3 downto 0) => \end_from_4k_reg[7]\(3 downto 0)
    );
\first_sect_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => \out\,
      I2 => \^next_req\,
      O => first_sect_reg
    );
\last_sect_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^p_17_in\,
      I3 => last_sect_reg_1,
      I4 => \^next_req\,
      O => ap_rst_n_0
    );
\req_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFF0000"
    )
        port map (
      I0 => \^p_17_in\,
      I1 => last_sect_reg_1,
      I2 => single_sect,
      I3 => req_empty_n,
      I4 => \^next_req\,
      I5 => req_handling_reg,
      O => last_sect_reg
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_ARVALID(0),
      I2 => \read_req__0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080808"
    )
        port map (
      I0 => sect_cnt_carry_reg,
      I1 => sect_cnt_carry_reg_0,
      I2 => \^next_req\,
      I3 => \sect_cnt_carry_i_4__0_n_0\,
      I4 => \sect_cnt_carry_i_5__0_n_0\,
      O => \sect_cnt_lsb_reg[12]\
    );
\sect_cnt_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sect_cnt_carry_i_8__0_n_0\,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(20),
      I4 => \^q\(21),
      O => \sect_cnt_carry_i_4__0_n_0\
    );
\sect_cnt_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sect_cnt_carry_i_9__0_n_0\,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(10),
      I4 => \^q\(11),
      O => \sect_cnt_carry_i_5__0_n_0\
    );
\sect_cnt_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      I2 => \^q\(26),
      I3 => \^q\(27),
      I4 => \^q\(29),
      I5 => \^q\(28),
      O => \sect_cnt_carry_i_8__0_n_0\
    );
\sect_cnt_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^q\(17),
      I4 => \^q\(19),
      I5 => \^q\(18),
      O => \sect_cnt_carry_i_9__0_n_0\
    );
\sect_cnt_lsb[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_lsb_reg[0]\(0),
      O => \data_p1_reg[31]_0\(0)
    );
\sect_cnt_lsb[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(9),
      O => \data_p1_reg[31]_0\(10)
    );
\sect_cnt_lsb[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(10),
      O => \data_p1_reg[31]_0\(11)
    );
\sect_cnt_lsb[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(11),
      O => \data_p1_reg[31]_0\(12)
    );
\sect_cnt_lsb[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(12),
      O => \data_p1_reg[31]_0\(13)
    );
\sect_cnt_lsb[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(13),
      O => \data_p1_reg[31]_0\(14)
    );
\sect_cnt_lsb[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(14),
      O => \data_p1_reg[31]_0\(15)
    );
\sect_cnt_lsb[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(15),
      O => \data_p1_reg[31]_0\(16)
    );
\sect_cnt_lsb[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(16),
      O => \data_p1_reg[31]_0\(17)
    );
\sect_cnt_lsb[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(17),
      O => \data_p1_reg[31]_0\(18)
    );
\sect_cnt_lsb[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_17_in\,
      O => E(0)
    );
\sect_cnt_lsb[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(18),
      O => \data_p1_reg[31]_0\(19)
    );
\sect_cnt_lsb[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(0),
      O => \data_p1_reg[31]_0\(1)
    );
\sect_cnt_lsb[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(1),
      O => \data_p1_reg[31]_0\(2)
    );
\sect_cnt_lsb[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(2),
      O => \data_p1_reg[31]_0\(3)
    );
\sect_cnt_lsb[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(3),
      O => \data_p1_reg[31]_0\(4)
    );
\sect_cnt_lsb[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(4),
      O => \data_p1_reg[31]_0\(5)
    );
\sect_cnt_lsb[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(5),
      O => \data_p1_reg[31]_0\(6)
    );
\sect_cnt_lsb[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(6),
      O => \data_p1_reg[31]_0\(7)
    );
\sect_cnt_lsb[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(7),
      O => \data_p1_reg[31]_0\(8)
    );
\sect_cnt_lsb[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt_lsb0(8),
      O => \data_p1_reg[31]_0\(9)
    );
\sect_cnt_msb[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(0),
      O => \data_p1_reg[63]_0\(0)
    );
\sect_cnt_msb[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(10),
      O => \data_p1_reg[63]_0\(10)
    );
\sect_cnt_msb[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(11),
      O => \data_p1_reg[63]_0\(11)
    );
\sect_cnt_msb[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(12),
      O => \data_p1_reg[63]_0\(12)
    );
\sect_cnt_msb[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(13),
      O => \data_p1_reg[63]_0\(13)
    );
\sect_cnt_msb[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(14),
      O => \data_p1_reg[63]_0\(14)
    );
\sect_cnt_msb[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(15),
      O => \data_p1_reg[63]_0\(15)
    );
\sect_cnt_msb[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(16),
      O => \data_p1_reg[63]_0\(16)
    );
\sect_cnt_msb[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(17),
      O => \data_p1_reg[63]_0\(17)
    );
\sect_cnt_msb[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(18),
      O => \data_p1_reg[63]_0\(18)
    );
\sect_cnt_msb[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(19),
      O => \data_p1_reg[63]_0\(19)
    );
\sect_cnt_msb[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(1),
      O => \data_p1_reg[63]_0\(1)
    );
\sect_cnt_msb[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(20),
      O => \data_p1_reg[63]_0\(20)
    );
\sect_cnt_msb[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(21),
      O => \data_p1_reg[63]_0\(21)
    );
\sect_cnt_msb[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(22),
      O => \data_p1_reg[63]_0\(22)
    );
\sect_cnt_msb[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(23),
      O => \data_p1_reg[63]_0\(23)
    );
\sect_cnt_msb[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(24),
      O => \data_p1_reg[63]_0\(24)
    );
\sect_cnt_msb[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(25),
      O => \data_p1_reg[63]_0\(25)
    );
\sect_cnt_msb[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(26),
      O => \data_p1_reg[63]_0\(26)
    );
\sect_cnt_msb[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(27),
      O => \data_p1_reg[63]_0\(27)
    );
\sect_cnt_msb[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(28),
      O => \data_p1_reg[63]_0\(28)
    );
\sect_cnt_msb[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(29),
      O => \data_p1_reg[63]_0\(29)
    );
\sect_cnt_msb[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(2),
      O => \data_p1_reg[63]_0\(2)
    );
\sect_cnt_msb[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(30),
      O => \data_p1_reg[63]_0\(30)
    );
\sect_cnt_msb[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(31),
      O => \data_p1_reg[63]_0\(31)
    );
\sect_cnt_msb[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(3),
      O => \data_p1_reg[63]_0\(3)
    );
\sect_cnt_msb[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(4),
      O => \data_p1_reg[63]_0\(4)
    );
\sect_cnt_msb[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(5),
      O => \data_p1_reg[63]_0\(5)
    );
\sect_cnt_msb[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(6),
      O => \data_p1_reg[63]_0\(6)
    );
\sect_cnt_msb[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(7),
      O => \data_p1_reg[63]_0\(7)
    );
\sect_cnt_msb[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(8),
      O => \data_p1_reg[63]_0\(8)
    );
\sect_cnt_msb[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt_msb0(9),
      O => \data_p1_reg[63]_0\(9)
    );
\sect_total[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD550000"
    )
        port map (
      I0 => req_handling_reg,
      I1 => last_sect_reg_1,
      I2 => single_sect,
      I3 => \^p_17_in\,
      I4 => req_empty_n,
      O => \^next_req\
    );
\sect_total_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[9]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[13]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[13]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[13]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[13]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(13 downto 10),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[13]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[17]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[17]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[17]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[17]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(17 downto 14),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[17]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sect_total_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^d\(19 downto 18),
      S(3 downto 2) => B"00",
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[7]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[1]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[1]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[1]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(63),
      DI(0) => \^q\(63),
      O(3 downto 2) => \^d\(1 downto 0),
      O(1 downto 0) => \data_p1_reg[75]_1\(9 downto 8),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1 downto 0) => \sect_total_reg[1]\(1 downto 0)
    );
\sect_total_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[1]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[5]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[5]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[5]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(5 downto 2),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[5]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[9]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[9]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[9]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(9 downto 6),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\single_sect_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      I1 => \^d\(0),
      O => \data_p1_reg[75]_0\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \read_req__0\,
      I3 => local_CHN_ARVALID(0),
      I4 => req_empty_n,
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => req_empty_n,
      I1 => state(1),
      I2 => \read_req__0\,
      I3 => local_CHN_ARVALID(0),
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => req_empty_n,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    burst_handling0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : out STD_LOGIC;
    pop_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    \data_p1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \local_BURST_AWVALID__1\ : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    local_BURST_AWREADY_0 : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_valid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[63]\ : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    \ready_for_burst__0\ : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ready_for_beat__0\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    local_BUS_WLAST_reg : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WLAST : in STD_LOGIC;
    \data_p2_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0\ : entity is "radiation_injector_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal local_BUS_WLAST_i_3_n_0 : STD_LOGIC;
  signal local_BUS_WLAST_i_4_n_0 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair194";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \dout[63]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of local_BUS_WLAST_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \num_beat_cnt[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair195";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[3]_0\(3 downto 0) <= \^data_p1_reg[3]_0\(3 downto 0);
  p_6_in <= \^p_6_in\;
  pop <= \^pop\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => local_CHN_BURST_WVALID(0),
      I1 => \^p_6_in\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_BURST_WVALID(0),
      I2 => \^p_6_in\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => local_BUS_WLAST_i_4_n_0,
      I1 => local_BUS_WLAST_i_3_n_0,
      I2 => s_ready_t_reg_1(7),
      I3 => s_ready_t_reg_1(6),
      I4 => dout_vld_reg_0,
      I5 => \ready_for_burst__0\,
      O => \^p_6_in\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
burst_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^q\(0),
      I1 => burst_handling,
      I2 => local_BURST_AWREADY_0,
      I3 => \^p_6_in\,
      O => burst_handling0
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(2),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => local_CHN_BURST_WVALID(0),
      O => load_p1
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[3]_0\(3),
      O => \data_p1[3]_i_2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \^data_p1_reg[3]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \^data_p1_reg[3]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \^data_p1_reg[3]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2_n_0\,
      Q => \^data_p1_reg[3]_0\(3),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[3]_1\(0),
      D => \data_p2_reg[3]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\dout[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5555500000000"
    )
        port map (
      I0 => local_CHN_WVALID(0),
      I1 => \^q\(0),
      I2 => burst_handling,
      I3 => local_BURST_AWREADY_0,
      I4 => \ready_for_beat__0\,
      I5 => \dout_reg[0]\,
      O => \^pop\
    );
\dout[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => \^q\(0),
      I2 => burst_valid(0),
      I3 => \dout_reg[63]\,
      O => pop_0
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^pop\,
      I1 => dout_vld_reg_0,
      I2 => local_CHN_WVALID(0),
      O => dout_vld_reg
    );
local_BUS_WLAST_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => p_5_in,
      I1 => local_BUS_WLAST_reg,
      I2 => m_axi_gmem_WREADY,
      I3 => m_axi_gmem_WLAST,
      O => local_BUS_WVALID_reg
    );
local_BUS_WLAST_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => s_ready_t_reg_1(6),
      I2 => s_ready_t_reg_1(7),
      I3 => local_BUS_WLAST_i_3_n_0,
      I4 => local_BUS_WLAST_i_4_n_0,
      O => p_5_in
    );
local_BUS_WLAST_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => s_ready_t_reg_1(1),
      I1 => \^data_p1_reg[3]_0\(1),
      I2 => s_ready_t_reg_1(2),
      I3 => \^data_p1_reg[3]_0\(2),
      O => local_BUS_WLAST_i_3_n_0
    );
local_BUS_WLAST_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^data_p1_reg[3]_0\(0),
      I1 => s_ready_t_reg_1(0),
      I2 => \^data_p1_reg[3]_0\(3),
      I3 => s_ready_t_reg_1(3),
      I4 => s_ready_t_reg_1(4),
      I5 => s_ready_t_reg_1(5),
      O => local_BUS_WLAST_i_4_n_0
    );
local_BUS_WVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800FFFFA800"
    )
        port map (
      I0 => \^q\(0),
      I1 => burst_handling,
      I2 => local_BURST_AWREADY_0,
      I3 => local_CHN_WVALID(0),
      I4 => local_BUS_WLAST_reg,
      I5 => m_axi_gmem_WREADY,
      O => \state_reg[0]_0\
    );
\num_beat_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_5_in,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => local_CHN_BURST_WVALID(0),
      I2 => \^p_6_in\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \^p_6_in\,
      I3 => local_CHN_BURST_WVALID(0),
      I4 => \^q\(0),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => burst_handling,
      I1 => \^q\(0),
      I2 => burst_valid(0),
      O => \local_BURST_AWVALID__1\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \^p_6_in\,
      I3 => local_CHN_BURST_WVALID(0),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1\ is
  port (
    local_BURST_AWREADY_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \ready_for_burst__0\ : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    \num_beat_cnt_reg[7]\ : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    burst_valid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \local_BURST_AWVALID__1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1\ : entity is "radiation_injector_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1\ is
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^local_burst_awready_0\ : STD_LOGIC;
  signal \^m_axi_gmem_awvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \local_BUS_WDATA[31]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \local_BUS_WDATA[31]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair197";
begin
  dout_vld_reg <= \^dout_vld_reg\;
  local_BURST_AWREADY_0 <= \^local_burst_awready_0\;
  m_axi_gmem_AWVALID <= \^m_axi_gmem_awvalid\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => burst_valid(0),
      I1 => Q(0),
      I2 => burst_handling,
      I3 => m_axi_gmem_AWREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^local_burst_awready_0\,
      I1 => m_axi_gmem_AWREADY,
      I2 => \local_BURST_AWVALID__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => burst_handling,
      I1 => \^local_burst_awready_0\,
      O => \ready_for_burst__0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF4000000040"
    )
        port map (
      I0 => burst_handling,
      I1 => Q(0),
      I2 => burst_valid(0),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => m_axi_gmem_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1__0_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\local_BUS_WDATA[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dout_vld_reg\,
      O => ap_rst_n_0
    );
\local_BUS_WDATA[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => ap_rst_n,
      O => ap_rst_n_1
    );
\num_beat_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000000000"
    )
        port map (
      I0 => local_CHN_WVALID(0),
      I1 => m_axi_gmem_WREADY,
      I2 => \num_beat_cnt_reg[7]\,
      I3 => \^local_burst_awready_0\,
      I4 => burst_handling,
      I5 => Q(0),
      O => \^dout_vld_reg\
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \local_BURST_AWVALID__1\,
      I1 => m_axi_gmem_AWREADY,
      I2 => \^local_burst_awready_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^local_burst_awready_0\,
      R => SR(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^local_burst_awready_0\,
      I2 => m_axi_gmem_AWREADY,
      I3 => \local_BURST_AWVALID__1\,
      I4 => \^m_axi_gmem_awvalid\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FDFDFDFDFDFD"
    )
        port map (
      I0 => \^m_axi_gmem_awvalid\,
      I1 => state(1),
      I2 => m_axi_gmem_AWREADY,
      I3 => burst_handling,
      I4 => Q(0),
      I5 => burst_valid(0),
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_2_n_0\,
      Q => \^m_axi_gmem_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2\ : entity is "radiation_injector_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair155";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair155";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => p_1_in,
      I2 => state(0),
      I3 => state(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => p_1_in,
      I3 => state(0),
      I4 => state(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => SR(0)
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => p_1_in,
      I3 => state(1),
      I4 => state(0),
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^s_ready_t_reg_0\,
      I2 => p_1_in,
      I3 => m_axi_gmem_BVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => m_axi_gmem_BVALID,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_burst_empty_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3\ : entity is "radiation_injector_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__4_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair149";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__4\ : label is "soft_lutpair149";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0540"
    )
        port map (
      I0 => local_CHN_RREADY(0),
      I1 => m_axi_gmem_RVALID,
      I2 => state(1),
      I3 => state(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => local_CHN_RREADY(0),
      I4 => m_axi_gmem_RVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => state(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => state(1),
      R => SR(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(10),
      O => \data_p1[10]_i_1__2_n_0\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(11),
      O => \data_p1[11]_i_1__2_n_0\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(12),
      O => \data_p1[12]_i_1__2_n_0\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(13),
      O => \data_p1[13]_i_1__2_n_0\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(14),
      O => \data_p1[14]_i_1__2_n_0\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(15),
      O => \data_p1[15]_i_1__2_n_0\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(16),
      O => \data_p1[16]_i_1__2_n_0\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(17),
      O => \data_p1[17]_i_1__2_n_0\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(18),
      O => \data_p1[18]_i_1__2_n_0\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(19),
      O => \data_p1[19]_i_1__2_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(20),
      O => \data_p1[20]_i_1__2_n_0\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(21),
      O => \data_p1[21]_i_1__2_n_0\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(22),
      O => \data_p1[22]_i_1__2_n_0\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(23),
      O => \data_p1[23]_i_1__2_n_0\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(24),
      O => \data_p1[24]_i_1__2_n_0\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(25),
      O => \data_p1[25]_i_1__2_n_0\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(26),
      O => \data_p1[26]_i_1__2_n_0\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(27),
      O => \data_p1[27]_i_1__2_n_0\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(28),
      O => \data_p1[28]_i_1__2_n_0\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(29),
      O => \data_p1[29]_i_1__2_n_0\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(2),
      O => \data_p1[2]_i_1__3_n_0\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(30),
      O => \data_p1[30]_i_1__2_n_0\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(31),
      O => \data_p1[31]_i_1__2_n_0\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7410"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => m_axi_gmem_RVALID,
      I3 => local_CHN_RREADY(0),
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(32),
      O => \data_p1[32]_i_2_n_0\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(3),
      O => \data_p1[3]_i_1__3_n_0\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(4),
      O => \data_p1[4]_i_1__2_n_0\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(5),
      O => \data_p1[5]_i_1__2_n_0\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(6),
      O => \data_p1[6]_i_1__2_n_0\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(7),
      O => \data_p1[7]_i_1__2_n_0\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(8),
      O => \data_p1[8]_i_1__2_n_0\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => state(0),
      I2 => state(1),
      I3 => \data_p2_reg[32]_0\(9),
      O => \data_p1[9]_i_1__2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_0\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_0\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => local_CHN_RREADY(0),
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => ost_burst_empty_n(0),
      I4 => \dout_reg[0]\,
      O => pop
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => local_CHN_RREADY(0),
      I2 => \^s_ready_t_reg_0\,
      I3 => state(1),
      I4 => state(0),
      O => \s_ready_t_i_1__4_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_RVALID,
      I2 => local_CHN_RREADY(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \^q\(0),
      O => \state[0]_i_1__3_n_0\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => local_CHN_RREADY(0),
      I3 => m_axi_gmem_RVALID,
      O => \state[1]_i_1__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \conservative_gen.num_beat_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[3]_2\ : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_2\ : in STD_LOGIC;
    \conservative_gen.num_beat_pred_br10__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gmem_0_WREADY : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.num_beat_cnt_reg[3]_0\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dout_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push_0\ : STD_LOGIC;
  signal \NLW_dout_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
begin
  CO(0) <= \^co\(0);
  \dout_reg[3]_0\(3 downto 0) <= \^dout_reg[3]_0\(3 downto 0);
  pop <= \^pop\;
  push_0 <= \^push_0\;
\conservative_gen.num_beat_pred_br10_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \conservative_gen.num_beat_cnt_reg[7]\(3)
    );
\conservative_gen.num_beat_pred_br10_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \conservative_gen.num_beat_cnt_reg[7]\(2)
    );
\conservative_gen.num_beat_pred_br10_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \conservative_gen.num_beat_cnt_reg[7]\(1)
    );
\conservative_gen.num_beat_pred_br10_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \conservative_gen.num_beat_cnt_reg[7]\(0)
    );
\conservative_gen.num_beat_pred_br10_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \^dout_reg[3]_0\(3),
      O => S(3)
    );
\conservative_gen.num_beat_pred_br10_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \^dout_reg[3]_0\(2),
      O => S(2)
    );
\conservative_gen.num_beat_pred_br10_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \^dout_reg[3]_0\(1),
      O => S(1)
    );
\conservative_gen.num_beat_pred_br10_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \^dout_reg[3]_0\(0),
      O => S(0)
    );
\dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD5D0000"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \^co\(0),
      I2 => \dout_reg[0]_1\,
      I3 => local_BURST_WREADY(0),
      I4 => \dout_reg[0]_2\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(0),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(1),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(2),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \^dout_reg[3]_0\(3),
      R => SR(0)
    );
\dout_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg[0]_3\(0),
      CO(3 downto 1) => \NLW_dout_reg[3]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_dout_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[3]_2\,
      I1 => local_BURST_AWVALID,
      O => \^push_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[3]_3\(0),
      A1 => \dout_reg[3]_3\(1),
      A2 => \dout_reg[3]_3\(2),
      A3 => \dout_reg[3]_3\(3),
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
p_3_out_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA0000"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(3),
      I1 => \^dout_reg[3]_0\(3),
      I2 => gmem_0_WREADY,
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => p_1_in_0(2)
    );
p_3_out_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA0000"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(2),
      I1 => \^dout_reg[3]_0\(2),
      I2 => gmem_0_WREADY,
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => p_1_in_0(1)
    );
p_3_out_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA0000"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(1),
      I1 => \^dout_reg[3]_0\(1),
      I2 => gmem_0_WREADY,
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      O => p_1_in_0(0)
    );
p_3_out_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22A0A0A0A0A0A0"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \^dout_reg[3]_0\(3),
      I2 => \conservative_gen.num_beat_pred_br10__0\(3),
      I3 => Q(3),
      I4 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I5 => gmem_0_WREADY,
      O => \dout_reg[3]_1\(3)
    );
p_3_out_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22A0A0A0A0A0A0"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \^dout_reg[3]_0\(2),
      I2 => \conservative_gen.num_beat_pred_br10__0\(2),
      I3 => Q(2),
      I4 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I5 => gmem_0_WREADY,
      O => \dout_reg[3]_1\(2)
    );
p_3_out_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22A0A0A0A0A0A0"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \^dout_reg[3]_0\(1),
      I2 => \conservative_gen.num_beat_pred_br10__0\(1),
      I3 => Q(1),
      I4 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I5 => gmem_0_WREADY,
      O => \dout_reg[3]_1\(1)
    );
p_3_out_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA6AC040"
    )
        port map (
      I0 => \conservative_gen.num_beat_cnt_reg[3]_0\,
      I1 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I2 => gmem_0_WREADY,
      I3 => \^dout_reg[3]_0\(0),
      I4 => \conservative_gen.num_beat_pred_br10__0\(0),
      O => \dout_reg[3]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]_2\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_1\ : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[64]_3\ : in STD_LOGIC;
    \dout_reg[64]_4\ : in STD_LOGIC;
    \dout_reg[64]_5\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0\ is
  signal \^dout_reg[64]_0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][64]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][64]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  \dout_reg[64]_0\(62 downto 0) <= \^dout_reg[64]_0\(62 downto 0);
  pop <= \^pop\;
  push <= \^push\;
\dout[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD5D0000"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => wrsp_ready,
      I2 => tmp_valid_reg,
      I3 => local_CHN_AWREADY(0),
      I4 => \dout_reg[0]_1\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][64]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^dout_reg[64]_0\(9),
      R => SR(0)
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \dout_reg[64]_2\,
      O => \^push\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][64]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][64]_srl6_n_0\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_3\,
      A1 => \dout_reg[64]_4\,
      A2 => \dout_reg[64]_5\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[64]_0\(62),
      O => S(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080FF80"
    )
        port map (
      I0 => \^dout_reg[64]_0\(62),
      I1 => \dout_reg[0]_0\,
      I2 => wrsp_ready,
      I3 => tmp_valid_reg,
      I4 => local_CHN_AWREADY(0),
      O => \dout_reg[64]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1\ is
  port (
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_0\ : out STD_LOGIC;
    \dout_reg[64]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_0_ARREADY : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[64]_2\ : in STD_LOGIC;
    \dout_reg[64]_3\ : in STD_LOGIC;
    \dout_reg[64]_4\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][64]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  Q(62 downto 0) <= \^q\(62 downto 0);
  pop <= \^pop\;
  push <= \^push\;
\dout[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => local_CHN_ARREADY(0),
      I1 => tmp_valid_reg,
      I2 => rreq_valid,
      I3 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_0\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][64]_srl6_n_0\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[64]_1\(0),
      I1 => gmem_0_ARREADY,
      O => \^push\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(61),
      Q => \mem_reg[5][61]_srl6_n_0\
    );
\mem_reg[5][64]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][64]_srl6_n_0\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_2\,
      A1 => \dout_reg[64]_3\,
      A2 => \dout_reg[64]_4\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \dout_reg[61]_0\(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
\tmp_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => S(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EC"
    )
        port map (
      I0 => \^q\(62),
      I1 => tmp_valid_reg,
      I2 => rreq_valid,
      I3 => local_CHN_ARREADY(0),
      O => \dout_reg[64]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1\ is
  port (
    sel : out STD_LOGIC;
    \dout_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[35]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1\ is
  signal \mem_reg[30][0]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][10]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][11]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][12]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][13]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][14]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][15]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][16]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][17]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][18]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][19]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][1]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][20]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][21]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][22]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][23]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][24]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][25]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][26]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][27]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][28]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][29]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][2]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][30]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][31]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][32]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][33]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][34]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][35]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][3]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][4]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][5]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][6]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][7]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][8]_srl31_n_0\ : STD_LOGIC;
  signal \mem_reg[30][9]_srl31_n_0\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[30][0]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[30][0]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][0]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][10]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][10]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][10]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][11]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][11]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][11]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][12]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][12]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][12]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][13]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][13]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][13]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][14]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][14]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][14]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][15]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][15]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][15]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][16]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][16]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][16]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][17]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][17]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][18]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][18]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][18]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][19]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][19]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][19]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][1]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][1]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][1]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][20]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][20]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][20]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][21]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][21]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][21]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][22]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][22]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][22]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][23]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][23]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][23]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][24]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][24]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][24]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][25]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][25]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][25]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][26]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][26]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][26]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][27]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][27]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][27]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][28]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][28]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][28]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][29]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][29]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][29]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][2]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][2]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][2]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][30]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][30]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][30]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][31]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][31]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][31]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][32]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][32]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][32]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][33]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][33]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][33]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][34]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][34]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][34]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][35]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][35]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][35]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][3]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][3]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][4]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][4]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][4]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][5]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][5]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][5]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][6]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][6]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][6]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][7]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][7]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][7]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][8]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][8]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][8]_srl31 ";
  attribute srl_bus_name of \mem_reg[30][9]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] ";
  attribute srl_name of \mem_reg[30][9]_srl31\ : label is "inst/\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][9]_srl31 ";
begin
  sel <= \^sel\;
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][0]_srl31_n_0\,
      Q => \dout_reg[35]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][10]_srl31_n_0\,
      Q => \dout_reg[35]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][11]_srl31_n_0\,
      Q => \dout_reg[35]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][12]_srl31_n_0\,
      Q => \dout_reg[35]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][13]_srl31_n_0\,
      Q => \dout_reg[35]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][14]_srl31_n_0\,
      Q => \dout_reg[35]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][15]_srl31_n_0\,
      Q => \dout_reg[35]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][16]_srl31_n_0\,
      Q => \dout_reg[35]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][17]_srl31_n_0\,
      Q => \dout_reg[35]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][18]_srl31_n_0\,
      Q => \dout_reg[35]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][19]_srl31_n_0\,
      Q => \dout_reg[35]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][1]_srl31_n_0\,
      Q => \dout_reg[35]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][20]_srl31_n_0\,
      Q => \dout_reg[35]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][21]_srl31_n_0\,
      Q => \dout_reg[35]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][22]_srl31_n_0\,
      Q => \dout_reg[35]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][23]_srl31_n_0\,
      Q => \dout_reg[35]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][24]_srl31_n_0\,
      Q => \dout_reg[35]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][25]_srl31_n_0\,
      Q => \dout_reg[35]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][26]_srl31_n_0\,
      Q => \dout_reg[35]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][27]_srl31_n_0\,
      Q => \dout_reg[35]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][28]_srl31_n_0\,
      Q => \dout_reg[35]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][29]_srl31_n_0\,
      Q => \dout_reg[35]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][2]_srl31_n_0\,
      Q => \dout_reg[35]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][30]_srl31_n_0\,
      Q => \dout_reg[35]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][31]_srl31_n_0\,
      Q => \dout_reg[35]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][32]_srl31_n_0\,
      Q => \dout_reg[35]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][33]_srl31_n_0\,
      Q => \dout_reg[35]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][34]_srl31_n_0\,
      Q => \dout_reg[35]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][35]_srl31_n_0\,
      Q => \dout_reg[35]_0\(35),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][3]_srl31_n_0\,
      Q => \dout_reg[35]_0\(3),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][4]_srl31_n_0\,
      Q => \dout_reg[35]_0\(4),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][5]_srl31_n_0\,
      Q => \dout_reg[35]_0\(5),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][6]_srl31_n_0\,
      Q => \dout_reg[35]_0\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][7]_srl31_n_0\,
      Q => \dout_reg[35]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][8]_srl31_n_0\,
      Q => \dout_reg[35]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[30][9]_srl31_n_0\,
      Q => \dout_reg[35]_0\(9),
      R => SR(0)
    );
\mem_reg[30][0]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(0),
      Q => \mem_reg[30][0]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][0]_srl31_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \dout_reg[0]_0\,
      O => \^sel\
    );
\mem_reg[30][10]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(10),
      Q => \mem_reg[30][10]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][11]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(11),
      Q => \mem_reg[30][11]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][12]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(12),
      Q => \mem_reg[30][12]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][13]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(13),
      Q => \mem_reg[30][13]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][14]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(14),
      Q => \mem_reg[30][14]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][15]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(15),
      Q => \mem_reg[30][15]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][16]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(16),
      Q => \mem_reg[30][16]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][17]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(17),
      Q => \mem_reg[30][17]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][18]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(18),
      Q => \mem_reg[30][18]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][19]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(19),
      Q => \mem_reg[30][19]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][1]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(1),
      Q => \mem_reg[30][1]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][20]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(20),
      Q => \mem_reg[30][20]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][21]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(21),
      Q => \mem_reg[30][21]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][22]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(22),
      Q => \mem_reg[30][22]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][23]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(23),
      Q => \mem_reg[30][23]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][24]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(24),
      Q => \mem_reg[30][24]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][25]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(25),
      Q => \mem_reg[30][25]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][26]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(26),
      Q => \mem_reg[30][26]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][27]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(27),
      Q => \mem_reg[30][27]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][28]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(28),
      Q => \mem_reg[30][28]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][29]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(29),
      Q => \mem_reg[30][29]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][2]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(2),
      Q => \mem_reg[30][2]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][30]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(30),
      Q => \mem_reg[30][30]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][31]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(31),
      Q => \mem_reg[30][31]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][32]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][32]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][33]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][33]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][34]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][34]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][35]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[30][35]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][3]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(3),
      Q => \mem_reg[30][3]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][4]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(4),
      Q => \mem_reg[30][4]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][5]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(5),
      Q => \mem_reg[30][5]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][6]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(6),
      Q => \mem_reg[30][6]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][7]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(7),
      Q => \mem_reg[30][7]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][8]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(8),
      Q => \mem_reg[30][8]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED\
    );
\mem_reg[30][9]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \dout_reg[35]_1\(4 downto 0),
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[31]_0\(9),
      Q => \mem_reg[30][9]_srl31_n_0\,
      Q31 => \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln38_reg_414_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    local_CHN_AWREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[4]\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    \num_data_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln38_reg_414 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[0]_0\ : in STD_LOGIC;
    \num_data_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \num_data_cnt1__0_0\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4\ : label is "soft_lutpair226";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_3__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \raddr[3]_i_4\ : label is "soft_lutpair225";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  dout_vld_reg <= \^dout_vld_reg\;
\dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5D5D5D00000000"
    )
        port map (
      I0 => wrsp_valid,
      I1 => dout_vld_reg_1,
      I2 => \^dout_reg[0]_0\,
      I3 => ost_resp_info(0),
      I4 => dout_vld_reg_2(0),
      I5 => empty_n_reg_0,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => wrsp_valid,
      I2 => dout_vld_reg_1,
      I3 => \^dout_reg[0]_0\,
      I4 => ost_resp_info(0),
      I5 => dout_vld_reg_2(0),
      O => empty_n_reg
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D005D005D00"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => wrsp_valid,
      I2 => \^dout_vld_reg\,
      I3 => empty_n_reg_0,
      I4 => full_n_reg_0,
      I5 => next_wreq,
      O => dout_vld_reg_0
    );
\full_n_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => full_n_reg_0,
      I2 => wrsp_valid,
      I3 => \^dout_vld_reg\,
      O => full_n_reg
    );
\full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \num_data_cnt_reg[4]_0\(3),
      I1 => \num_data_cnt_reg[4]_0\(4),
      I2 => \num_data_cnt_reg[4]_0\(2),
      I3 => \num_data_cnt_reg[4]_0\(1),
      I4 => \num_data_cnt_reg[4]_0\(0),
      I5 => \num_data_cnt1__0_0\,
      O => \full_n1__4\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => p_17_in,
      I2 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(0)
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => \mOutPtr_reg[4]\(1),
      O => \mOutPtr_reg[0]\(1)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \mOutPtr_reg[4]\(3),
      I4 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[0]\(2)
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878888"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => next_wreq,
      I2 => wrsp_valid,
      I3 => \^dout_vld_reg\,
      I4 => empty_n_reg_0,
      O => E(0)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(1),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => \mOutPtr_reg[4]\(4),
      I5 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[0]\(3)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => wrsp_valid,
      I1 => dout_vld_reg_1,
      I2 => \^dout_reg[0]_0\,
      I3 => ost_resp_info(0),
      I4 => dout_vld_reg_2(0),
      O => \^dout_vld_reg\
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => next_wreq,
      I1 => full_n_reg_0,
      I2 => empty_n_reg_0,
      I3 => \^dout_vld_reg\,
      I4 => wrsp_valid,
      O => p_17_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => \dout_reg[0]_1\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => local_CHN_AWREADY(0),
      I1 => \num_data_cnt_reg[4]\,
      I2 => full_n_reg_0,
      I3 => wreq_valid,
      O => push
    );
\num_data_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => \num_data_cnt_reg[4]_0\(0),
      I1 => wrsp_valid,
      I2 => \^dout_vld_reg\,
      I3 => full_n_reg_0,
      I4 => next_wreq,
      I5 => \num_data_cnt_reg[4]_0\(1),
      O => \num_data_cnt_reg[0]\(0)
    );
\num_data_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]_0\(0),
      I2 => \num_data_cnt_reg[4]_0\(2),
      I3 => \num_data_cnt_reg[4]_0\(1),
      O => \num_data_cnt_reg[0]\(1)
    );
\num_data_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]_0\(0),
      I2 => \num_data_cnt_reg[4]_0\(1),
      I3 => \num_data_cnt_reg[4]_0\(3),
      I4 => \num_data_cnt_reg[4]_0\(2),
      O => \num_data_cnt_reg[0]\(2)
    );
\num_data_cnt[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => icmp_ln38_reg_414(0),
      I2 => \num_data_cnt_reg[0]_0\,
      I3 => \num_data_cnt_reg[0]_1\(0),
      O => \icmp_ln38_reg_414_reg[0]\(0)
    );
\num_data_cnt[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^dout_vld_reg\,
      I1 => \num_data_cnt_reg[0]_1\(0),
      I2 => \num_data_cnt_reg[0]_0\,
      I3 => icmp_ln38_reg_414(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000B000B000"
    )
        port map (
      I0 => local_CHN_AWREADY(0),
      I1 => \num_data_cnt_reg[4]\,
      I2 => full_n_reg_0,
      I3 => wreq_valid,
      I4 => wrsp_valid,
      I5 => \^dout_vld_reg\,
      O => s_ready_t_reg(0)
    );
\num_data_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0_0\,
      I1 => \num_data_cnt_reg[4]_0\(0),
      I2 => \num_data_cnt_reg[4]_0\(1),
      I3 => \num_data_cnt_reg[4]_0\(2),
      I4 => \num_data_cnt_reg[4]_0\(4),
      I5 => \num_data_cnt_reg[4]_0\(3),
      O => \num_data_cnt_reg[0]\(3)
    );
\num_data_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880888088808"
    )
        port map (
      I0 => wreq_valid,
      I1 => full_n_reg_0,
      I2 => \num_data_cnt_reg[4]\,
      I3 => local_CHN_AWREADY(0),
      I4 => \^dout_vld_reg\,
      I5 => wrsp_valid,
      O => \num_data_cnt1__0_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => empty_n_reg_0,
      I2 => p_17_in,
      I3 => Q(1),
      O => D(0)
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => p_17_in,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => p_13_in,
      I5 => raddr118_out,
      O => \raddr_reg[3]\(0)
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => p_17_in,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8A8A"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^dout_vld_reg\,
      I2 => wrsp_valid,
      I3 => next_wreq,
      I4 => full_n_reg_0,
      O => p_13_in
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => wrsp_valid,
      I1 => \^dout_vld_reg\,
      I2 => full_n_reg_0,
      I3 => next_wreq,
      I4 => empty_n_reg_0,
      O => raddr118_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3\ is
  port (
    ost_resp_info : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3\ is
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^ost_resp_info\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pop : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  ost_resp_info(0) <= \^ost_resp_info\(0);
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => ursp_ready,
      I1 => wrsp_type,
      I2 => \^ost_resp_info\(0),
      I3 => dout_vld_reg(0),
      I4 => dout_vld_reg_0,
      I5 => empty_n_reg_0,
      O => pop
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => \^ost_resp_info\(0),
      R => SR(0)
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => ursp_ready,
      I2 => wrsp_type,
      I3 => \^ost_resp_info\(0),
      I4 => dout_vld_reg_0,
      I5 => dout_vld_reg(0),
      O => empty_n_reg
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => pop,
      I2 => empty_n_reg_2,
      I3 => ost_ctrl_valid,
      I4 => empty_n_reg_0,
      O => full_n_reg
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9\ is
  port (
    DIPADIP : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9\ is
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal ost_burst_info : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => ost_burst_info(0),
      R => SR(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push_0,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg,
      I1 => mem_reg_0(0),
      I2 => ost_burst_info(0),
      O => DIPADIP(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4\ is
  port (
    push : out STD_LOGIC;
    \dout_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[63]_1\ : in STD_LOGIC;
    \dout_reg[63]_2\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4\ : entity is "radiation_injector_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4\ is
  signal \mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  push <= \^push\;
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][10]_srl15_n_0\,
      Q => \dout_reg[63]_0\(8),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][11]_srl15_n_0\,
      Q => \dout_reg[63]_0\(9),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][12]_srl15_n_0\,
      Q => \dout_reg[63]_0\(10),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][13]_srl15_n_0\,
      Q => \dout_reg[63]_0\(11),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][14]_srl15_n_0\,
      Q => \dout_reg[63]_0\(12),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][15]_srl15_n_0\,
      Q => \dout_reg[63]_0\(13),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][16]_srl15_n_0\,
      Q => \dout_reg[63]_0\(14),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][17]_srl15_n_0\,
      Q => \dout_reg[63]_0\(15),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][18]_srl15_n_0\,
      Q => \dout_reg[63]_0\(16),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][19]_srl15_n_0\,
      Q => \dout_reg[63]_0\(17),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][20]_srl15_n_0\,
      Q => \dout_reg[63]_0\(18),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][21]_srl15_n_0\,
      Q => \dout_reg[63]_0\(19),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][22]_srl15_n_0\,
      Q => \dout_reg[63]_0\(20),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][23]_srl15_n_0\,
      Q => \dout_reg[63]_0\(21),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][24]_srl15_n_0\,
      Q => \dout_reg[63]_0\(22),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][25]_srl15_n_0\,
      Q => \dout_reg[63]_0\(23),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][26]_srl15_n_0\,
      Q => \dout_reg[63]_0\(24),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][27]_srl15_n_0\,
      Q => \dout_reg[63]_0\(25),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][28]_srl15_n_0\,
      Q => \dout_reg[63]_0\(26),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][29]_srl15_n_0\,
      Q => \dout_reg[63]_0\(27),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][2]_srl15_n_0\,
      Q => \dout_reg[63]_0\(0),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][30]_srl15_n_0\,
      Q => \dout_reg[63]_0\(28),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][31]_srl15_n_0\,
      Q => \dout_reg[63]_0\(29),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][32]_srl15_n_0\,
      Q => \dout_reg[63]_0\(30),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][33]_srl15_n_0\,
      Q => \dout_reg[63]_0\(31),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][34]_srl15_n_0\,
      Q => \dout_reg[63]_0\(32),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][35]_srl15_n_0\,
      Q => \dout_reg[63]_0\(33),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][36]_srl15_n_0\,
      Q => \dout_reg[63]_0\(34),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][37]_srl15_n_0\,
      Q => \dout_reg[63]_0\(35),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][38]_srl15_n_0\,
      Q => \dout_reg[63]_0\(36),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][39]_srl15_n_0\,
      Q => \dout_reg[63]_0\(37),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][3]_srl15_n_0\,
      Q => \dout_reg[63]_0\(1),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][40]_srl15_n_0\,
      Q => \dout_reg[63]_0\(38),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][41]_srl15_n_0\,
      Q => \dout_reg[63]_0\(39),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][42]_srl15_n_0\,
      Q => \dout_reg[63]_0\(40),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][43]_srl15_n_0\,
      Q => \dout_reg[63]_0\(41),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][44]_srl15_n_0\,
      Q => \dout_reg[63]_0\(42),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][45]_srl15_n_0\,
      Q => \dout_reg[63]_0\(43),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][46]_srl15_n_0\,
      Q => \dout_reg[63]_0\(44),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][47]_srl15_n_0\,
      Q => \dout_reg[63]_0\(45),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][48]_srl15_n_0\,
      Q => \dout_reg[63]_0\(46),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][49]_srl15_n_0\,
      Q => \dout_reg[63]_0\(47),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][4]_srl15_n_0\,
      Q => \dout_reg[63]_0\(2),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][50]_srl15_n_0\,
      Q => \dout_reg[63]_0\(48),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][51]_srl15_n_0\,
      Q => \dout_reg[63]_0\(49),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][52]_srl15_n_0\,
      Q => \dout_reg[63]_0\(50),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][53]_srl15_n_0\,
      Q => \dout_reg[63]_0\(51),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][54]_srl15_n_0\,
      Q => \dout_reg[63]_0\(52),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][55]_srl15_n_0\,
      Q => \dout_reg[63]_0\(53),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][56]_srl15_n_0\,
      Q => \dout_reg[63]_0\(54),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][57]_srl15_n_0\,
      Q => \dout_reg[63]_0\(55),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][58]_srl15_n_0\,
      Q => \dout_reg[63]_0\(56),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][59]_srl15_n_0\,
      Q => \dout_reg[63]_0\(57),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][5]_srl15_n_0\,
      Q => \dout_reg[63]_0\(3),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][60]_srl15_n_0\,
      Q => \dout_reg[63]_0\(58),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][61]_srl15_n_0\,
      Q => \dout_reg[63]_0\(59),
      R => SR(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][62]_srl15_n_0\,
      Q => \dout_reg[63]_0\(60),
      R => SR(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][63]_srl15_n_0\,
      Q => \dout_reg[63]_0\(61),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][6]_srl15_n_0\,
      Q => \dout_reg[63]_0\(4),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][7]_srl15_n_0\,
      Q => \dout_reg[63]_0\(5),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][8]_srl15_n_0\,
      Q => \dout_reg[63]_0\(6),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][9]_srl15_n_0\,
      Q => \dout_reg[63]_0\(7),
      R => SR(0)
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_0\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_0\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_0\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_0\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_0\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_0\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_0\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_0\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_0\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_0\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_0\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_0\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_0\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_0\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_0\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_0\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_0\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_0\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_0\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_0\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_0\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[63]_1\,
      I1 => \dout_reg[63]_2\,
      O => \^push\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_0\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_0\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_0\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_0\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_0\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_0\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_0\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_0\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_0\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_0\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_0\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_0\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_0\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_0\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_0\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_0\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_0\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_0\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_0\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_0\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_0\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_0\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_0\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_0\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_0\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_0\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_0\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_0\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_0\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_0\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_0\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_0\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_0\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_0\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_0\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_0\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_0\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_0\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_0\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_0\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq is
  port (
    r_stage_reg_r_29_0 : out STD_LOGIC;
    \r_stage_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_tmp_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq is
  signal \cal_tmp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal cal_tmp_carry_i_2_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_3_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_4_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_5_n_0 : STD_LOGIC;
  signal cal_tmp_carry_n_0 : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal dividend0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_0\ : STD_LOGIC;
  signal dividend_tmp_gen : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0\ : STD_LOGIC;
  signal \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0\ : STD_LOGIC;
  signal r_stage_reg_gate_n_0 : STD_LOGIC;
  signal \r_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal r_stage_reg_r_0_n_0 : STD_LOGIC;
  signal r_stage_reg_r_10_n_0 : STD_LOGIC;
  signal r_stage_reg_r_11_n_0 : STD_LOGIC;
  signal r_stage_reg_r_12_n_0 : STD_LOGIC;
  signal r_stage_reg_r_13_n_0 : STD_LOGIC;
  signal r_stage_reg_r_14_n_0 : STD_LOGIC;
  signal r_stage_reg_r_15_n_0 : STD_LOGIC;
  signal r_stage_reg_r_16_n_0 : STD_LOGIC;
  signal r_stage_reg_r_17_n_0 : STD_LOGIC;
  signal r_stage_reg_r_18_n_0 : STD_LOGIC;
  signal r_stage_reg_r_19_n_0 : STD_LOGIC;
  signal r_stage_reg_r_1_n_0 : STD_LOGIC;
  signal r_stage_reg_r_20_n_0 : STD_LOGIC;
  signal r_stage_reg_r_21_n_0 : STD_LOGIC;
  signal r_stage_reg_r_22_n_0 : STD_LOGIC;
  signal r_stage_reg_r_23_n_0 : STD_LOGIC;
  signal r_stage_reg_r_24_n_0 : STD_LOGIC;
  signal r_stage_reg_r_25_n_0 : STD_LOGIC;
  signal r_stage_reg_r_26_n_0 : STD_LOGIC;
  signal r_stage_reg_r_27_n_0 : STD_LOGIC;
  signal r_stage_reg_r_28_n_0 : STD_LOGIC;
  signal \^r_stage_reg_r_29_0\ : STD_LOGIC;
  signal r_stage_reg_r_2_n_0 : STD_LOGIC;
  signal r_stage_reg_r_3_n_0 : STD_LOGIC;
  signal r_stage_reg_r_4_n_0 : STD_LOGIC;
  signal r_stage_reg_r_5_n_0 : STD_LOGIC;
  signal r_stage_reg_r_6_n_0 : STD_LOGIC;
  signal r_stage_reg_r_7_n_0 : STD_LOGIC;
  signal r_stage_reg_r_8_n_0 : STD_LOGIC;
  signal r_stage_reg_r_9_n_0 : STD_LOGIC;
  signal r_stage_reg_r_n_0 : STD_LOGIC;
  signal \remd_tmp[0]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[31]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_0\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^remd_tmp_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair242";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28\ : label is "inst/\urem_32ns_11ns_32_36_seq_1_U1/radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28\ : label is "inst/\urem_32ns_11ns_32_36_seq_1_U1/radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u/r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28 ";
begin
  r_stage_reg_r_29_0 <= \^r_stage_reg_r_29_0\;
  \remd_tmp_reg[31]_0\(31 downto 0) <= \^remd_tmp_reg[31]_0\(31 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_0,
      CO(2) => cal_tmp_carry_n_1,
      CO(1) => cal_tmp_carry_n_2,
      CO(0) => cal_tmp_carry_n_3,
      CYINIT => '1',
      DI(3) => remd_tmp_mux(2),
      DI(2 downto 0) => B"111",
      O(3) => cal_tmp_carry_n_4,
      O(2) => cal_tmp_carry_n_5,
      O(1) => cal_tmp_carry_n_6,
      O(0) => cal_tmp_carry_n_7,
      S(3) => cal_tmp_carry_i_2_n_0,
      S(2) => cal_tmp_carry_i_3_n_0,
      S(1) => cal_tmp_carry_i_4_n_0,
      S(0) => cal_tmp_carry_i_5_n_0
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_0,
      CO(3) => \cal_tmp_carry__0_n_0\,
      CO(2) => \cal_tmp_carry__0_n_1\,
      CO(1) => \cal_tmp_carry__0_n_2\,
      CO(0) => \cal_tmp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => remd_tmp_mux(6 downto 4),
      DI(0) => '1',
      O(3) => \cal_tmp_carry__0_n_4\,
      O(2) => \cal_tmp_carry__0_n_5\,
      O(1) => \cal_tmp_carry__0_n_6\,
      O(0) => \cal_tmp_carry__0_n_7\,
      S(3) => \cal_tmp_carry__0_i_4_n_0\,
      S(2) => \cal_tmp_carry__0_i_5_n_0\,
      S(1) => \cal_tmp_carry__0_i_6_n_0\,
      S(0) => \cal_tmp_carry__0_i_7_n_0\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(6),
      I1 => \r_stage_reg_n_0_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(5),
      I1 => \r_stage_reg_n_0_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(4),
      I1 => \r_stage_reg_n_0_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(6),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_4_n_0\
    );
\cal_tmp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(5),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_5_n_0\
    );
\cal_tmp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(4),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_6_n_0\
    );
\cal_tmp_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(3),
      O => \cal_tmp_carry__0_i_7_n_0\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_0\,
      CO(3) => \cal_tmp_carry__1_n_0\,
      CO(2) => \cal_tmp_carry__1_n_1\,
      CO(1) => \cal_tmp_carry__1_n_2\,
      CO(0) => \cal_tmp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1 downto 0) => remd_tmp_mux(8 downto 7),
      O(3) => \cal_tmp_carry__1_n_4\,
      O(2) => \cal_tmp_carry__1_n_5\,
      O(1) => \cal_tmp_carry__1_n_6\,
      O(0) => \cal_tmp_carry__1_n_7\,
      S(3) => \cal_tmp_carry__1_i_3_n_0\,
      S(2) => \cal_tmp_carry__1_i_4_n_0\,
      S(1) => \cal_tmp_carry__1_i_5_n_0\,
      S(0) => \cal_tmp_carry__1_i_6_n_0\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(8),
      I1 => \r_stage_reg_n_0_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(7),
      I1 => \r_stage_reg_n_0_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(10),
      O => \cal_tmp_carry__1_i_3_n_0\
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(9),
      O => \cal_tmp_carry__1_i_4_n_0\
    );
\cal_tmp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(8),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__1_i_5_n_0\
    );
\cal_tmp_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(7),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__1_i_6_n_0\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_0\,
      CO(3) => \cal_tmp_carry__2_n_0\,
      CO(2) => \cal_tmp_carry__2_n_1\,
      CO(1) => \cal_tmp_carry__2_n_2\,
      CO(0) => \cal_tmp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__2_n_4\,
      O(2) => \cal_tmp_carry__2_n_5\,
      O(1) => \cal_tmp_carry__2_n_6\,
      O(0) => \cal_tmp_carry__2_n_7\,
      S(3) => \cal_tmp_carry__2_i_1_n_0\,
      S(2) => \cal_tmp_carry__2_i_2_n_0\,
      S(1) => \cal_tmp_carry__2_i_3_n_0\,
      S(0) => \cal_tmp_carry__2_i_4_n_0\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(14),
      O => \cal_tmp_carry__2_i_1_n_0\
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(13),
      O => \cal_tmp_carry__2_i_2_n_0\
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(12),
      O => \cal_tmp_carry__2_i_3_n_0\
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(11),
      O => \cal_tmp_carry__2_i_4_n_0\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_0\,
      CO(3) => \cal_tmp_carry__3_n_0\,
      CO(2) => \cal_tmp_carry__3_n_1\,
      CO(1) => \cal_tmp_carry__3_n_2\,
      CO(0) => \cal_tmp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_4\,
      O(2) => \cal_tmp_carry__3_n_5\,
      O(1) => \cal_tmp_carry__3_n_6\,
      O(0) => \cal_tmp_carry__3_n_7\,
      S(3) => \cal_tmp_carry__3_i_1_n_0\,
      S(2) => \cal_tmp_carry__3_i_2_n_0\,
      S(1) => \cal_tmp_carry__3_i_3_n_0\,
      S(0) => \cal_tmp_carry__3_i_4_n_0\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(18),
      O => \cal_tmp_carry__3_i_1_n_0\
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(17),
      O => \cal_tmp_carry__3_i_2_n_0\
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(16),
      O => \cal_tmp_carry__3_i_3_n_0\
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(15),
      O => \cal_tmp_carry__3_i_4_n_0\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_0\,
      CO(3) => \cal_tmp_carry__4_n_0\,
      CO(2) => \cal_tmp_carry__4_n_1\,
      CO(1) => \cal_tmp_carry__4_n_2\,
      CO(0) => \cal_tmp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_4\,
      O(2) => \cal_tmp_carry__4_n_5\,
      O(1) => \cal_tmp_carry__4_n_6\,
      O(0) => \cal_tmp_carry__4_n_7\,
      S(3) => \cal_tmp_carry__4_i_1_n_0\,
      S(2) => \cal_tmp_carry__4_i_2_n_0\,
      S(1) => \cal_tmp_carry__4_i_3_n_0\,
      S(0) => \cal_tmp_carry__4_i_4_n_0\
    );
\cal_tmp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(22),
      O => \cal_tmp_carry__4_i_1_n_0\
    );
\cal_tmp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(21),
      O => \cal_tmp_carry__4_i_2_n_0\
    );
\cal_tmp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(20),
      O => \cal_tmp_carry__4_i_3_n_0\
    );
\cal_tmp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(19),
      O => \cal_tmp_carry__4_i_4_n_0\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_0\,
      CO(3) => \cal_tmp_carry__5_n_0\,
      CO(2) => \cal_tmp_carry__5_n_1\,
      CO(1) => \cal_tmp_carry__5_n_2\,
      CO(0) => \cal_tmp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_4\,
      O(2) => \cal_tmp_carry__5_n_5\,
      O(1) => \cal_tmp_carry__5_n_6\,
      O(0) => \cal_tmp_carry__5_n_7\,
      S(3) => \cal_tmp_carry__5_i_1_n_0\,
      S(2) => \cal_tmp_carry__5_i_2_n_0\,
      S(1) => \cal_tmp_carry__5_i_3_n_0\,
      S(0) => \cal_tmp_carry__5_i_4_n_0\
    );
\cal_tmp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(26),
      O => \cal_tmp_carry__5_i_1_n_0\
    );
\cal_tmp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(25),
      O => \cal_tmp_carry__5_i_2_n_0\
    );
\cal_tmp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(24),
      O => \cal_tmp_carry__5_i_3_n_0\
    );
\cal_tmp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(23),
      O => \cal_tmp_carry__5_i_4_n_0\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_0\,
      CO(3) => dividend_tmp_gen(0),
      CO(2) => \cal_tmp_carry__6_n_1\,
      CO(1) => \cal_tmp_carry__6_n_2\,
      CO(0) => \cal_tmp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__6_n_4\,
      O(2) => \cal_tmp_carry__6_n_5\,
      O(1) => \cal_tmp_carry__6_n_6\,
      O(0) => \cal_tmp_carry__6_n_7\,
      S(3) => \cal_tmp_carry__6_i_1_n_0\,
      S(2) => \cal_tmp_carry__6_i_2_n_0\,
      S(1) => \cal_tmp_carry__6_i_3_n_0\,
      S(0) => \cal_tmp_carry__6_i_4_n_0\
    );
\cal_tmp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(30),
      O => \cal_tmp_carry__6_i_1_n_0\
    );
\cal_tmp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(29),
      O => \cal_tmp_carry__6_i_2_n_0\
    );
\cal_tmp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(28),
      O => \cal_tmp_carry__6_i_3_n_0\
    );
\cal_tmp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(27),
      O => \cal_tmp_carry__6_i_4_n_0\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => dividend_tmp_gen(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(2),
      I1 => \r_stage_reg_n_0_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(2),
      I1 => \r_stage_reg_n_0_[0]\,
      O => cal_tmp_carry_i_2_n_0
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(1),
      O => cal_tmp_carry_i_3_n_0
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^remd_tmp_reg[31]_0\(0),
      O => cal_tmp_carry_i_4_n_0
    );
cal_tmp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => dividend_tmp(31),
      I2 => dividend0(31),
      O => cal_tmp_carry_i_5_n_0
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => dividend0(0),
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(10),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(11),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(12),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(13),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(14),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(15),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(16),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(17),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(18),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(19),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => dividend0(1),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(20),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(21),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(22),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(23),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(24),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(25),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(26),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(27),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(28),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(29),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(2),
      Q => dividend0(2),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(30),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(31),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(3),
      Q => dividend0(3),
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(4),
      Q => dividend0(4),
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(5),
      Q => dividend0(5),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(6),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(7),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(8),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(9),
      Q => dividend0(9),
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(9),
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[10]_i_1_n_0\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(10),
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[11]_i_1_n_0\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(11),
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[12]_i_1_n_0\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(12),
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[13]_i_1_n_0\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(13),
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[14]_i_1_n_0\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(14),
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[15]_i_1_n_0\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(15),
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[16]_i_1_n_0\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(16),
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[17]_i_1_n_0\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(17),
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[18]_i_1_n_0\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(18),
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[19]_i_1_n_0\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(0),
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[1]_i_1_n_0\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(19),
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[20]_i_1_n_0\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(20),
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[21]_i_1_n_0\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(21),
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[22]_i_1_n_0\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(22),
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[23]_i_1_n_0\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(23),
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[24]_i_1_n_0\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(24),
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[25]_i_1_n_0\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(25),
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[26]_i_1_n_0\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(26),
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[27]_i_1_n_0\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(27),
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[28]_i_1_n_0\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(28),
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[29]_i_1_n_0\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(1),
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[2]_i_1_n_0\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(29),
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[30]_i_1_n_0\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(30),
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[31]_i_1_n_0\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(2),
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[3]_i_1_n_0\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(3),
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[4]_i_1_n_0\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(4),
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[5]_i_1_n_0\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(5),
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[6]_i_1_n_0\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(6),
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[7]_i_1_n_0\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(7),
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[8]_i_1_n_0\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dividend0(8),
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[9]_i_1_n_0\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dividend_tmp_gen(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_0\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_0\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_0\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_0\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_0\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_0\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_0\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_0\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_0\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_0\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_0\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_0\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_0\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_0\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_0\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_0\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_0\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_0\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_0\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_0\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_0\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_0\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_0\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_0\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_0\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_0\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_0\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_0\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_0\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_0\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_0\,
      Q => dividend_tmp(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_0_[0]\,
      Q => \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0\,
      Q31 => \NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0\,
      Q => \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_0,
      Q => \r_stage_reg[32]_0\(0),
      R => ap_rst_n_inv
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0\,
      I1 => \^r_stage_reg_r_29_0\,
      O => r_stage_reg_gate_n_0
    );
r_stage_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => r_stage_reg_r_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_n_0,
      Q => r_stage_reg_r_0_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_0_n_0,
      Q => r_stage_reg_r_1_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_9_n_0,
      Q => r_stage_reg_r_10_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_10_n_0,
      Q => r_stage_reg_r_11_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_11_n_0,
      Q => r_stage_reg_r_12_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_12_n_0,
      Q => r_stage_reg_r_13_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_13_n_0,
      Q => r_stage_reg_r_14_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_14_n_0,
      Q => r_stage_reg_r_15_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_15_n_0,
      Q => r_stage_reg_r_16_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_16_n_0,
      Q => r_stage_reg_r_17_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_18: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_17_n_0,
      Q => r_stage_reg_r_18_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_19: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_18_n_0,
      Q => r_stage_reg_r_19_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_1_n_0,
      Q => r_stage_reg_r_2_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_20: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_19_n_0,
      Q => r_stage_reg_r_20_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_21: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_20_n_0,
      Q => r_stage_reg_r_21_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_22: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_21_n_0,
      Q => r_stage_reg_r_22_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_23: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_22_n_0,
      Q => r_stage_reg_r_23_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_24: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_23_n_0,
      Q => r_stage_reg_r_24_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_25: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_24_n_0,
      Q => r_stage_reg_r_25_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_26: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_25_n_0,
      Q => r_stage_reg_r_26_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_27: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_26_n_0,
      Q => r_stage_reg_r_27_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_28: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_27_n_0,
      Q => r_stage_reg_r_28_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_29: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_28_n_0,
      Q => \^r_stage_reg_r_29_0\,
      R => ap_rst_n_inv
    );
r_stage_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_2_n_0,
      Q => r_stage_reg_r_3_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_3_n_0,
      Q => r_stage_reg_r_4_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_4_n_0,
      Q => r_stage_reg_r_5_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_5_n_0,
      Q => r_stage_reg_r_6_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_6_n_0,
      Q => r_stage_reg_r_7_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_7_n_0,
      Q => r_stage_reg_r_8_n_0,
      R => ap_rst_n_inv
    );
r_stage_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_8_n_0,
      Q => r_stage_reg_r_9_n_0,
      R => ap_rst_n_inv
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => dividend0(31),
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_7,
      O => \remd_tmp[0]_i_1_n_0\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(9),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[10]_i_1_n_0\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(10),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_4\,
      O => \remd_tmp[11]_i_1_n_0\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(11),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[12]_i_1_n_0\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(12),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[13]_i_1_n_0\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(13),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[14]_i_1_n_0\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(14),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_4\,
      O => \remd_tmp[15]_i_1_n_0\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(15),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[16]_i_1_n_0\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(16),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[17]_i_1_n_0\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(17),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[18]_i_1_n_0\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(18),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_4\,
      O => \remd_tmp[19]_i_1_n_0\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(0),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[1]_i_1_n_0\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(19),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[20]_i_1_n_0\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(20),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[21]_i_1_n_0\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(21),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[22]_i_1_n_0\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(22),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_4\,
      O => \remd_tmp[23]_i_1_n_0\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(23),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[24]_i_1_n_0\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(24),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[25]_i_1_n_0\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(25),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[26]_i_1_n_0\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(26),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_4\,
      O => \remd_tmp[27]_i_1_n_0\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(27),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[28]_i_1_n_0\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(28),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[29]_i_1_n_0\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(1),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[2]_i_1_n_0\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(29),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_5\,
      O => \remd_tmp[30]_i_1_n_0\
    );
\remd_tmp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(30),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_4\,
      O => \remd_tmp[31]_i_1_n_0\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(2),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_4,
      O => \remd_tmp[3]_i_1_n_0\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(3),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[4]_i_1_n_0\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(4),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[5]_i_1_n_0\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(5),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[6]_i_1_n_0\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(6),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_4\,
      O => \remd_tmp[7]_i_1_n_0\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(7),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[8]_i_1_n_0\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[31]_0\(8),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[9]_i_1_n_0\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(24),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(25),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(26),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(27),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(28),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(29),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(30),
      R => '0'
    );
\remd_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[31]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(31),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_0\,
      Q => \^remd_tmp_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq is
  port (
    \r_stage_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[32]_1\ : in STD_LOGIC;
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cal_tmp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_1\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal cal_tmp_carry_i_1_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_2_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_3_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_4_n_0 : STD_LOGIC;
  signal \cal_tmp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal cal_tmp_carry_i_6_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_7_n_0 : STD_LOGIC;
  signal cal_tmp_carry_i_8_n_0 : STD_LOGIC;
  signal cal_tmp_carry_n_0 : STD_LOGIC;
  signal cal_tmp_carry_n_1 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal \dividend0_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[9]\ : STD_LOGIC;
  signal \dividend_tmp[10]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_0\ : STD_LOGIC;
  signal dividend_tmp_gen : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dividend_tmp_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend_tmp_reg_n_0_[9]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[20]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[21]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[22]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[23]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[24]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[25]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[26]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[27]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[28]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[29]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[30]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[31]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0\ : STD_LOGIC;
  signal \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0\ : STD_LOGIC;
  signal r_stage_reg_gate_n_0 : STD_LOGIC;
  signal \r_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[31]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_0\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair258";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28\ : label is "inst/\urem_32ns_32ns_32_36_seq_1_U2/radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28\ : label is "inst/\urem_32ns_32ns_32_36_seq_1_U2/radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28 ";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_0,
      CO(2) => cal_tmp_carry_n_1,
      CO(1) => cal_tmp_carry_n_2,
      CO(0) => cal_tmp_carry_n_3,
      CYINIT => '1',
      DI(3) => cal_tmp_carry_i_1_n_0,
      DI(2) => cal_tmp_carry_i_2_n_0,
      DI(1) => cal_tmp_carry_i_3_n_0,
      DI(0) => cal_tmp_carry_i_4_n_0,
      O(3) => cal_tmp_carry_n_4,
      O(2) => cal_tmp_carry_n_5,
      O(1) => cal_tmp_carry_n_6,
      O(0) => cal_tmp_carry_n_7,
      S(3) => \cal_tmp_carry_i_5__0_n_0\,
      S(2) => cal_tmp_carry_i_6_n_0,
      S(1) => cal_tmp_carry_i_7_n_0,
      S(0) => cal_tmp_carry_i_8_n_0
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_0,
      CO(3) => \cal_tmp_carry__0_n_0\,
      CO(2) => \cal_tmp_carry__0_n_1\,
      CO(1) => \cal_tmp_carry__0_n_2\,
      CO(0) => \cal_tmp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__0_i_1_n_0\,
      DI(2) => \cal_tmp_carry__0_i_2_n_0\,
      DI(1) => \cal_tmp_carry__0_i_3_n_0\,
      DI(0) => \cal_tmp_carry__0_i_4_n_0\,
      O(3) => \cal_tmp_carry__0_n_4\,
      O(2) => \cal_tmp_carry__0_n_5\,
      O(1) => \cal_tmp_carry__0_n_6\,
      O(0) => \cal_tmp_carry__0_n_7\,
      S(3) => \cal_tmp_carry__0_i_5_n_0\,
      S(2) => \cal_tmp_carry__0_i_6_n_0\,
      S(1) => \cal_tmp_carry__0_i_7__0_n_0\,
      S(0) => \cal_tmp_carry__0_i_8_n_0\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_1_n_0\
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_2_n_0\
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_3_n_0\
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__0_i_4_n_0\
    );
\cal_tmp_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(6),
      I2 => \divisor0_reg_n_0_[7]\,
      O => \cal_tmp_carry__0_i_5_n_0\
    );
\cal_tmp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(5),
      I2 => \divisor0_reg_n_0_[6]\,
      O => \cal_tmp_carry__0_i_6_n_0\
    );
\cal_tmp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(4),
      I2 => \divisor0_reg_n_0_[5]\,
      O => \cal_tmp_carry__0_i_7__0_n_0\
    );
\cal_tmp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \divisor0_reg_n_0_[4]\,
      O => \cal_tmp_carry__0_i_8_n_0\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_0\,
      CO(3) => \cal_tmp_carry__1_n_0\,
      CO(2) => \cal_tmp_carry__1_n_1\,
      CO(1) => \cal_tmp_carry__1_n_2\,
      CO(0) => \cal_tmp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__1_i_1_n_0\,
      DI(2) => \cal_tmp_carry__1_i_2_n_0\,
      DI(1) => \cal_tmp_carry__1_i_3_n_0\,
      DI(0) => \cal_tmp_carry__1_i_4_n_0\,
      O(3) => \cal_tmp_carry__1_n_4\,
      O(2) => \cal_tmp_carry__1_n_5\,
      O(1) => \cal_tmp_carry__1_n_6\,
      O(0) => \cal_tmp_carry__1_n_7\,
      S(3) => \cal_tmp_carry__1_i_5_n_0\,
      S(2) => \cal_tmp_carry__1_i_6_n_0\,
      S(1) => \cal_tmp_carry__1_i_7_n_0\,
      S(0) => \cal_tmp_carry__1_i_8_n_0\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__1_i_1_n_0\
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__1_i_2_n_0\
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__1_i_3_n_0\
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__1_i_4_n_0\
    );
\cal_tmp_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(10),
      I2 => \divisor0_reg_n_0_[11]\,
      O => \cal_tmp_carry__1_i_5_n_0\
    );
\cal_tmp_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(9),
      I2 => \divisor0_reg_n_0_[10]\,
      O => \cal_tmp_carry__1_i_6_n_0\
    );
\cal_tmp_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(8),
      I2 => \divisor0_reg_n_0_[9]\,
      O => \cal_tmp_carry__1_i_7_n_0\
    );
\cal_tmp_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(7),
      I2 => \divisor0_reg_n_0_[8]\,
      O => \cal_tmp_carry__1_i_8_n_0\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_0\,
      CO(3) => \cal_tmp_carry__2_n_0\,
      CO(2) => \cal_tmp_carry__2_n_1\,
      CO(1) => \cal_tmp_carry__2_n_2\,
      CO(0) => \cal_tmp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__2_i_1_n_0\,
      DI(2) => \cal_tmp_carry__2_i_2_n_0\,
      DI(1) => \cal_tmp_carry__2_i_3_n_0\,
      DI(0) => \cal_tmp_carry__2_i_4_n_0\,
      O(3) => \cal_tmp_carry__2_n_4\,
      O(2) => \cal_tmp_carry__2_n_5\,
      O(1) => \cal_tmp_carry__2_n_6\,
      O(0) => \cal_tmp_carry__2_n_7\,
      S(3) => \cal_tmp_carry__2_i_5_n_0\,
      S(2) => \cal_tmp_carry__2_i_6_n_0\,
      S(1) => \cal_tmp_carry__2_i_7_n_0\,
      S(0) => \cal_tmp_carry__2_i_8_n_0\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__2_i_1_n_0\
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__2_i_2_n_0\
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__2_i_3_n_0\
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__2_i_4_n_0\
    );
\cal_tmp_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(14),
      I2 => \divisor0_reg_n_0_[15]\,
      O => \cal_tmp_carry__2_i_5_n_0\
    );
\cal_tmp_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(13),
      I2 => \divisor0_reg_n_0_[14]\,
      O => \cal_tmp_carry__2_i_6_n_0\
    );
\cal_tmp_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(12),
      I2 => \divisor0_reg_n_0_[13]\,
      O => \cal_tmp_carry__2_i_7_n_0\
    );
\cal_tmp_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(11),
      I2 => \divisor0_reg_n_0_[12]\,
      O => \cal_tmp_carry__2_i_8_n_0\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_0\,
      CO(3) => \cal_tmp_carry__3_n_0\,
      CO(2) => \cal_tmp_carry__3_n_1\,
      CO(1) => \cal_tmp_carry__3_n_2\,
      CO(0) => \cal_tmp_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__3_i_1_n_0\,
      DI(2) => \cal_tmp_carry__3_i_2_n_0\,
      DI(1) => \cal_tmp_carry__3_i_3_n_0\,
      DI(0) => \cal_tmp_carry__3_i_4_n_0\,
      O(3) => \cal_tmp_carry__3_n_4\,
      O(2) => \cal_tmp_carry__3_n_5\,
      O(1) => \cal_tmp_carry__3_n_6\,
      O(0) => \cal_tmp_carry__3_n_7\,
      S(3) => \cal_tmp_carry__3_i_5_n_0\,
      S(2) => \cal_tmp_carry__3_i_6_n_0\,
      S(1) => \cal_tmp_carry__3_i_7_n_0\,
      S(0) => \cal_tmp_carry__3_i_8_n_0\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__3_i_1_n_0\
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__3_i_2_n_0\
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__3_i_3_n_0\
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__3_i_4_n_0\
    );
\cal_tmp_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(18),
      I2 => \divisor0_reg_n_0_[19]\,
      O => \cal_tmp_carry__3_i_5_n_0\
    );
\cal_tmp_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(17),
      I2 => \divisor0_reg_n_0_[18]\,
      O => \cal_tmp_carry__3_i_6_n_0\
    );
\cal_tmp_carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(16),
      I2 => \divisor0_reg_n_0_[17]\,
      O => \cal_tmp_carry__3_i_7_n_0\
    );
\cal_tmp_carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(15),
      I2 => \divisor0_reg_n_0_[16]\,
      O => \cal_tmp_carry__3_i_8_n_0\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_0\,
      CO(3) => \cal_tmp_carry__4_n_0\,
      CO(2) => \cal_tmp_carry__4_n_1\,
      CO(1) => \cal_tmp_carry__4_n_2\,
      CO(0) => \cal_tmp_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__4_i_1_n_0\,
      DI(2) => \cal_tmp_carry__4_i_2_n_0\,
      DI(1) => \cal_tmp_carry__4_i_3_n_0\,
      DI(0) => \cal_tmp_carry__4_i_4_n_0\,
      O(3) => \cal_tmp_carry__4_n_4\,
      O(2) => \cal_tmp_carry__4_n_5\,
      O(1) => \cal_tmp_carry__4_n_6\,
      O(0) => \cal_tmp_carry__4_n_7\,
      S(3) => \cal_tmp_carry__4_i_5_n_0\,
      S(2) => \cal_tmp_carry__4_i_6_n_0\,
      S(1) => \cal_tmp_carry__4_i_7_n_0\,
      S(0) => \cal_tmp_carry__4_i_8_n_0\
    );
\cal_tmp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__4_i_1_n_0\
    );
\cal_tmp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__4_i_2_n_0\
    );
\cal_tmp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__4_i_3_n_0\
    );
\cal_tmp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__4_i_4_n_0\
    );
\cal_tmp_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(22),
      I2 => \divisor0_reg_n_0_[23]\,
      O => \cal_tmp_carry__4_i_5_n_0\
    );
\cal_tmp_carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(21),
      I2 => \divisor0_reg_n_0_[22]\,
      O => \cal_tmp_carry__4_i_6_n_0\
    );
\cal_tmp_carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(20),
      I2 => \divisor0_reg_n_0_[21]\,
      O => \cal_tmp_carry__4_i_7_n_0\
    );
\cal_tmp_carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(19),
      I2 => \divisor0_reg_n_0_[20]\,
      O => \cal_tmp_carry__4_i_8_n_0\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_0\,
      CO(3) => \cal_tmp_carry__5_n_0\,
      CO(2) => \cal_tmp_carry__5_n_1\,
      CO(1) => \cal_tmp_carry__5_n_2\,
      CO(0) => \cal_tmp_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__5_i_1_n_0\,
      DI(2) => \cal_tmp_carry__5_i_2_n_0\,
      DI(1) => \cal_tmp_carry__5_i_3_n_0\,
      DI(0) => \cal_tmp_carry__5_i_4_n_0\,
      O(3) => \cal_tmp_carry__5_n_4\,
      O(2) => \cal_tmp_carry__5_n_5\,
      O(1) => \cal_tmp_carry__5_n_6\,
      O(0) => \cal_tmp_carry__5_n_7\,
      S(3) => \cal_tmp_carry__5_i_5_n_0\,
      S(2) => \cal_tmp_carry__5_i_6_n_0\,
      S(1) => \cal_tmp_carry__5_i_7_n_0\,
      S(0) => \cal_tmp_carry__5_i_8_n_0\
    );
\cal_tmp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__5_i_1_n_0\
    );
\cal_tmp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__5_i_2_n_0\
    );
\cal_tmp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__5_i_3_n_0\
    );
\cal_tmp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__5_i_4_n_0\
    );
\cal_tmp_carry__5_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(26),
      I2 => \divisor0_reg_n_0_[27]\,
      O => \cal_tmp_carry__5_i_5_n_0\
    );
\cal_tmp_carry__5_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(25),
      I2 => \divisor0_reg_n_0_[26]\,
      O => \cal_tmp_carry__5_i_6_n_0\
    );
\cal_tmp_carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(24),
      I2 => \divisor0_reg_n_0_[25]\,
      O => \cal_tmp_carry__5_i_7_n_0\
    );
\cal_tmp_carry__5_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(23),
      I2 => \divisor0_reg_n_0_[24]\,
      O => \cal_tmp_carry__5_i_8_n_0\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_0\,
      CO(3) => dividend_tmp_gen(0),
      CO(2) => \cal_tmp_carry__6_n_1\,
      CO(1) => \cal_tmp_carry__6_n_2\,
      CO(0) => \cal_tmp_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \cal_tmp_carry__6_i_1_n_0\,
      DI(2) => \cal_tmp_carry__6_i_2_n_0\,
      DI(1) => \cal_tmp_carry__6_i_3_n_0\,
      DI(0) => \cal_tmp_carry__6_i_4_n_0\,
      O(3) => \cal_tmp_carry__6_n_4\,
      O(2) => \cal_tmp_carry__6_n_5\,
      O(1) => \cal_tmp_carry__6_n_6\,
      O(0) => \cal_tmp_carry__6_n_7\,
      S(3) => \cal_tmp_carry__6_i_5_n_0\,
      S(2) => \cal_tmp_carry__6_i_6_n_0\,
      S(1) => \cal_tmp_carry__6_i_7_n_0\,
      S(0) => \cal_tmp_carry__6_i_8_n_0\
    );
\cal_tmp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__6_i_1_n_0\
    );
\cal_tmp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__6_i_2_n_0\
    );
\cal_tmp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__6_i_3_n_0\
    );
\cal_tmp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      I1 => \r_stage_reg_n_0_[0]\,
      O => \cal_tmp_carry__6_i_4_n_0\
    );
\cal_tmp_carry__6_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(30),
      I2 => \divisor0_reg_n_0_[31]\,
      O => \cal_tmp_carry__6_i_5_n_0\
    );
\cal_tmp_carry__6_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(29),
      I2 => \divisor0_reg_n_0_[30]\,
      O => \cal_tmp_carry__6_i_6_n_0\
    );
\cal_tmp_carry__6_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(28),
      I2 => \divisor0_reg_n_0_[29]\,
      O => \cal_tmp_carry__6_i_7_n_0\
    );
\cal_tmp_carry__6_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(27),
      I2 => \divisor0_reg_n_0_[28]\,
      O => \cal_tmp_carry__6_i_8_n_0\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => dividend_tmp_gen(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_0_[0]\,
      O => cal_tmp_carry_i_1_n_0
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_0_[0]\,
      O => cal_tmp_carry_i_2_n_0
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_0_[0]\,
      O => cal_tmp_carry_i_3_n_0
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[31]\,
      I1 => \dividend_tmp_reg_n_0_[31]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => cal_tmp_carry_i_4_n_0
    );
\cal_tmp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \divisor0_reg_n_0_[3]\,
      O => \cal_tmp_carry_i_5__0_n_0\
    );
cal_tmp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(1),
      I2 => \divisor0_reg_n_0_[2]\,
      O => cal_tmp_carry_i_6_n_0
    );
cal_tmp_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \divisor0_reg_n_0_[1]\,
      O => cal_tmp_carry_i_7_n_0
    );
cal_tmp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg_n_0_[0]\,
      I1 => \dividend_tmp_reg_n_0_[31]\,
      I2 => \dividend0_reg_n_0_[31]\,
      I3 => \divisor0_reg_n_0_[0]\,
      O => cal_tmp_carry_i_8_n_0
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(0),
      Q => \dividend0_reg_n_0_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(10),
      Q => \dividend0_reg_n_0_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(11),
      Q => \dividend0_reg_n_0_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(12),
      Q => \dividend0_reg_n_0_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(13),
      Q => \dividend0_reg_n_0_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(14),
      Q => \dividend0_reg_n_0_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(15),
      Q => \dividend0_reg_n_0_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(16),
      Q => \dividend0_reg_n_0_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(17),
      Q => \dividend0_reg_n_0_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(18),
      Q => \dividend0_reg_n_0_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(19),
      Q => \dividend0_reg_n_0_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(1),
      Q => \dividend0_reg_n_0_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(20),
      Q => \dividend0_reg_n_0_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(21),
      Q => \dividend0_reg_n_0_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(22),
      Q => \dividend0_reg_n_0_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(23),
      Q => \dividend0_reg_n_0_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(24),
      Q => \dividend0_reg_n_0_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(25),
      Q => \dividend0_reg_n_0_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(26),
      Q => \dividend0_reg_n_0_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(27),
      Q => \dividend0_reg_n_0_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(28),
      Q => \dividend0_reg_n_0_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(29),
      Q => \dividend0_reg_n_0_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(2),
      Q => \dividend0_reg_n_0_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(30),
      Q => \dividend0_reg_n_0_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(31),
      Q => \dividend0_reg_n_0_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(3),
      Q => \dividend0_reg_n_0_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(4),
      Q => \dividend0_reg_n_0_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(5),
      Q => \dividend0_reg_n_0_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(6),
      Q => \dividend0_reg_n_0_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(7),
      Q => \dividend0_reg_n_0_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(8),
      Q => \dividend0_reg_n_0_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[31]_0\(9),
      Q => \dividend0_reg_n_0_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[9]\,
      I1 => \dividend_tmp_reg_n_0_[9]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[10]_i_1_n_0\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[10]\,
      I1 => \dividend_tmp_reg_n_0_[10]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[11]_i_1_n_0\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[11]\,
      I1 => \dividend_tmp_reg_n_0_[11]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[12]_i_1_n_0\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[12]\,
      I1 => \dividend_tmp_reg_n_0_[12]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[13]_i_1_n_0\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[13]\,
      I1 => \dividend_tmp_reg_n_0_[13]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[14]_i_1_n_0\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[14]\,
      I1 => \dividend_tmp_reg_n_0_[14]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[15]_i_1_n_0\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[15]\,
      I1 => \dividend_tmp_reg_n_0_[15]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[16]_i_1_n_0\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[16]\,
      I1 => \dividend_tmp_reg_n_0_[16]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[17]_i_1_n_0\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[17]\,
      I1 => \dividend_tmp_reg_n_0_[17]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[18]_i_1_n_0\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[18]\,
      I1 => \dividend_tmp_reg_n_0_[18]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[19]_i_1_n_0\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[0]\,
      I1 => \dividend_tmp_reg_n_0_[0]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[1]_i_1_n_0\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[19]\,
      I1 => \dividend_tmp_reg_n_0_[19]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[20]_i_1_n_0\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[20]\,
      I1 => \dividend_tmp_reg_n_0_[20]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[21]_i_1_n_0\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[21]\,
      I1 => \dividend_tmp_reg_n_0_[21]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[22]_i_1_n_0\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[22]\,
      I1 => \dividend_tmp_reg_n_0_[22]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[23]_i_1_n_0\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[23]\,
      I1 => \dividend_tmp_reg_n_0_[23]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[24]_i_1_n_0\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[24]\,
      I1 => \dividend_tmp_reg_n_0_[24]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[25]_i_1_n_0\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[25]\,
      I1 => \dividend_tmp_reg_n_0_[25]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[26]_i_1_n_0\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[26]\,
      I1 => \dividend_tmp_reg_n_0_[26]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[27]_i_1_n_0\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[27]\,
      I1 => \dividend_tmp_reg_n_0_[27]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[28]_i_1_n_0\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[28]\,
      I1 => \dividend_tmp_reg_n_0_[28]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[29]_i_1_n_0\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[1]\,
      I1 => \dividend_tmp_reg_n_0_[1]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[2]_i_1_n_0\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[29]\,
      I1 => \dividend_tmp_reg_n_0_[29]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[30]_i_1_n_0\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[30]\,
      I1 => \dividend_tmp_reg_n_0_[30]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[31]_i_1_n_0\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[2]\,
      I1 => \dividend_tmp_reg_n_0_[2]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[3]_i_1_n_0\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[3]\,
      I1 => \dividend_tmp_reg_n_0_[3]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[4]_i_1_n_0\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[4]\,
      I1 => \dividend_tmp_reg_n_0_[4]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[5]_i_1_n_0\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[5]\,
      I1 => \dividend_tmp_reg_n_0_[5]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[6]_i_1_n_0\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[6]\,
      I1 => \dividend_tmp_reg_n_0_[6]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[7]_i_1_n_0\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[7]\,
      I1 => \dividend_tmp_reg_n_0_[7]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[8]_i_1_n_0\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_0_[8]\,
      I1 => \dividend_tmp_reg_n_0_[8]\,
      I2 => \r_stage_reg_n_0_[0]\,
      O => \dividend_tmp[9]_i_1_n_0\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dividend_tmp_gen(0),
      Q => \dividend_tmp_reg_n_0_[0]\,
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[10]\,
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[11]\,
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[12]\,
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[13]\,
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[14]\,
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[15]\,
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[16]\,
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[17]\,
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[18]\,
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[19]\,
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[1]\,
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[20]\,
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[21]\,
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[22]\,
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[23]\,
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[24]\,
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[25]\,
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[26]\,
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[27]\,
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[28]\,
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[29]\,
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[2]\,
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[30]\,
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[31]\,
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[3]\,
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[4]\,
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[5]\,
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[6]\,
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[7]\,
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[8]\,
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_0\,
      Q => \dividend_tmp_reg_n_0_[9]\,
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(0),
      Q => \divisor0_reg_n_0_[0]\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(10),
      Q => \divisor0_reg_n_0_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(11),
      Q => \divisor0_reg_n_0_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(12),
      Q => \divisor0_reg_n_0_[12]\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(13),
      Q => \divisor0_reg_n_0_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(14),
      Q => \divisor0_reg_n_0_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(15),
      Q => \divisor0_reg_n_0_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(16),
      Q => \divisor0_reg_n_0_[16]\,
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(17),
      Q => \divisor0_reg_n_0_[17]\,
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(18),
      Q => \divisor0_reg_n_0_[18]\,
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(19),
      Q => \divisor0_reg_n_0_[19]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(1),
      Q => \divisor0_reg_n_0_[1]\,
      R => '0'
    );
\divisor0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(20),
      Q => \divisor0_reg_n_0_[20]\,
      R => '0'
    );
\divisor0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(21),
      Q => \divisor0_reg_n_0_[21]\,
      R => '0'
    );
\divisor0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(22),
      Q => \divisor0_reg_n_0_[22]\,
      R => '0'
    );
\divisor0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(23),
      Q => \divisor0_reg_n_0_[23]\,
      R => '0'
    );
\divisor0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(24),
      Q => \divisor0_reg_n_0_[24]\,
      R => '0'
    );
\divisor0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(25),
      Q => \divisor0_reg_n_0_[25]\,
      R => '0'
    );
\divisor0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(26),
      Q => \divisor0_reg_n_0_[26]\,
      R => '0'
    );
\divisor0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(27),
      Q => \divisor0_reg_n_0_[27]\,
      R => '0'
    );
\divisor0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(28),
      Q => \divisor0_reg_n_0_[28]\,
      R => '0'
    );
\divisor0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(29),
      Q => \divisor0_reg_n_0_[29]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(2),
      Q => \divisor0_reg_n_0_[2]\,
      R => '0'
    );
\divisor0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(30),
      Q => \divisor0_reg_n_0_[30]\,
      R => '0'
    );
\divisor0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(31),
      Q => \divisor0_reg_n_0_[31]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(3),
      Q => \divisor0_reg_n_0_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(4),
      Q => \divisor0_reg_n_0_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(5),
      Q => \divisor0_reg_n_0_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(6),
      Q => \divisor0_reg_n_0_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(7),
      Q => \divisor0_reg_n_0_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(8),
      Q => \divisor0_reg_n_0_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_0\(9),
      Q => \divisor0_reg_n_0_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_0_[0]\,
      Q => \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0\,
      Q31 => \NLW_r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_28_n_0\,
      Q => \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_0,
      Q => \r_stage_reg[32]_0\(0),
      R => ap_rst_n_inv
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_urem_32ns_11ns_32_36_seq_1_U1_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_r_stage_reg_r_29_n_0\,
      I1 => \r_stage_reg[32]_1\,
      O => r_stage_reg_gate_n_0
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_0_[31]\,
      I1 => \dividend_tmp_reg_n_0_[31]\,
      I2 => \r_stage_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_7,
      O => \remd_tmp[0]_i_1_n_0\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(9),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_5\,
      O => \remd_tmp[10]_i_1_n_0\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(10),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_4\,
      O => \remd_tmp[11]_i_1_n_0\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(11),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[12]_i_1_n_0\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(12),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[13]_i_1_n_0\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(13),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_5\,
      O => \remd_tmp[14]_i_1_n_0\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(14),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_4\,
      O => \remd_tmp[15]_i_1_n_0\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(15),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[16]_i_1_n_0\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(16),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[17]_i_1_n_0\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(17),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_5\,
      O => \remd_tmp[18]_i_1_n_0\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(18),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_4\,
      O => \remd_tmp[19]_i_1_n_0\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[1]_i_1_n_0\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(19),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[20]_i_1_n_0\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(20),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[21]_i_1_n_0\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(21),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_5\,
      O => \remd_tmp[22]_i_1_n_0\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(22),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_4\,
      O => \remd_tmp[23]_i_1_n_0\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(23),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[24]_i_1_n_0\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(24),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[25]_i_1_n_0\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(25),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_5\,
      O => \remd_tmp[26]_i_1_n_0\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(26),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_4\,
      O => \remd_tmp[27]_i_1_n_0\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(27),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[28]_i_1_n_0\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(28),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[29]_i_1_n_0\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(1),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_5,
      O => \remd_tmp[2]_i_1_n_0\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(29),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_5\,
      O => \remd_tmp[30]_i_1_n_0\
    );
\remd_tmp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(30),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_4\,
      O => \remd_tmp[31]_i_1_n_0\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_4,
      O => \remd_tmp[3]_i_1_n_0\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(3),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[4]_i_1_n_0\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(4),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[5]_i_1_n_0\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_5\,
      O => \remd_tmp[6]_i_1_n_0\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_4\,
      O => \remd_tmp[7]_i_1_n_0\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[8]_i_1_n_0\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \r_stage_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[9]_i_1_n_0\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\remd_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[31]_i_1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_info : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.burst_len_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_total : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.burst_addr\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \could_multi_bursts.burst_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_next\ : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal \could_multi_bursts.burst_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_addr_tmp : STD_LOGIC_VECTOR ( 12 to 12 );
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \end_from_4k[3]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[3]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[3]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[3]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_5_n_0\ : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of first_sect : signal is std.standard.true;
  signal \^in\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_13_n_0 : STD_LOGIC;
  signal last_sect_i_14_n_0 : STD_LOGIC;
  signal last_sect_i_15_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_127 : STD_LOGIC;
  signal rs_req_n_128 : STD_LOGIC;
  signal rs_req_n_129 : STD_LOGIC;
  signal rs_req_n_130 : STD_LOGIC;
  signal rs_req_n_131 : STD_LOGIC;
  signal rs_req_n_132 : STD_LOGIC;
  signal rs_req_n_133 : STD_LOGIC;
  signal rs_req_n_134 : STD_LOGIC;
  signal rs_req_n_135 : STD_LOGIC;
  signal rs_req_n_136 : STD_LOGIC;
  signal rs_req_n_137 : STD_LOGIC;
  signal rs_req_n_138 : STD_LOGIC;
  signal rs_req_n_139 : STD_LOGIC;
  signal rs_req_n_140 : STD_LOGIC;
  signal rs_req_n_141 : STD_LOGIC;
  signal rs_req_n_142 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt_carry : STD_LOGIC;
  signal sect_cnt_carry_i_2_n_0 : STD_LOGIC;
  signal sect_cnt_carry_i_3_n_0 : STD_LOGIC;
  signal sect_cnt_carry_i_6_n_0 : STD_LOGIC;
  signal sect_cnt_carry_i_7_n_0 : STD_LOGIC;
  signal sect_cnt_lsb : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt_lsb0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt_lsb0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__3_n_3\ : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_0 : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_1 : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_2 : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_3 : STD_LOGIC;
  signal sect_cnt_lsb_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sect_cnt_msb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sect_cnt_msb0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_cnt_msb[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sect_len__9\ : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal sect_len_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total[1]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total[1]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal single_sect : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_addr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \start_to_4k[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[2]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[3]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[4]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[5]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[6]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[7]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[8]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_msb_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_addr[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_addr[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3\ : label is "soft_lutpair184";
  attribute DONT_TOUCH of first_sect_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of first_sect_reg : label is "yes";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__1\ : label is "soft_lutpair185";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sect_cnt_lsb0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt_lsb0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  \in\(61 downto 0) <= \^in\(61 downto 0);
\beat_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(2),
      Q => beat_total(0),
      R => \^sr\(0)
    );
\beat_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \p_1_in__0\(11),
      Q => beat_total(9),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^in\(8),
      I1 => \could_multi_bursts.burst_addr[11]_i_3_n_0\,
      I2 => \could_multi_bursts.first_loop\,
      I3 => \sect_addr_buf_reg_n_0_[10]\,
      O => \could_multi_bursts.burst_addr_next\(10)
    );
\could_multi_bursts.burst_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \^e\(0)
    );
\could_multi_bursts.burst_addr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \^in\(9),
      I1 => \could_multi_bursts.burst_addr[11]_i_3_n_0\,
      I2 => \^in\(8),
      I3 => \could_multi_bursts.first_loop\,
      I4 => \sect_addr_buf_reg_n_0_[11]\,
      O => \could_multi_bursts.burst_addr_next\(11)
    );
\could_multi_bursts.burst_addr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^in\(7),
      I1 => \^in\(5),
      I2 => \^in\(4),
      I3 => \^in\(6),
      O => \could_multi_bursts.burst_addr[11]_i_3_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => local_BURST_AWREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => ost_ctrl_ready(0),
      I4 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr\(5)
    );
\could_multi_bursts.burst_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(4),
      O => \could_multi_bursts.burst_addr_next\(6)
    );
\could_multi_bursts.burst_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^in\(5),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => \sect_addr_buf_reg_n_0_[7]\,
      O => \could_multi_bursts.burst_addr_next\(7)
    );
\could_multi_bursts.burst_addr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \^in\(6),
      I1 => \^in\(4),
      I2 => \^in\(5),
      I3 => \could_multi_bursts.first_loop\,
      I4 => \sect_addr_buf_reg_n_0_[8]\,
      O => \could_multi_bursts.burst_addr_next\(8)
    );
\could_multi_bursts.burst_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \^in\(7),
      I1 => \^in\(5),
      I2 => \^in\(4),
      I3 => \^in\(6),
      I4 => \could_multi_bursts.first_loop\,
      I5 => \sect_addr_buf_reg_n_0_[9]\,
      O => \could_multi_bursts.burst_addr_next\(9)
    );
\could_multi_bursts.burst_addr_base_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[12]\,
      Q => \^in\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[22]\,
      Q => \^in\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[23]\,
      Q => \^in\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[24]\,
      Q => \^in\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[25]\,
      Q => \^in\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[26]\,
      Q => \^in\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[27]\,
      Q => \^in\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[28]\,
      Q => \^in\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[29]\,
      Q => \^in\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[30]\,
      Q => \^in\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[31]\,
      Q => \^in\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[13]\,
      Q => \^in\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[32]\,
      Q => \^in\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[33]\,
      Q => \^in\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[34]\,
      Q => \^in\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[35]\,
      Q => \^in\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[36]\,
      Q => \^in\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[37]\,
      Q => \^in\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[38]\,
      Q => \^in\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[39]\,
      Q => \^in\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[40]\,
      Q => \^in\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[41]\,
      Q => \^in\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[14]\,
      Q => \^in\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[42]\,
      Q => \^in\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[43]\,
      Q => \^in\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[44]\,
      Q => \^in\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[45]\,
      Q => \^in\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[46]\,
      Q => \^in\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[47]\,
      Q => \^in\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[48]\,
      Q => \^in\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[49]\,
      Q => \^in\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[50]\,
      Q => \^in\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[51]\,
      Q => \^in\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[15]\,
      Q => \^in\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[52]\,
      Q => \^in\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[53]\,
      Q => \^in\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[54]\,
      Q => \^in\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[55]\,
      Q => \^in\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[56]\,
      Q => \^in\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[57]\,
      Q => \^in\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[58]\,
      Q => \^in\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[59]\,
      Q => \^in\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[60]\,
      Q => \^in\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[61]\,
      Q => \^in\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[16]\,
      Q => \^in\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[62]\,
      Q => \^in\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[63]\,
      Q => \^in\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[17]\,
      Q => \^in\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[18]\,
      Q => \^in\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[19]\,
      Q => \^in\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[20]\,
      Q => \^in\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_base_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \sect_addr_buf_reg_n_0_[21]\,
      Q => \^in\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_next\(10),
      Q => \^in\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_next\(11),
      Q => \^in\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[2]\,
      Q => \^in\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[3]\,
      Q => \^in\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[4]\,
      Q => \^in\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[5]\,
      Q => \^in\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_next\(6),
      Q => \^in\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_next\(7),
      Q => \^in\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_next\(8),
      Q => \^in\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \could_multi_bursts.burst_addr_next\(9),
      Q => \^in\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(0),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \could_multi_bursts.burst_len[0]_i_1_n_0\
    );
\could_multi_bursts.burst_len[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(1),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \could_multi_bursts.burst_len[1]_i_1_n_0\
    );
\could_multi_bursts.burst_len[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(2),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \could_multi_bursts.burst_len[2]_i_1_n_0\
    );
\could_multi_bursts.burst_len[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \could_multi_bursts.burst_len[3]_i_1_n_0\
    );
\could_multi_bursts.burst_len[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(3),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => local_BURST_AWREADY,
      O => \could_multi_bursts.burst_len[3]_i_2_n_0\
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[0]_i_1_n_0\,
      Q => \could_multi_bursts.burst_len_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[1]_i_1_n_0\,
      Q => \could_multi_bursts.burst_len_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[2]_i_1_n_0\,
      Q => \could_multi_bursts.burst_len_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[3]_i_2_n_0\,
      Q => \could_multi_bursts.burst_len_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => local_BURST_AWREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => ost_ctrl_ready(0),
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_17_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2_n_0\,
      I1 => \sect_len__9\(9),
      I2 => \sect_len__9\(7),
      I3 => \sect_len__9\(8),
      I4 => p_17_in,
      I5 => \could_multi_bursts.last_loop_i_3_n_0\,
      O => \could_multi_bursts.last_loop_i_1_n_0\
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_len__9\(5),
      I1 => \sect_len__9\(4),
      I2 => \sect_len__9\(6),
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_len__9\(4),
      I1 => p_17_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(4),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(4)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_17_in,
      I3 => \sect_len__9\(5),
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(5),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(5),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(5)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_17_in,
      I4 => \sect_len__9\(6),
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(6),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(6),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(6)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_17_in,
      I5 => \sect_len__9\(7),
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(7),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(7),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(7)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_n_0\,
      I2 => p_17_in,
      I3 => \sect_len__9\(8),
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(8),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(8)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => local_BURST_AWREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => ost_ctrl_ready(0),
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I2 => p_17_in,
      I3 => \sect_len__9\(9),
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(9),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(9),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(9)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DFF0000"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => local_BURST_AWREADY,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_from_4k[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(5),
      O => \end_from_4k[3]_i_2_n_0\
    );
\end_from_4k[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(4),
      O => \end_from_4k[3]_i_3_n_0\
    );
\end_from_4k[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(3),
      O => \end_from_4k[3]_i_4_n_0\
    );
\end_from_4k[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(2),
      I1 => start_addr_tmp(2),
      O => \end_from_4k[3]_i_5_n_0\
    );
\end_from_4k[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(9),
      O => \end_from_4k[7]_i_2_n_0\
    );
\end_from_4k[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(8),
      O => \end_from_4k[7]_i_3_n_0\
    );
\end_from_4k[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(7),
      O => \end_from_4k[7]_i_4_n_0\
    );
\end_from_4k[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(6),
      O => \end_from_4k[7]_i_5_n_0\
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_155,
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(9),
      R => \^sr\(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_90,
      Q => first_sect,
      R => \^sr\(0)
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => single_sect,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
last_sect_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect,
      I2 => sect_total_buf_reg(13),
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => sect_total_buf_reg(12),
      I2 => first_sect,
      O => last_sect_i_11_n_0
    );
last_sect_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect,
      I2 => sect_total_buf_reg(18),
      O => last_sect_i_12_n_0
    );
last_sect_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(5),
      I3 => first_sect,
      I4 => sect_total(5),
      O => last_sect_i_13_n_0
    );
last_sect_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect,
      I2 => sect_total_buf_reg(9),
      O => last_sect_i_14_n_0
    );
last_sect_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33500050"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total(3),
      I2 => sect_total_buf_reg(0),
      I3 => first_sect,
      I4 => sect_total(0),
      O => last_sect_i_15_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000080000000"
    )
        port map (
      I0 => last_sect_i_3_n_0,
      I1 => last_sect_i_4_n_0,
      I2 => last_sect_i_5_n_0,
      I3 => last_sect_i_6_n_0,
      I4 => last_sect_i_7_n_0,
      I5 => last_sect_i_8_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000010000000"
    )
        port map (
      I0 => sect_total(14),
      I1 => sect_total(12),
      I2 => first_sect,
      I3 => last_sect_i_9_n_0,
      I4 => last_sect_i_10_n_0,
      I5 => last_sect_i_11_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => sect_total(16),
      I1 => sect_total(17),
      I2 => first_sect,
      I3 => sect_total_buf_reg(16),
      I4 => sect_total_buf_reg(17),
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect,
      I2 => sect_total_buf_reg(15),
      I3 => sect_total(19),
      I4 => sect_total_buf_reg(19),
      I5 => last_sect_i_12_n_0,
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => first_sect,
      I1 => sect_total_buf_reg(1),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(7),
      I4 => sect_total_buf_reg(6),
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => last_sect_i_13_n_0,
      I1 => sect_total_buf_reg(8),
      I2 => first_sect,
      I3 => sect_total(8),
      I4 => last_sect_i_14_n_0,
      I5 => last_sect_i_15_n_0,
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => last_sect_i_8_n_0
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => sect_total(10),
      I2 => sect_total_buf_reg(11),
      I3 => first_sect,
      I4 => sect_total(11),
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_87,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => local_BURST_AWREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => ost_ctrl_ready(0),
      O => push
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_145,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice
     port map (
      D(19) => rs_req_n_67,
      D(18) => rs_req_n_68,
      D(17) => rs_req_n_69,
      D(16) => rs_req_n_70,
      D(15) => rs_req_n_71,
      D(14) => rs_req_n_72,
      D(13) => rs_req_n_73,
      D(12) => rs_req_n_74,
      D(11) => rs_req_n_75,
      D(10) => rs_req_n_76,
      D(9) => rs_req_n_77,
      D(8) => rs_req_n_78,
      D(7) => rs_req_n_79,
      D(6) => rs_req_n_80,
      D(5) => rs_req_n_81,
      D(4) => rs_req_n_82,
      D(3) => rs_req_n_83,
      D(2) => rs_req_n_84,
      D(1) => rs_req_n_85,
      D(0) => end_addr_tmp(12),
      E(0) => sect_cnt_lsb_0(0),
      Q(63) => \p_1_in__0\(11),
      Q(62) => \p_1_in__0\(2),
      Q(61 downto 0) => start_addr_tmp(63 downto 2),
      S(3) => \end_from_4k[3]_i_2_n_0\,
      S(2) => \end_from_4k[3]_i_3_n_0\,
      S(1) => \end_from_4k[3]_i_4_n_0\,
      S(0) => \end_from_4k[3]_i_5_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_rst_n_1 => rs_req_n_87,
      \data_p1_reg[31]_0\(19) => rs_req_n_93,
      \data_p1_reg[31]_0\(18) => rs_req_n_94,
      \data_p1_reg[31]_0\(17) => rs_req_n_95,
      \data_p1_reg[31]_0\(16) => rs_req_n_96,
      \data_p1_reg[31]_0\(15) => rs_req_n_97,
      \data_p1_reg[31]_0\(14) => rs_req_n_98,
      \data_p1_reg[31]_0\(13) => rs_req_n_99,
      \data_p1_reg[31]_0\(12) => rs_req_n_100,
      \data_p1_reg[31]_0\(11) => rs_req_n_101,
      \data_p1_reg[31]_0\(10) => rs_req_n_102,
      \data_p1_reg[31]_0\(9) => rs_req_n_103,
      \data_p1_reg[31]_0\(8) => rs_req_n_104,
      \data_p1_reg[31]_0\(7) => rs_req_n_105,
      \data_p1_reg[31]_0\(6) => rs_req_n_106,
      \data_p1_reg[31]_0\(5) => rs_req_n_107,
      \data_p1_reg[31]_0\(4) => rs_req_n_108,
      \data_p1_reg[31]_0\(3) => rs_req_n_109,
      \data_p1_reg[31]_0\(2) => rs_req_n_110,
      \data_p1_reg[31]_0\(1) => rs_req_n_111,
      \data_p1_reg[31]_0\(0) => rs_req_n_112,
      \data_p1_reg[63]_0\(31) => rs_req_n_113,
      \data_p1_reg[63]_0\(30) => rs_req_n_114,
      \data_p1_reg[63]_0\(29) => rs_req_n_115,
      \data_p1_reg[63]_0\(28) => rs_req_n_116,
      \data_p1_reg[63]_0\(27) => rs_req_n_117,
      \data_p1_reg[63]_0\(26) => rs_req_n_118,
      \data_p1_reg[63]_0\(25) => rs_req_n_119,
      \data_p1_reg[63]_0\(24) => rs_req_n_120,
      \data_p1_reg[63]_0\(23) => rs_req_n_121,
      \data_p1_reg[63]_0\(22) => rs_req_n_122,
      \data_p1_reg[63]_0\(21) => rs_req_n_123,
      \data_p1_reg[63]_0\(20) => rs_req_n_124,
      \data_p1_reg[63]_0\(19) => rs_req_n_125,
      \data_p1_reg[63]_0\(18) => rs_req_n_126,
      \data_p1_reg[63]_0\(17) => rs_req_n_127,
      \data_p1_reg[63]_0\(16) => rs_req_n_128,
      \data_p1_reg[63]_0\(15) => rs_req_n_129,
      \data_p1_reg[63]_0\(14) => rs_req_n_130,
      \data_p1_reg[63]_0\(13) => rs_req_n_131,
      \data_p1_reg[63]_0\(12) => rs_req_n_132,
      \data_p1_reg[63]_0\(11) => rs_req_n_133,
      \data_p1_reg[63]_0\(10) => rs_req_n_134,
      \data_p1_reg[63]_0\(9) => rs_req_n_135,
      \data_p1_reg[63]_0\(8) => rs_req_n_136,
      \data_p1_reg[63]_0\(7) => rs_req_n_137,
      \data_p1_reg[63]_0\(6) => rs_req_n_138,
      \data_p1_reg[63]_0\(5) => rs_req_n_139,
      \data_p1_reg[63]_0\(4) => rs_req_n_140,
      \data_p1_reg[63]_0\(3) => rs_req_n_141,
      \data_p1_reg[63]_0\(2) => rs_req_n_142,
      \data_p1_reg[63]_0\(1) => rs_req_n_143,
      \data_p1_reg[63]_0\(0) => rs_req_n_144,
      \data_p1_reg[75]_0\ => rs_req_n_2,
      \data_p1_reg[75]_1\(9) => rs_req_n_146,
      \data_p1_reg[75]_1\(8) => rs_req_n_147,
      \data_p1_reg[75]_1\(7) => rs_req_n_148,
      \data_p1_reg[75]_1\(6) => rs_req_n_149,
      \data_p1_reg[75]_1\(5) => rs_req_n_150,
      \data_p1_reg[75]_1\(4) => rs_req_n_151,
      \data_p1_reg[75]_1\(3) => rs_req_n_152,
      \data_p1_reg[75]_1\(2) => rs_req_n_153,
      \data_p1_reg[75]_1\(1) => rs_req_n_154,
      \data_p1_reg[75]_1\(0) => rs_req_n_155,
      \data_p2_reg[2]_0\(0) => \data_p2_reg[2]\(0),
      \data_p2_reg[75]_0\(63 downto 0) => D(63 downto 0),
      \end_from_4k_reg[7]\(3) => \end_from_4k[7]_i_2_n_0\,
      \end_from_4k_reg[7]\(2) => \end_from_4k[7]_i_3_n_0\,
      \end_from_4k_reg[7]\(1) => \end_from_4k[7]_i_4_n_0\,
      \end_from_4k_reg[7]\(0) => \end_from_4k[7]_i_5_n_0\,
      first_sect_reg => rs_req_n_90,
      last_sect_reg => rs_req_n_145,
      last_sect_reg_0 => last_sect_i_2_n_0,
      last_sect_reg_1 => last_sect_reg_n_0,
      local_BURST_AWREADY => local_BURST_AWREADY,
      local_CHN_AWVALID(0) => local_CHN_AWVALID(0),
      next_req => next_req,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      \out\ => first_sect,
      p_17_in => p_17_in,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt_carry_reg => sect_cnt_carry_i_2_n_0,
      sect_cnt_carry_reg_0 => sect_cnt_carry_i_3_n_0,
      sect_cnt_lsb0(18 downto 0) => sect_cnt_lsb0(19 downto 1),
      \sect_cnt_lsb_reg[0]\(0) => sect_cnt_lsb(0),
      \sect_cnt_lsb_reg[12]\ => rs_req_n_92,
      sect_cnt_msb0(31 downto 0) => sect_cnt_msb0(31 downto 0),
      \sect_total_buf_reg[19]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[19]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[19]_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \sect_total_reg[1]\(1) => \sect_total[1]_i_2_n_0\,
      \sect_total_reg[1]\(0) => \sect_total[1]_i_3_n_0\,
      single_sect => single_sect
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect,
      I1 => p_17_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(0),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(1),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(2),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(3),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(4),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(5),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(6),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(7),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(8),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(9),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(10),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(11),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(12),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(13),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(14),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(15),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(16),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(17),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(18),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(19),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(20),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(21),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(22),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(23),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(24),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(25),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(26),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(27),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(28),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(29),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(30),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(31),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \sect_addr_buf[11]_i_1_n_0\
    );
sect_cnt_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sect_cnt_carry_i_6_n_0,
      I1 => sect_cnt_lsb(12),
      I2 => sect_cnt_lsb(13),
      I3 => sect_cnt_lsb(11),
      I4 => sect_cnt_lsb(0),
      O => sect_cnt_carry_i_2_n_0
    );
sect_cnt_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sect_cnt_carry_i_7_n_0,
      I1 => sect_cnt_lsb(3),
      I2 => sect_cnt_lsb(4),
      I3 => sect_cnt_lsb(1),
      I4 => sect_cnt_lsb(2),
      O => sect_cnt_carry_i_3_n_0
    );
sect_cnt_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sect_cnt_lsb(14),
      I1 => sect_cnt_lsb(15),
      I2 => sect_cnt_lsb(16),
      I3 => sect_cnt_lsb(17),
      I4 => sect_cnt_lsb(19),
      I5 => sect_cnt_lsb(18),
      O => sect_cnt_carry_i_6_n_0
    );
sect_cnt_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sect_cnt_lsb(5),
      I1 => sect_cnt_lsb(6),
      I2 => sect_cnt_lsb(7),
      I3 => sect_cnt_lsb(8),
      I4 => sect_cnt_lsb(10),
      I5 => sect_cnt_lsb(9),
      O => sect_cnt_carry_i_7_n_0
    );
sect_cnt_carry_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_92,
      Q => sect_cnt_carry,
      R => \^sr\(0)
    );
sect_cnt_lsb0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt_lsb0_carry_n_0,
      CO(2) => sect_cnt_lsb0_carry_n_1,
      CO(1) => sect_cnt_lsb0_carry_n_2,
      CO(0) => sect_cnt_lsb0_carry_n_3,
      CYINIT => sect_cnt_lsb(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(4 downto 1),
      S(3 downto 0) => sect_cnt_lsb(4 downto 1)
    );
\sect_cnt_lsb0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt_lsb0_carry_n_0,
      CO(3) => \sect_cnt_lsb0_carry__0_n_0\,
      CO(2) => \sect_cnt_lsb0_carry__0_n_1\,
      CO(1) => \sect_cnt_lsb0_carry__0_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(8 downto 5),
      S(3 downto 0) => sect_cnt_lsb(8 downto 5)
    );
\sect_cnt_lsb0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_lsb0_carry__0_n_0\,
      CO(3) => \sect_cnt_lsb0_carry__1_n_0\,
      CO(2) => \sect_cnt_lsb0_carry__1_n_1\,
      CO(1) => \sect_cnt_lsb0_carry__1_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(12 downto 9),
      S(3 downto 0) => sect_cnt_lsb(12 downto 9)
    );
\sect_cnt_lsb0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_lsb0_carry__1_n_0\,
      CO(3) => \sect_cnt_lsb0_carry__2_n_0\,
      CO(2) => \sect_cnt_lsb0_carry__2_n_1\,
      CO(1) => \sect_cnt_lsb0_carry__2_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(16 downto 13),
      S(3 downto 0) => sect_cnt_lsb(16 downto 13)
    );
\sect_cnt_lsb0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_lsb0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt_lsb0_carry__3_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt_lsb0(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt_lsb(19 downto 17)
    );
\sect_cnt_lsb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_112,
      Q => sect_cnt_lsb(0),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_102,
      Q => sect_cnt_lsb(10),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_101,
      Q => sect_cnt_lsb(11),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_100,
      Q => sect_cnt_lsb(12),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_99,
      Q => sect_cnt_lsb(13),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_98,
      Q => sect_cnt_lsb(14),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_97,
      Q => sect_cnt_lsb(15),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_96,
      Q => sect_cnt_lsb(16),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_95,
      Q => sect_cnt_lsb(17),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_94,
      Q => sect_cnt_lsb(18),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_93,
      Q => sect_cnt_lsb(19),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_111,
      Q => sect_cnt_lsb(1),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_110,
      Q => sect_cnt_lsb(2),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_109,
      Q => sect_cnt_lsb(3),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_108,
      Q => sect_cnt_lsb(4),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_107,
      Q => sect_cnt_lsb(5),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_106,
      Q => sect_cnt_lsb(6),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_105,
      Q => sect_cnt_lsb(7),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_104,
      Q => sect_cnt_lsb(8),
      R => \^sr\(0)
    );
\sect_cnt_lsb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_103,
      Q => sect_cnt_lsb(9),
      R => \^sr\(0)
    );
\sect_cnt_msb[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sect_cnt_msb(0),
      I1 => sect_cnt_carry,
      O => \sect_cnt_msb[3]_i_3_n_0\
    );
\sect_cnt_msb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_144,
      Q => sect_cnt_msb(0),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_134,
      Q => sect_cnt_msb(10),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_133,
      Q => sect_cnt_msb(11),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[7]_i_2_n_0\,
      CO(3) => \sect_cnt_msb_reg[11]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[11]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[11]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(11 downto 8),
      S(3 downto 0) => sect_cnt_msb(11 downto 8)
    );
\sect_cnt_msb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_132,
      Q => sect_cnt_msb(12),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_131,
      Q => sect_cnt_msb(13),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_130,
      Q => sect_cnt_msb(14),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_129,
      Q => sect_cnt_msb(15),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[11]_i_2_n_0\,
      CO(3) => \sect_cnt_msb_reg[15]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[15]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[15]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(15 downto 12),
      S(3 downto 0) => sect_cnt_msb(15 downto 12)
    );
\sect_cnt_msb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_128,
      Q => sect_cnt_msb(16),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_127,
      Q => sect_cnt_msb(17),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_126,
      Q => sect_cnt_msb(18),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_125,
      Q => sect_cnt_msb(19),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[15]_i_2_n_0\,
      CO(3) => \sect_cnt_msb_reg[19]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[19]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[19]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(19 downto 16),
      S(3 downto 0) => sect_cnt_msb(19 downto 16)
    );
\sect_cnt_msb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_143,
      Q => sect_cnt_msb(1),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_124,
      Q => sect_cnt_msb(20),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_123,
      Q => sect_cnt_msb(21),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_122,
      Q => sect_cnt_msb(22),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_121,
      Q => sect_cnt_msb(23),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[19]_i_2_n_0\,
      CO(3) => \sect_cnt_msb_reg[23]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[23]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[23]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(23 downto 20),
      S(3 downto 0) => sect_cnt_msb(23 downto 20)
    );
\sect_cnt_msb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_120,
      Q => sect_cnt_msb(24),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_119,
      Q => sect_cnt_msb(25),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_118,
      Q => sect_cnt_msb(26),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_117,
      Q => sect_cnt_msb(27),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[23]_i_2_n_0\,
      CO(3) => \sect_cnt_msb_reg[27]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[27]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[27]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(27 downto 24),
      S(3 downto 0) => sect_cnt_msb(27 downto 24)
    );
\sect_cnt_msb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_116,
      Q => sect_cnt_msb(28),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_115,
      Q => sect_cnt_msb(29),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_142,
      Q => sect_cnt_msb(2),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_114,
      Q => sect_cnt_msb(30),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_113,
      Q => sect_cnt_msb(31),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[27]_i_2_n_0\,
      CO(3) => \NLW_sect_cnt_msb_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_msb_reg[31]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[31]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(31 downto 28),
      S(3 downto 0) => sect_cnt_msb(31 downto 28)
    );
\sect_cnt_msb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_141,
      Q => sect_cnt_msb(3),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_msb_reg[3]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[3]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[3]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sect_cnt_msb(0),
      O(3 downto 0) => sect_cnt_msb0(3 downto 0),
      S(3 downto 1) => sect_cnt_msb(3 downto 1),
      S(0) => \sect_cnt_msb[3]_i_3_n_0\
    );
\sect_cnt_msb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_140,
      Q => sect_cnt_msb(4),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_139,
      Q => sect_cnt_msb(5),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_138,
      Q => sect_cnt_msb(6),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_137,
      Q => sect_cnt_msb(7),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[3]_i_2_n_0\,
      CO(3) => \sect_cnt_msb_reg[7]_i_2_n_0\,
      CO(2) => \sect_cnt_msb_reg[7]_i_2_n_1\,
      CO(1) => \sect_cnt_msb_reg[7]_i_2_n_2\,
      CO(0) => \sect_cnt_msb_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(7 downto 4),
      S(3 downto 0) => sect_cnt_msb(7 downto 4)
    );
\sect_cnt_msb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_136,
      Q => sect_cnt_msb(8),
      R => \^sr\(0)
    );
\sect_cnt_msb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_135,
      Q => sect_cnt_msb(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_total(0),
      I1 => single_sect,
      I2 => end_from_4k(0),
      I3 => first_sect,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(1),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(1),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(2),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(2),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(3),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(3),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => sect_len_buf(0),
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => sect_len_buf(1),
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => sect_len_buf(2),
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => sect_len_buf(3),
      R => \^sr\(0)
    );
\sect_total[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(11),
      O => \sect_total[1]_i_2_n_0\
    );
\sect_total[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_1_in__0\(11),
      I1 => start_addr_tmp(10),
      O => \sect_total[1]_i_3_n_0\
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2_n_0\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3_n_0\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4_n_0\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2_n_0\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3_n_0\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4_n_0\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1_n_7\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      S(3) => \sect_total_buf[0]_i_2_n_0\,
      S(2) => \sect_total_buf[0]_i_3_n_0\,
      S(1) => \sect_total_buf[0]_i_4_n_0\,
      S(0) => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1_n_5\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1_n_4\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1_n_7\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      S(3) => \sect_total_buf[12]_i_2_n_0\,
      S(2) => \sect_total_buf[12]_i_3_n_0\,
      S(1) => \sect_total_buf[12]_i_4_n_0\,
      S(0) => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1_n_6\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1_n_5\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1_n_4\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1_n_7\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1_n_6\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1_n_5\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1_n_4\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1_n_6\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1_n_5\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1_n_4\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1_n_7\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      S(3) => \sect_total_buf[4]_i_2_n_0\,
      S(2) => \sect_total_buf[4]_i_3_n_0\,
      S(1) => \sect_total_buf[4]_i_4_n_0\,
      S(0) => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1_n_6\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1_n_5\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1_n_4\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1_n_7\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      S(3) => \sect_total_buf[8]_i_2_n_0\,
      S(2) => \sect_total_buf[8]_i_3_n_0\,
      S(1) => \sect_total_buf[8]_i_4_n_0\,
      S(0) => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1_n_6\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_addr_tmp(12),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => sect_total(9),
      R => \^sr\(0)
    );
single_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_2,
      Q => single_sect,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(10),
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(11),
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(12),
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(13),
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(14),
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(15),
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(16),
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(17),
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(18),
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(19),
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(20),
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(21),
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(22),
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(23),
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(24),
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(25),
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(26),
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(27),
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(28),
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(29),
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(2),
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(30),
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(31),
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(32),
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(33),
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(34),
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(35),
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(36),
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(37),
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(38),
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(39),
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(3),
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(40),
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(41),
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(42),
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(43),
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(44),
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(45),
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(46),
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(47),
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(48),
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(49),
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(4),
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(50),
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(51),
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(52),
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(53),
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(54),
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(55),
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(56),
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(57),
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(58),
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(59),
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(5),
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(60),
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(61),
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(62),
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(63),
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(6),
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(7),
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(8),
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(9),
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(2),
      O => \start_to_4k[0]_i_1_n_0\
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(3),
      O => \start_to_4k[1]_i_1_n_0\
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(4),
      O => \start_to_4k[2]_i_1_n_0\
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(5),
      O => \start_to_4k[3]_i_1_n_0\
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(6),
      O => \start_to_4k[4]_i_1_n_0\
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(7),
      O => \start_to_4k[5]_i_1_n_0\
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(8),
      O => \start_to_4k[6]_i_1_n_0\
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(9),
      O => \start_to_4k[7]_i_1_n_0\
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(10),
      O => \start_to_4k[8]_i_1_n_0\
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(11),
      O => \start_to_4k[9]_i_1_n_0\
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[0]_i_1_n_0\,
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[1]_i_1_n_0\,
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[2]_i_1_n_0\,
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[3]_i_1_n_0\,
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[4]_i_1_n_0\,
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[5]_i_1_n_0\,
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[6]_i_1_n_0\,
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[7]_i_1_n_0\,
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[8]_i_1_n_0\,
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[9]_i_1_n_0\,
      Q => start_to_4k(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7 is
  port (
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \push__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_BURST_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_empty_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7 : entity is "radiation_injector_gmem_m_axi_burst_sequential";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7 is
  signal beat_total : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.burst_addr\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \could_multi_bursts.burst_addr[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_addr_next\ : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal \could_multi_bursts.burst_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_len[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg_0\ : STD_LOGIC;
  signal end_addr_tmp : STD_LOGIC_VECTOR ( 12 to 12 );
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \end_from_4k[3]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[3]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[3]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[3]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[7]_i_5_n_0\ : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of first_sect : signal is std.standard.true;
  signal \^full_n_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_13__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_14__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_15__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__0_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_127 : STD_LOGIC;
  signal rs_req_n_128 : STD_LOGIC;
  signal rs_req_n_129 : STD_LOGIC;
  signal rs_req_n_130 : STD_LOGIC;
  signal rs_req_n_131 : STD_LOGIC;
  signal rs_req_n_132 : STD_LOGIC;
  signal rs_req_n_133 : STD_LOGIC;
  signal rs_req_n_134 : STD_LOGIC;
  signal rs_req_n_135 : STD_LOGIC;
  signal rs_req_n_136 : STD_LOGIC;
  signal rs_req_n_137 : STD_LOGIC;
  signal rs_req_n_138 : STD_LOGIC;
  signal rs_req_n_139 : STD_LOGIC;
  signal rs_req_n_140 : STD_LOGIC;
  signal rs_req_n_141 : STD_LOGIC;
  signal rs_req_n_142 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt_carry : STD_LOGIC;
  signal \sect_cnt_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_carry_i_7__0_n_0\ : STD_LOGIC;
  signal sect_cnt_lsb : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt_lsb0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt_lsb0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt_lsb0_carry__3_n_3\ : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_0 : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_1 : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_2 : STD_LOGIC;
  signal sect_cnt_lsb0_carry_n_3 : STD_LOGIC;
  signal sect_cnt_lsb_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sect_cnt_msb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sect_cnt_msb0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_cnt_msb[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[27]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_msb_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_len__9\ : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal sect_len_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_0\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total[1]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total[1]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal single_sect : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_addr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \start_to_4k[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[2]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[3]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[4]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[5]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[6]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[7]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[8]_i_1_n_0\ : STD_LOGIC;
  signal \start_to_4k[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_msb_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_addr[6]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_addr[7]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_len[3]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3__0\ : label is "soft_lutpair144";
  attribute DONT_TOUCH of first_sect_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of first_sect_reg : label is "yes";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1__2\ : label is "soft_lutpair143";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sect_cnt_lsb0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt_lsb0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_lsb0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_lsb0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[11]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[11]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[15]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[15]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[19]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[19]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[23]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[23]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[27]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[27]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[31]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[31]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[3]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[3]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt_msb_reg[7]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_msb_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_total_buf_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  \could_multi_bursts.sect_handling_reg_0\ <= \^could_multi_bursts.sect_handling_reg_0\;
  full_n_reg(0) <= \^full_n_reg\(0);
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
\beat_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(2),
      Q => beat_total(0),
      R => SR(0)
    );
\beat_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(11),
      Q => beat_total(9),
      R => SR(0)
    );
\could_multi_bursts.burst_addr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(8),
      I1 => \could_multi_bursts.burst_addr[11]_i_2__0_n_0\,
      I2 => \could_multi_bursts.first_loop\,
      I3 => \sect_addr_buf_reg_n_0_[10]\,
      O => \could_multi_bursts.burst_addr_next\(10)
    );
\could_multi_bursts.burst_addr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(9),
      I1 => \could_multi_bursts.burst_addr[11]_i_2__0_n_0\,
      I2 => \^m_axi_gmem_araddr\(8),
      I3 => \could_multi_bursts.first_loop\,
      I4 => \sect_addr_buf_reg_n_0_[11]\,
      O => \could_multi_bursts.burst_addr_next\(11)
    );
\could_multi_bursts.burst_addr[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(7),
      I1 => \^m_axi_gmem_araddr\(5),
      I2 => \^m_axi_gmem_araddr\(4),
      I3 => \^m_axi_gmem_araddr\(6),
      O => \could_multi_bursts.burst_addr[11]_i_2__0_n_0\
    );
\could_multi_bursts.burst_addr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \^could_multi_bursts.sect_handling_reg_0\,
      I3 => ost_ctrl_ready(0),
      I4 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.burst_addr\(5)
    );
\could_multi_bursts.burst_addr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(4),
      O => \could_multi_bursts.burst_addr_next\(6)
    );
\could_multi_bursts.burst_addr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(5),
      I1 => \^m_axi_gmem_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => \sect_addr_buf_reg_n_0_[7]\,
      O => \could_multi_bursts.burst_addr_next\(7)
    );
\could_multi_bursts.burst_addr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(6),
      I1 => \^m_axi_gmem_araddr\(4),
      I2 => \^m_axi_gmem_araddr\(5),
      I3 => \could_multi_bursts.first_loop\,
      I4 => \sect_addr_buf_reg_n_0_[8]\,
      O => \could_multi_bursts.burst_addr_next\(8)
    );
\could_multi_bursts.burst_addr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(7),
      I1 => \^m_axi_gmem_araddr\(5),
      I2 => \^m_axi_gmem_araddr\(4),
      I3 => \^m_axi_gmem_araddr\(6),
      I4 => \could_multi_bursts.first_loop\,
      I5 => \sect_addr_buf_reg_n_0_[9]\,
      O => \could_multi_bursts.burst_addr_next\(9)
    );
\could_multi_bursts.burst_addr_base[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \^full_n_reg\(0)
    );
\could_multi_bursts.burst_addr_base_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[12]\,
      Q => \^m_axi_gmem_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[22]\,
      Q => \^m_axi_gmem_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[23]\,
      Q => \^m_axi_gmem_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[24]\,
      Q => \^m_axi_gmem_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[25]\,
      Q => \^m_axi_gmem_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[26]\,
      Q => \^m_axi_gmem_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[27]\,
      Q => \^m_axi_gmem_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[28]\,
      Q => \^m_axi_gmem_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[29]\,
      Q => \^m_axi_gmem_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[30]\,
      Q => \^m_axi_gmem_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[31]\,
      Q => \^m_axi_gmem_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[13]\,
      Q => \^m_axi_gmem_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[32]\,
      Q => \^m_axi_gmem_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[33]\,
      Q => \^m_axi_gmem_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[34]\,
      Q => \^m_axi_gmem_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[35]\,
      Q => \^m_axi_gmem_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[36]\,
      Q => \^m_axi_gmem_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[37]\,
      Q => \^m_axi_gmem_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[38]\,
      Q => \^m_axi_gmem_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[39]\,
      Q => \^m_axi_gmem_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[40]\,
      Q => \^m_axi_gmem_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[41]\,
      Q => \^m_axi_gmem_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[14]\,
      Q => \^m_axi_gmem_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[42]\,
      Q => \^m_axi_gmem_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[43]\,
      Q => \^m_axi_gmem_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[44]\,
      Q => \^m_axi_gmem_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[45]\,
      Q => \^m_axi_gmem_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[46]\,
      Q => \^m_axi_gmem_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[47]\,
      Q => \^m_axi_gmem_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[48]\,
      Q => \^m_axi_gmem_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[49]\,
      Q => \^m_axi_gmem_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[50]\,
      Q => \^m_axi_gmem_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[51]\,
      Q => \^m_axi_gmem_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[15]\,
      Q => \^m_axi_gmem_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[52]\,
      Q => \^m_axi_gmem_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[53]\,
      Q => \^m_axi_gmem_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[54]\,
      Q => \^m_axi_gmem_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[55]\,
      Q => \^m_axi_gmem_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[56]\,
      Q => \^m_axi_gmem_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[57]\,
      Q => \^m_axi_gmem_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[58]\,
      Q => \^m_axi_gmem_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[59]\,
      Q => \^m_axi_gmem_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[60]\,
      Q => \^m_axi_gmem_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[61]\,
      Q => \^m_axi_gmem_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[16]\,
      Q => \^m_axi_gmem_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[62]\,
      Q => \^m_axi_gmem_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[63]\,
      Q => \^m_axi_gmem_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[17]\,
      Q => \^m_axi_gmem_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[18]\,
      Q => \^m_axi_gmem_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[19]\,
      Q => \^m_axi_gmem_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[20]\,
      Q => \^m_axi_gmem_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_base_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \sect_addr_buf_reg_n_0_[21]\,
      Q => \^m_axi_gmem_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \could_multi_bursts.burst_addr_next\(10),
      Q => \^m_axi_gmem_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \could_multi_bursts.burst_addr_next\(11),
      Q => \^m_axi_gmem_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[2]\,
      Q => \^m_axi_gmem_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[3]\,
      Q => \^m_axi_gmem_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[4]\,
      Q => \^m_axi_gmem_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_addr\(5),
      D => \sect_addr_buf_reg_n_0_[5]\,
      Q => \^m_axi_gmem_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \could_multi_bursts.burst_addr_next\(6),
      Q => \^m_axi_gmem_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \could_multi_bursts.burst_addr_next\(7),
      Q => \^m_axi_gmem_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \could_multi_bursts.burst_addr_next\(8),
      Q => \^m_axi_gmem_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.burst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\(0),
      D => \could_multi_bursts.burst_addr_next\(9),
      Q => \^m_axi_gmem_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.burst_len[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(0),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_len[0]_i_1_n_0\
    );
\could_multi_bursts.burst_len[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(1),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_len[1]_i_1_n_0\
    );
\could_multi_bursts.burst_len[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(2),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_len[2]_i_1_n_0\
    );
\could_multi_bursts.burst_len[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_len[3]_i_1_n_0\
    );
\could_multi_bursts.burst_len[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => sect_len_buf(3),
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_len[3]_i_2_n_0\
    );
\could_multi_bursts.burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[0]_i_1_n_0\,
      Q => m_axi_gmem_ARLEN(0),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[1]_i_1_n_0\,
      Q => m_axi_gmem_ARLEN(1),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[2]_i_1_n_0\,
      Q => m_axi_gmem_ARLEN(2),
      R => SR(0)
    );
\could_multi_bursts.burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.burst_len[3]_i_1_n_0\,
      D => \could_multi_bursts.burst_len[3]_i_2_n_0\,
      Q => m_axi_gmem_ARLEN(3),
      R => SR(0)
    );
\could_multi_bursts.burst_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \^could_multi_bursts.sect_handling_reg_0\,
      I3 => ost_ctrl_ready(0),
      O => \could_multi_bursts.burst_valid_i_1__0_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1__0_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => SR(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_17_in,
      Q => \could_multi_bursts.first_loop\,
      R => SR(0)
    );
\could_multi_bursts.last_loop_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2__0_n_0\,
      I1 => \sect_len__9\(9),
      I2 => \sect_len__9\(7),
      I3 => \sect_len__9\(8),
      I4 => p_17_in,
      I5 => \could_multi_bursts.last_loop_i_3__0_n_0\,
      O => \could_multi_bursts.last_loop_i_1__0_n_0\
    );
\could_multi_bursts.last_loop_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_len__9\(5),
      I1 => \sect_len__9\(4),
      I2 => \sect_len__9\(6),
      O => \could_multi_bursts.last_loop_i_2__0_n_0\
    );
\could_multi_bursts.last_loop_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_3__0_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1__0_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_len__9\(4),
      I1 => p_17_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(4),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(4)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_17_in,
      I3 => \sect_len__9\(5),
      O => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(5),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(5),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(5)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_17_in,
      I4 => \sect_len__9\(6),
      O => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(6),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(6),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(6)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_17_in,
      I5 => \sect_len__9\(7),
      O => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(7),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(7),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(7)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\,
      I2 => p_17_in,
      I3 => \sect_len__9\(8),
      O => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(8),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(8)
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \^could_multi_bursts.sect_handling_reg_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      I4 => ost_ctrl_ready(0),
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I2 => p_17_in,
      I3 => \sect_len__9\(9),
      O => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(9),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(9),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len__9\(9)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DFF0000"
    )
        port map (
      I0 => ost_ctrl_ready(0),
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \^could_multi_bursts.sect_handling_reg_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \^could_multi_bursts.sect_handling_reg_0\,
      R => SR(0)
    );
\end_from_4k[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(5),
      O => \end_from_4k[3]_i_2_n_0\
    );
\end_from_4k[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(4),
      O => \end_from_4k[3]_i_3_n_0\
    );
\end_from_4k[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(3),
      O => \end_from_4k[3]_i_4_n_0\
    );
\end_from_4k[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => start_addr_tmp(2),
      O => \end_from_4k[3]_i_5_n_0\
    );
\end_from_4k[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(9),
      O => \end_from_4k[7]_i_2_n_0\
    );
\end_from_4k[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(8),
      O => \end_from_4k[7]_i_3_n_0\
    );
\end_from_4k[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(7),
      O => \end_from_4k[7]_i_4_n_0\
    );
\end_from_4k[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(6),
      O => \end_from_4k[7]_i_5_n_0\
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => end_from_4k(0),
      R => SR(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => end_from_4k(1),
      R => SR(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => end_from_4k(2),
      R => SR(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => end_from_4k(3),
      R => SR(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(4),
      R => SR(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(5),
      R => SR(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(6),
      R => SR(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(7),
      R => SR(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(8),
      R => SR(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_145,
      Q => end_from_4k(9),
      R => SR(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_89,
      Q => first_sect,
      R => SR(0)
    );
\last_sect_buf_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => single_sect,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => SR(0)
    );
\last_sect_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect,
      I2 => sect_total_buf_reg(13),
      O => \last_sect_i_10__0_n_0\
    );
\last_sect_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => sect_total_buf_reg(12),
      I2 => first_sect,
      O => \last_sect_i_11__0_n_0\
    );
\last_sect_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect,
      I2 => sect_total_buf_reg(18),
      O => \last_sect_i_12__0_n_0\
    );
\last_sect_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(5),
      I3 => first_sect,
      I4 => sect_total(5),
      O => \last_sect_i_13__0_n_0\
    );
\last_sect_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect,
      I2 => sect_total_buf_reg(9),
      O => \last_sect_i_14__0_n_0\
    );
\last_sect_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33500050"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total(3),
      I2 => sect_total_buf_reg(0),
      I3 => first_sect,
      I4 => sect_total(0),
      O => \last_sect_i_15__0_n_0\
    );
\last_sect_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000080000000"
    )
        port map (
      I0 => \last_sect_i_3__0_n_0\,
      I1 => \last_sect_i_4__0_n_0\,
      I2 => \last_sect_i_5__0_n_0\,
      I3 => \last_sect_i_6__0_n_0\,
      I4 => \last_sect_i_7__0_n_0\,
      I5 => \last_sect_i_8__0_n_0\,
      O => \last_sect_i_2__0_n_0\
    );
\last_sect_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000010000000"
    )
        port map (
      I0 => sect_total(14),
      I1 => sect_total(12),
      I2 => first_sect,
      I3 => \last_sect_i_9__0_n_0\,
      I4 => \last_sect_i_10__0_n_0\,
      I5 => \last_sect_i_11__0_n_0\,
      O => \last_sect_i_3__0_n_0\
    );
\last_sect_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => sect_total(16),
      I1 => sect_total(17),
      I2 => first_sect,
      I3 => sect_total_buf_reg(16),
      I4 => sect_total_buf_reg(17),
      O => \last_sect_i_4__0_n_0\
    );
\last_sect_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect,
      I2 => sect_total_buf_reg(15),
      I3 => sect_total(19),
      I4 => sect_total_buf_reg(19),
      I5 => \last_sect_i_12__0_n_0\,
      O => \last_sect_i_5__0_n_0\
    );
\last_sect_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => first_sect,
      I1 => sect_total_buf_reg(1),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(7),
      I4 => sect_total_buf_reg(6),
      O => \last_sect_i_6__0_n_0\
    );
\last_sect_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => \last_sect_i_13__0_n_0\,
      I1 => sect_total_buf_reg(8),
      I2 => first_sect,
      I3 => sect_total(8),
      I4 => \last_sect_i_14__0_n_0\,
      I5 => \last_sect_i_15__0_n_0\,
      O => \last_sect_i_7__0_n_0\
    );
\last_sect_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => \last_sect_i_8__0_n_0\
    );
\last_sect_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => sect_total(10),
      I2 => sect_total_buf_reg(11),
      I3 => first_sect,
      I4 => sect_total(11),
      O => \last_sect_i_9__0_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_86,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \^could_multi_bursts.sect_handling_reg_0\,
      I3 => ost_ctrl_ready(0),
      O => \push__0\
    );
\mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \^could_multi_bursts.sect_handling_reg_0\,
      I4 => ost_ctrl_ready(0),
      O => push
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
\num_data_cnt[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFB000B000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => \^could_multi_bursts.sect_handling_reg_0\,
      I3 => ost_ctrl_ready(0),
      I4 => local_BURST_RREADY(0),
      I5 => ost_ctrl_empty_n(0),
      O => E(0)
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_144,
      Q => req_handling_reg_n_0,
      R => SR(0)
    );
rs_req: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice_8
     port map (
      D(19) => rs_req_n_66,
      D(18) => rs_req_n_67,
      D(17) => rs_req_n_68,
      D(16) => rs_req_n_69,
      D(15) => rs_req_n_70,
      D(14) => rs_req_n_71,
      D(13) => rs_req_n_72,
      D(12) => rs_req_n_73,
      D(11) => rs_req_n_74,
      D(10) => rs_req_n_75,
      D(9) => rs_req_n_76,
      D(8) => rs_req_n_77,
      D(7) => rs_req_n_78,
      D(6) => rs_req_n_79,
      D(5) => rs_req_n_80,
      D(4) => rs_req_n_81,
      D(3) => rs_req_n_82,
      D(2) => rs_req_n_83,
      D(1) => rs_req_n_84,
      D(0) => end_addr_tmp(12),
      E(0) => sect_cnt_lsb_0(0),
      Q(63) => p_1_in(11),
      Q(62) => p_1_in(2),
      Q(61 downto 0) => start_addr_tmp(63 downto 2),
      S(3) => \end_from_4k[3]_i_2_n_0\,
      S(2) => \end_from_4k[3]_i_3_n_0\,
      S(1) => \end_from_4k[3]_i_4_n_0\,
      S(0) => \end_from_4k[3]_i_5_n_0\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_86,
      \data_p1_reg[31]_0\(19) => rs_req_n_92,
      \data_p1_reg[31]_0\(18) => rs_req_n_93,
      \data_p1_reg[31]_0\(17) => rs_req_n_94,
      \data_p1_reg[31]_0\(16) => rs_req_n_95,
      \data_p1_reg[31]_0\(15) => rs_req_n_96,
      \data_p1_reg[31]_0\(14) => rs_req_n_97,
      \data_p1_reg[31]_0\(13) => rs_req_n_98,
      \data_p1_reg[31]_0\(12) => rs_req_n_99,
      \data_p1_reg[31]_0\(11) => rs_req_n_100,
      \data_p1_reg[31]_0\(10) => rs_req_n_101,
      \data_p1_reg[31]_0\(9) => rs_req_n_102,
      \data_p1_reg[31]_0\(8) => rs_req_n_103,
      \data_p1_reg[31]_0\(7) => rs_req_n_104,
      \data_p1_reg[31]_0\(6) => rs_req_n_105,
      \data_p1_reg[31]_0\(5) => rs_req_n_106,
      \data_p1_reg[31]_0\(4) => rs_req_n_107,
      \data_p1_reg[31]_0\(3) => rs_req_n_108,
      \data_p1_reg[31]_0\(2) => rs_req_n_109,
      \data_p1_reg[31]_0\(1) => rs_req_n_110,
      \data_p1_reg[31]_0\(0) => rs_req_n_111,
      \data_p1_reg[63]_0\(31) => rs_req_n_112,
      \data_p1_reg[63]_0\(30) => rs_req_n_113,
      \data_p1_reg[63]_0\(29) => rs_req_n_114,
      \data_p1_reg[63]_0\(28) => rs_req_n_115,
      \data_p1_reg[63]_0\(27) => rs_req_n_116,
      \data_p1_reg[63]_0\(26) => rs_req_n_117,
      \data_p1_reg[63]_0\(25) => rs_req_n_118,
      \data_p1_reg[63]_0\(24) => rs_req_n_119,
      \data_p1_reg[63]_0\(23) => rs_req_n_120,
      \data_p1_reg[63]_0\(22) => rs_req_n_121,
      \data_p1_reg[63]_0\(21) => rs_req_n_122,
      \data_p1_reg[63]_0\(20) => rs_req_n_123,
      \data_p1_reg[63]_0\(19) => rs_req_n_124,
      \data_p1_reg[63]_0\(18) => rs_req_n_125,
      \data_p1_reg[63]_0\(17) => rs_req_n_126,
      \data_p1_reg[63]_0\(16) => rs_req_n_127,
      \data_p1_reg[63]_0\(15) => rs_req_n_128,
      \data_p1_reg[63]_0\(14) => rs_req_n_129,
      \data_p1_reg[63]_0\(13) => rs_req_n_130,
      \data_p1_reg[63]_0\(12) => rs_req_n_131,
      \data_p1_reg[63]_0\(11) => rs_req_n_132,
      \data_p1_reg[63]_0\(10) => rs_req_n_133,
      \data_p1_reg[63]_0\(9) => rs_req_n_134,
      \data_p1_reg[63]_0\(8) => rs_req_n_135,
      \data_p1_reg[63]_0\(7) => rs_req_n_136,
      \data_p1_reg[63]_0\(6) => rs_req_n_137,
      \data_p1_reg[63]_0\(5) => rs_req_n_138,
      \data_p1_reg[63]_0\(4) => rs_req_n_139,
      \data_p1_reg[63]_0\(3) => rs_req_n_140,
      \data_p1_reg[63]_0\(2) => rs_req_n_141,
      \data_p1_reg[63]_0\(1) => rs_req_n_142,
      \data_p1_reg[63]_0\(0) => rs_req_n_143,
      \data_p1_reg[75]_0\ => rs_req_n_1,
      \data_p1_reg[75]_1\(9) => rs_req_n_145,
      \data_p1_reg[75]_1\(8) => rs_req_n_146,
      \data_p1_reg[75]_1\(7) => rs_req_n_147,
      \data_p1_reg[75]_1\(6) => rs_req_n_148,
      \data_p1_reg[75]_1\(5) => rs_req_n_149,
      \data_p1_reg[75]_1\(4) => rs_req_n_150,
      \data_p1_reg[75]_1\(3) => rs_req_n_151,
      \data_p1_reg[75]_1\(2) => rs_req_n_152,
      \data_p1_reg[75]_1\(1) => rs_req_n_153,
      \data_p1_reg[75]_1\(0) => rs_req_n_154,
      \data_p2_reg[2]_0\(0) => \data_p2_reg[2]\(0),
      \data_p2_reg[75]_0\(63 downto 0) => D(63 downto 0),
      \end_from_4k_reg[7]\(3) => \end_from_4k[7]_i_2_n_0\,
      \end_from_4k_reg[7]\(2) => \end_from_4k[7]_i_3_n_0\,
      \end_from_4k_reg[7]\(1) => \end_from_4k[7]_i_4_n_0\,
      \end_from_4k_reg[7]\(0) => \end_from_4k[7]_i_5_n_0\,
      first_sect_reg => rs_req_n_89,
      last_sect_reg => rs_req_n_144,
      last_sect_reg_0 => \last_sect_i_2__0_n_0\,
      last_sect_reg_1 => last_sect_reg_n_0,
      local_CHN_ARVALID(0) => local_CHN_ARVALID(0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      next_req => next_req,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      \out\ => first_sect,
      p_17_in => p_17_in,
      req_handling_reg => req_handling_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt_carry_reg => \sect_cnt_carry_i_2__0_n_0\,
      sect_cnt_carry_reg_0 => \sect_cnt_carry_i_3__0_n_0\,
      sect_cnt_lsb0(18 downto 0) => sect_cnt_lsb0(19 downto 1),
      \sect_cnt_lsb_reg[0]\(0) => sect_cnt_lsb(0),
      \sect_cnt_lsb_reg[12]\ => rs_req_n_91,
      sect_cnt_msb0(31 downto 0) => sect_cnt_msb0(31 downto 0),
      \sect_total_buf_reg[19]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[19]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[19]_1\ => \^could_multi_bursts.sect_handling_reg_0\,
      \sect_total_reg[1]\(1) => \sect_total[1]_i_2_n_0\,
      \sect_total_reg[1]\(0) => \sect_total[1]_i_3_n_0\,
      single_sect => single_sect
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect,
      I1 => p_17_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_lsb(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(0),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(1),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(2),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(3),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(4),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(5),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(6),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(7),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(8),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(9),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(10),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(11),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(12),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(13),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(14),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(15),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(16),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(17),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(18),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(19),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(20),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(21),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(22),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(23),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(24),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(25),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(26),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(27),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(28),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(29),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(30),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect,
      I2 => sect_cnt_msb(31),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_0_[32]\,
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_0_[33]\,
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_0_[34]\,
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_0_[35]\,
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_0_[36]\,
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_0_[37]\,
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_0_[38]\,
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_0_[39]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_0_[40]\,
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_0_[41]\,
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_0_[42]\,
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_0_[43]\,
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_0_[44]\,
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_0_[45]\,
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_0_[46]\,
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_0_[47]\,
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_0_[48]\,
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_0_[49]\,
      R => SR(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_0_[50]\,
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_0_[51]\,
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_0_[52]\,
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_0_[53]\,
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_0_[54]\,
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_0_[55]\,
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_0_[56]\,
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_0_[57]\,
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_0_[58]\,
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_0_[59]\,
      R => SR(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_0_[60]\,
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_0_[61]\,
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_0_[62]\,
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_0_[63]\,
      R => SR(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_cnt_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sect_cnt_carry_i_6__0_n_0\,
      I1 => sect_cnt_lsb(12),
      I2 => sect_cnt_lsb(13),
      I3 => sect_cnt_lsb(11),
      I4 => sect_cnt_lsb(0),
      O => \sect_cnt_carry_i_2__0_n_0\
    );
\sect_cnt_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sect_cnt_carry_i_7__0_n_0\,
      I1 => sect_cnt_lsb(3),
      I2 => sect_cnt_lsb(4),
      I3 => sect_cnt_lsb(1),
      I4 => sect_cnt_lsb(2),
      O => \sect_cnt_carry_i_3__0_n_0\
    );
\sect_cnt_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sect_cnt_lsb(14),
      I1 => sect_cnt_lsb(15),
      I2 => sect_cnt_lsb(16),
      I3 => sect_cnt_lsb(17),
      I4 => sect_cnt_lsb(19),
      I5 => sect_cnt_lsb(18),
      O => \sect_cnt_carry_i_6__0_n_0\
    );
\sect_cnt_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sect_cnt_lsb(5),
      I1 => sect_cnt_lsb(6),
      I2 => sect_cnt_lsb(7),
      I3 => sect_cnt_lsb(8),
      I4 => sect_cnt_lsb(10),
      I5 => sect_cnt_lsb(9),
      O => \sect_cnt_carry_i_7__0_n_0\
    );
sect_cnt_carry_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_91,
      Q => sect_cnt_carry,
      R => SR(0)
    );
sect_cnt_lsb0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt_lsb0_carry_n_0,
      CO(2) => sect_cnt_lsb0_carry_n_1,
      CO(1) => sect_cnt_lsb0_carry_n_2,
      CO(0) => sect_cnt_lsb0_carry_n_3,
      CYINIT => sect_cnt_lsb(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(4 downto 1),
      S(3 downto 0) => sect_cnt_lsb(4 downto 1)
    );
\sect_cnt_lsb0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt_lsb0_carry_n_0,
      CO(3) => \sect_cnt_lsb0_carry__0_n_0\,
      CO(2) => \sect_cnt_lsb0_carry__0_n_1\,
      CO(1) => \sect_cnt_lsb0_carry__0_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(8 downto 5),
      S(3 downto 0) => sect_cnt_lsb(8 downto 5)
    );
\sect_cnt_lsb0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_lsb0_carry__0_n_0\,
      CO(3) => \sect_cnt_lsb0_carry__1_n_0\,
      CO(2) => \sect_cnt_lsb0_carry__1_n_1\,
      CO(1) => \sect_cnt_lsb0_carry__1_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(12 downto 9),
      S(3 downto 0) => sect_cnt_lsb(12 downto 9)
    );
\sect_cnt_lsb0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_lsb0_carry__1_n_0\,
      CO(3) => \sect_cnt_lsb0_carry__2_n_0\,
      CO(2) => \sect_cnt_lsb0_carry__2_n_1\,
      CO(1) => \sect_cnt_lsb0_carry__2_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_lsb0(16 downto 13),
      S(3 downto 0) => sect_cnt_lsb(16 downto 13)
    );
\sect_cnt_lsb0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_lsb0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt_lsb0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt_lsb0_carry__3_n_2\,
      CO(0) => \sect_cnt_lsb0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt_lsb0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt_lsb0(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt_lsb(19 downto 17)
    );
\sect_cnt_lsb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_111,
      Q => sect_cnt_lsb(0),
      R => SR(0)
    );
\sect_cnt_lsb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_101,
      Q => sect_cnt_lsb(10),
      R => SR(0)
    );
\sect_cnt_lsb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_100,
      Q => sect_cnt_lsb(11),
      R => SR(0)
    );
\sect_cnt_lsb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_99,
      Q => sect_cnt_lsb(12),
      R => SR(0)
    );
\sect_cnt_lsb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_98,
      Q => sect_cnt_lsb(13),
      R => SR(0)
    );
\sect_cnt_lsb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_97,
      Q => sect_cnt_lsb(14),
      R => SR(0)
    );
\sect_cnt_lsb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_96,
      Q => sect_cnt_lsb(15),
      R => SR(0)
    );
\sect_cnt_lsb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_95,
      Q => sect_cnt_lsb(16),
      R => SR(0)
    );
\sect_cnt_lsb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_94,
      Q => sect_cnt_lsb(17),
      R => SR(0)
    );
\sect_cnt_lsb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_93,
      Q => sect_cnt_lsb(18),
      R => SR(0)
    );
\sect_cnt_lsb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_92,
      Q => sect_cnt_lsb(19),
      R => SR(0)
    );
\sect_cnt_lsb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_110,
      Q => sect_cnt_lsb(1),
      R => SR(0)
    );
\sect_cnt_lsb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_109,
      Q => sect_cnt_lsb(2),
      R => SR(0)
    );
\sect_cnt_lsb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_108,
      Q => sect_cnt_lsb(3),
      R => SR(0)
    );
\sect_cnt_lsb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_107,
      Q => sect_cnt_lsb(4),
      R => SR(0)
    );
\sect_cnt_lsb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_106,
      Q => sect_cnt_lsb(5),
      R => SR(0)
    );
\sect_cnt_lsb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_105,
      Q => sect_cnt_lsb(6),
      R => SR(0)
    );
\sect_cnt_lsb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_104,
      Q => sect_cnt_lsb(7),
      R => SR(0)
    );
\sect_cnt_lsb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_103,
      Q => sect_cnt_lsb(8),
      R => SR(0)
    );
\sect_cnt_lsb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_102,
      Q => sect_cnt_lsb(9),
      R => SR(0)
    );
\sect_cnt_msb[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sect_cnt_msb(0),
      I1 => sect_cnt_carry,
      O => \sect_cnt_msb[3]_i_3__0_n_0\
    );
\sect_cnt_msb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_143,
      Q => sect_cnt_msb(0),
      R => SR(0)
    );
\sect_cnt_msb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_133,
      Q => sect_cnt_msb(10),
      R => SR(0)
    );
\sect_cnt_msb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_132,
      Q => sect_cnt_msb(11),
      R => SR(0)
    );
\sect_cnt_msb_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[7]_i_2__0_n_0\,
      CO(3) => \sect_cnt_msb_reg[11]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[11]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[11]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(11 downto 8),
      S(3 downto 0) => sect_cnt_msb(11 downto 8)
    );
\sect_cnt_msb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_131,
      Q => sect_cnt_msb(12),
      R => SR(0)
    );
\sect_cnt_msb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_130,
      Q => sect_cnt_msb(13),
      R => SR(0)
    );
\sect_cnt_msb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_129,
      Q => sect_cnt_msb(14),
      R => SR(0)
    );
\sect_cnt_msb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_128,
      Q => sect_cnt_msb(15),
      R => SR(0)
    );
\sect_cnt_msb_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[11]_i_2__0_n_0\,
      CO(3) => \sect_cnt_msb_reg[15]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[15]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[15]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(15 downto 12),
      S(3 downto 0) => sect_cnt_msb(15 downto 12)
    );
\sect_cnt_msb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_127,
      Q => sect_cnt_msb(16),
      R => SR(0)
    );
\sect_cnt_msb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_126,
      Q => sect_cnt_msb(17),
      R => SR(0)
    );
\sect_cnt_msb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_125,
      Q => sect_cnt_msb(18),
      R => SR(0)
    );
\sect_cnt_msb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_124,
      Q => sect_cnt_msb(19),
      R => SR(0)
    );
\sect_cnt_msb_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[15]_i_2__0_n_0\,
      CO(3) => \sect_cnt_msb_reg[19]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[19]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[19]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(19 downto 16),
      S(3 downto 0) => sect_cnt_msb(19 downto 16)
    );
\sect_cnt_msb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_142,
      Q => sect_cnt_msb(1),
      R => SR(0)
    );
\sect_cnt_msb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_123,
      Q => sect_cnt_msb(20),
      R => SR(0)
    );
\sect_cnt_msb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_122,
      Q => sect_cnt_msb(21),
      R => SR(0)
    );
\sect_cnt_msb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_121,
      Q => sect_cnt_msb(22),
      R => SR(0)
    );
\sect_cnt_msb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_120,
      Q => sect_cnt_msb(23),
      R => SR(0)
    );
\sect_cnt_msb_reg[23]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[19]_i_2__0_n_0\,
      CO(3) => \sect_cnt_msb_reg[23]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[23]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[23]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[23]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(23 downto 20),
      S(3 downto 0) => sect_cnt_msb(23 downto 20)
    );
\sect_cnt_msb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_119,
      Q => sect_cnt_msb(24),
      R => SR(0)
    );
\sect_cnt_msb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_118,
      Q => sect_cnt_msb(25),
      R => SR(0)
    );
\sect_cnt_msb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_117,
      Q => sect_cnt_msb(26),
      R => SR(0)
    );
\sect_cnt_msb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_116,
      Q => sect_cnt_msb(27),
      R => SR(0)
    );
\sect_cnt_msb_reg[27]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[23]_i_2__0_n_0\,
      CO(3) => \sect_cnt_msb_reg[27]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[27]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[27]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[27]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(27 downto 24),
      S(3 downto 0) => sect_cnt_msb(27 downto 24)
    );
\sect_cnt_msb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_115,
      Q => sect_cnt_msb(28),
      R => SR(0)
    );
\sect_cnt_msb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_114,
      Q => sect_cnt_msb(29),
      R => SR(0)
    );
\sect_cnt_msb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_141,
      Q => sect_cnt_msb(2),
      R => SR(0)
    );
\sect_cnt_msb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_113,
      Q => sect_cnt_msb(30),
      R => SR(0)
    );
\sect_cnt_msb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_112,
      Q => sect_cnt_msb(31),
      R => SR(0)
    );
\sect_cnt_msb_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[27]_i_2__0_n_0\,
      CO(3) => \NLW_sect_cnt_msb_reg[31]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_msb_reg[31]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[31]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(31 downto 28),
      S(3 downto 0) => sect_cnt_msb(31 downto 28)
    );
\sect_cnt_msb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_140,
      Q => sect_cnt_msb(3),
      R => SR(0)
    );
\sect_cnt_msb_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_msb_reg[3]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[3]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[3]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sect_cnt_msb(0),
      O(3 downto 0) => sect_cnt_msb0(3 downto 0),
      S(3 downto 1) => sect_cnt_msb(3 downto 1),
      S(0) => \sect_cnt_msb[3]_i_3__0_n_0\
    );
\sect_cnt_msb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_139,
      Q => sect_cnt_msb(4),
      R => SR(0)
    );
\sect_cnt_msb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_138,
      Q => sect_cnt_msb(5),
      R => SR(0)
    );
\sect_cnt_msb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_137,
      Q => sect_cnt_msb(6),
      R => SR(0)
    );
\sect_cnt_msb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_136,
      Q => sect_cnt_msb(7),
      R => SR(0)
    );
\sect_cnt_msb_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_msb_reg[3]_i_2__0_n_0\,
      CO(3) => \sect_cnt_msb_reg[7]_i_2__0_n_0\,
      CO(2) => \sect_cnt_msb_reg[7]_i_2__0_n_1\,
      CO(1) => \sect_cnt_msb_reg[7]_i_2__0_n_2\,
      CO(0) => \sect_cnt_msb_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt_msb0(7 downto 4),
      S(3 downto 0) => sect_cnt_msb(7 downto 4)
    );
\sect_cnt_msb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_135,
      Q => sect_cnt_msb(8),
      R => SR(0)
    );
\sect_cnt_msb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sect_cnt_lsb_0(0),
      D => rs_req_n_134,
      Q => sect_cnt_msb(9),
      R => SR(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_total(0),
      I1 => single_sect,
      I2 => end_from_4k(0),
      I3 => first_sect,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(1),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(1),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(2),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(2),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(3),
      I1 => first_sect,
      I2 => last_sect_reg_n_0,
      I3 => start_to_4k(3),
      I4 => single_sect,
      I5 => beat_total(9),
      O => \sect_len_buf[3]_i_1__0_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => sect_len_buf(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => sect_len_buf(1),
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => sect_len_buf(2),
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_len_buf[3]_i_1__0_n_0\,
      Q => sect_len_buf(3),
      R => SR(0)
    );
\sect_total[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(11),
      O => \sect_total[1]_i_2_n_0\
    );
\sect_total[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => start_addr_tmp(10),
      O => \sect_total[1]_i_3_n_0\
    );
\sect_total_buf[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2__0_n_0\
    );
\sect_total_buf[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3__0_n_0\
    );
\sect_total_buf[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4__0_n_0\
    );
\sect_total_buf[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2__0_n_0\
    );
\sect_total_buf[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3__0_n_0\
    );
\sect_total_buf[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4__0_n_0\
    );
\sect_total_buf[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2__0_n_0\
    );
\sect_total_buf[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3__0_n_0\
    );
\sect_total_buf[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4__0_n_0\
    );
\sect_total_buf[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2__0_n_0\
    );
\sect_total_buf[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3__0_n_0\
    );
\sect_total_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4__0_n_0\
    );
\sect_total_buf[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2__0_n_0\
    );
\sect_total_buf[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3__0_n_0\
    );
\sect_total_buf[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4__0_n_0\
    );
\sect_total_buf[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_7\,
      Q => sect_total_buf_reg(0),
      R => SR(0)
    );
\sect_total_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1__0_n_7\,
      S(3) => \sect_total_buf[0]_i_2__0_n_0\,
      S(2) => \sect_total_buf[0]_i_3__0_n_0\,
      S(1) => \sect_total_buf[0]_i_4__0_n_0\,
      S(0) => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_5\,
      Q => sect_total_buf_reg(10),
      R => SR(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_4\,
      Q => sect_total_buf_reg(11),
      R => SR(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_7\,
      Q => sect_total_buf_reg(12),
      R => SR(0)
    );
\sect_total_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1__0_n_7\,
      S(3) => \sect_total_buf[12]_i_2__0_n_0\,
      S(2) => \sect_total_buf[12]_i_3__0_n_0\,
      S(1) => \sect_total_buf[12]_i_4__0_n_0\,
      S(0) => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_6\,
      Q => sect_total_buf_reg(13),
      R => SR(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_5\,
      Q => sect_total_buf_reg(14),
      R => SR(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_4\,
      Q => sect_total_buf_reg(15),
      R => SR(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_7\,
      Q => sect_total_buf_reg(16),
      R => SR(0)
    );
\sect_total_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1__0_n_7\,
      S(3) => \sect_total_buf[16]_i_2__0_n_0\,
      S(2) => \sect_total_buf[16]_i_3__0_n_0\,
      S(1) => \sect_total_buf[16]_i_4__0_n_0\,
      S(0) => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_6\,
      Q => sect_total_buf_reg(17),
      R => SR(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_5\,
      Q => sect_total_buf_reg(18),
      R => SR(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_4\,
      Q => sect_total_buf_reg(19),
      R => SR(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_6\,
      Q => sect_total_buf_reg(1),
      R => SR(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_5\,
      Q => sect_total_buf_reg(2),
      R => SR(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_4\,
      Q => sect_total_buf_reg(3),
      R => SR(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_7\,
      Q => sect_total_buf_reg(4),
      R => SR(0)
    );
\sect_total_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1__0_n_7\,
      S(3) => \sect_total_buf[4]_i_2__0_n_0\,
      S(2) => \sect_total_buf[4]_i_3__0_n_0\,
      S(1) => \sect_total_buf[4]_i_4__0_n_0\,
      S(0) => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_6\,
      Q => sect_total_buf_reg(5),
      R => SR(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_5\,
      Q => sect_total_buf_reg(6),
      R => SR(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_4\,
      Q => sect_total_buf_reg(7),
      R => SR(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_7\,
      Q => sect_total_buf_reg(8),
      R => SR(0)
    );
\sect_total_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1__0_n_7\,
      S(3) => \sect_total_buf[8]_i_2__0_n_0\,
      S(2) => \sect_total_buf[8]_i_3__0_n_0\,
      S(1) => \sect_total_buf[8]_i_4__0_n_0\,
      S(0) => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_17_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_6\,
      Q => sect_total_buf_reg(9),
      R => SR(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_addr_tmp(12),
      Q => sect_total(0),
      R => SR(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => sect_total(10),
      R => SR(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => sect_total(11),
      R => SR(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => sect_total(12),
      R => SR(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => sect_total(13),
      R => SR(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => sect_total(14),
      R => SR(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => sect_total(15),
      R => SR(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => sect_total(16),
      R => SR(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => sect_total(17),
      R => SR(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => sect_total(18),
      R => SR(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => sect_total(19),
      R => SR(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => sect_total(1),
      R => SR(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => sect_total(2),
      R => SR(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => sect_total(3),
      R => SR(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => sect_total(4),
      R => SR(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => sect_total(5),
      R => SR(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => sect_total(6),
      R => SR(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => sect_total(7),
      R => SR(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => sect_total(8),
      R => SR(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => sect_total(9),
      R => SR(0)
    );
single_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_1,
      Q => single_sect,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(10),
      Q => \start_addr_reg_n_0_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(11),
      Q => \start_addr_reg_n_0_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(12),
      Q => \start_addr_reg_n_0_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(13),
      Q => \start_addr_reg_n_0_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(14),
      Q => \start_addr_reg_n_0_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(15),
      Q => \start_addr_reg_n_0_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(16),
      Q => \start_addr_reg_n_0_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(17),
      Q => \start_addr_reg_n_0_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(18),
      Q => \start_addr_reg_n_0_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(19),
      Q => \start_addr_reg_n_0_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(20),
      Q => \start_addr_reg_n_0_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(21),
      Q => \start_addr_reg_n_0_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(22),
      Q => \start_addr_reg_n_0_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(23),
      Q => \start_addr_reg_n_0_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(24),
      Q => \start_addr_reg_n_0_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(25),
      Q => \start_addr_reg_n_0_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(26),
      Q => \start_addr_reg_n_0_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(27),
      Q => \start_addr_reg_n_0_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(28),
      Q => \start_addr_reg_n_0_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(29),
      Q => \start_addr_reg_n_0_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(2),
      Q => \start_addr_reg_n_0_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(30),
      Q => \start_addr_reg_n_0_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(31),
      Q => \start_addr_reg_n_0_[31]\,
      R => SR(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(32),
      Q => \start_addr_reg_n_0_[32]\,
      R => SR(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(33),
      Q => \start_addr_reg_n_0_[33]\,
      R => SR(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(34),
      Q => \start_addr_reg_n_0_[34]\,
      R => SR(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(35),
      Q => \start_addr_reg_n_0_[35]\,
      R => SR(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(36),
      Q => \start_addr_reg_n_0_[36]\,
      R => SR(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(37),
      Q => \start_addr_reg_n_0_[37]\,
      R => SR(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(38),
      Q => \start_addr_reg_n_0_[38]\,
      R => SR(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(39),
      Q => \start_addr_reg_n_0_[39]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(3),
      Q => \start_addr_reg_n_0_[3]\,
      R => SR(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(40),
      Q => \start_addr_reg_n_0_[40]\,
      R => SR(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(41),
      Q => \start_addr_reg_n_0_[41]\,
      R => SR(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(42),
      Q => \start_addr_reg_n_0_[42]\,
      R => SR(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(43),
      Q => \start_addr_reg_n_0_[43]\,
      R => SR(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(44),
      Q => \start_addr_reg_n_0_[44]\,
      R => SR(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(45),
      Q => \start_addr_reg_n_0_[45]\,
      R => SR(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(46),
      Q => \start_addr_reg_n_0_[46]\,
      R => SR(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(47),
      Q => \start_addr_reg_n_0_[47]\,
      R => SR(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(48),
      Q => \start_addr_reg_n_0_[48]\,
      R => SR(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(49),
      Q => \start_addr_reg_n_0_[49]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(4),
      Q => \start_addr_reg_n_0_[4]\,
      R => SR(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(50),
      Q => \start_addr_reg_n_0_[50]\,
      R => SR(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(51),
      Q => \start_addr_reg_n_0_[51]\,
      R => SR(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(52),
      Q => \start_addr_reg_n_0_[52]\,
      R => SR(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(53),
      Q => \start_addr_reg_n_0_[53]\,
      R => SR(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(54),
      Q => \start_addr_reg_n_0_[54]\,
      R => SR(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(55),
      Q => \start_addr_reg_n_0_[55]\,
      R => SR(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(56),
      Q => \start_addr_reg_n_0_[56]\,
      R => SR(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(57),
      Q => \start_addr_reg_n_0_[57]\,
      R => SR(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(58),
      Q => \start_addr_reg_n_0_[58]\,
      R => SR(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(59),
      Q => \start_addr_reg_n_0_[59]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(5),
      Q => \start_addr_reg_n_0_[5]\,
      R => SR(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(60),
      Q => \start_addr_reg_n_0_[60]\,
      R => SR(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(61),
      Q => \start_addr_reg_n_0_[61]\,
      R => SR(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(62),
      Q => \start_addr_reg_n_0_[62]\,
      R => SR(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(63),
      Q => \start_addr_reg_n_0_[63]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(6),
      Q => \start_addr_reg_n_0_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(7),
      Q => \start_addr_reg_n_0_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(8),
      Q => \start_addr_reg_n_0_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_addr_tmp(9),
      Q => \start_addr_reg_n_0_[9]\,
      R => SR(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(2),
      O => \start_to_4k[0]_i_1_n_0\
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(3),
      O => \start_to_4k[1]_i_1_n_0\
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(4),
      O => \start_to_4k[2]_i_1_n_0\
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(5),
      O => \start_to_4k[3]_i_1_n_0\
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(6),
      O => \start_to_4k[4]_i_1_n_0\
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(7),
      O => \start_to_4k[5]_i_1_n_0\
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(8),
      O => \start_to_4k[6]_i_1_n_0\
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(9),
      O => \start_to_4k[7]_i_1_n_0\
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(10),
      O => \start_to_4k[8]_i_1_n_0\
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_addr_tmp(11),
      O => \start_to_4k[9]_i_1_n_0\
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[0]_i_1_n_0\,
      Q => start_to_4k(0),
      R => SR(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[1]_i_1_n_0\,
      Q => start_to_4k(1),
      R => SR(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[2]_i_1_n_0\,
      Q => start_to_4k(2),
      R => SR(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[3]_i_1_n_0\,
      Q => start_to_4k(3),
      R => SR(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[4]_i_1_n_0\,
      Q => start_to_4k(4),
      R => SR(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[5]_i_1_n_0\,
      Q => start_to_4k(5),
      R => SR(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[6]_i_1_n_0\,
      Q => start_to_4k(6),
      R => SR(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[7]_i_1_n_0\,
      Q => start_to_4k(7),
      R => SR(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[8]_i_1_n_0\,
      Q => start_to_4k(8),
      R => SR(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => \start_to_4k[9]_i_1_n_0\,
      Q => start_to_4k(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo is
  port (
    \conservative_gen.burst_valid\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \conservative_gen.num_beat_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.num_beat_cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \conservative_gen.local_BURST_WVALID_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    local_BURST_AWVALID : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    \conservative_gen.num_beat_pred_br10__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    gmem_0_WREADY : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^conservative_gen.burst_valid\ : STD_LOGIC;
  signal dout_vld_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal full_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_17_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal raddr112_in : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__3_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \conservative_gen.local_BURST_WLEN[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of dout_vld_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \raddr[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \raddr[3]_i_2__3\ : label is "soft_lutpair219";
begin
  CO(0) <= \^co\(0);
  \conservative_gen.burst_valid\ <= \^conservative_gen.burst_valid\;
  p_0_in(0) <= \^p_0_in\(0);
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl
     port map (
      CO(0) => \^co\(0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.num_beat_cnt_reg[3]\(0) => \conservative_gen.num_beat_cnt_reg[3]\(0),
      \conservative_gen.num_beat_cnt_reg[3]_0\ => \^p_0_in\(0),
      \conservative_gen.num_beat_cnt_reg[7]\(3 downto 0) => \conservative_gen.num_beat_cnt_reg[7]\(3 downto 0),
      \conservative_gen.num_beat_pred_br10__0\(3 downto 0) => \conservative_gen.num_beat_pred_br10__0\(3 downto 0),
      \dout_reg[0]_0\ => \^conservative_gen.burst_valid\,
      \dout_reg[0]_1\ => \dout_reg[0]\,
      \dout_reg[0]_2\ => empty_n_reg_n_0,
      \dout_reg[0]_3\(0) => \dout_reg[0]_0\(0),
      \dout_reg[3]_0\(3 downto 0) => \dout_reg[3]\(3 downto 0),
      \dout_reg[3]_1\(3 downto 0) => \dout_reg[3]_0\(3 downto 0),
      \dout_reg[3]_2\ => full_n_reg_n_0,
      \dout_reg[3]_3\(3 downto 0) => raddr_reg(3 downto 0),
      gmem_0_WREADY => gmem_0_WREADY,
      \in\(3 downto 0) => \in\(3 downto 0),
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY(0) => local_BURST_WREADY(0),
      p_1_in_0(2 downto 0) => p_1_in_0(2 downto 0),
      pop => pop,
      push_0 => push_0
    );
\conservative_gen.local_BURST_WLEN[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^conservative_gen.burst_valid\,
      I1 => \^co\(0),
      I2 => \dout_reg[0]\,
      I3 => local_BURST_WREADY(0),
      O => \^p_0_in\(0)
    );
\conservative_gen.local_BURST_WVALID_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => \^co\(0),
      I2 => \^conservative_gen.burst_valid\,
      I3 => local_BURST_WREADY(0),
      O => \conservative_gen.local_BURST_WVALID_reg\
    );
dout_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEEEAE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^conservative_gen.burst_valid\,
      I2 => \^co\(0),
      I3 => \dout_reg[0]\,
      I4 => local_BURST_WREADY(0),
      O => dout_vld_i_1_n_0
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_0,
      Q => \^conservative_gen.burst_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D005D005D00"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => \^conservative_gen.burst_valid\,
      I2 => \^p_0_in\(0),
      I3 => empty_n_reg_n_0,
      I4 => full_n_reg_n_0,
      I5 => local_BURST_AWVALID,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => empty_n_i_2_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4C4C4C"
    )
        port map (
      I0 => full_n_i_2_n_0,
      I1 => full_n_reg_n_0,
      I2 => local_BURST_AWVALID,
      I3 => \^conservative_gen.burst_valid\,
      I4 => \^p_0_in\(0),
      O => full_n_i_1_n_0
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(4),
      I4 => num_data_cnt_reg(3),
      O => full_n_i_2_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => full_n_reg_n_0,
      S => SR(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => full_n_reg_n_0,
      I3 => local_BURST_AWVALID,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => full_n_reg_n_0,
      I2 => local_BURST_AWVALID,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878888"
    )
        port map (
      I0 => full_n_reg_n_0,
      I1 => local_BURST_AWVALID,
      I2 => \^conservative_gen.burst_valid\,
      I3 => \^p_0_in\(0),
      I4 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1_n_0\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2_n_0\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAA22222222"
    )
        port map (
      I0 => push_0,
      I1 => empty_n_reg_n_0,
      I2 => local_BURST_WREADY(0),
      I3 => \dout_reg[0]\,
      I4 => \^co\(0),
      I5 => \^conservative_gen.burst_valid\,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[3]_i_1_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1_n_0\,
      D => \mOutPtr[4]_i_2_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1_n_0\
    );
\num_data_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \^conservative_gen.burst_valid\,
      I2 => \^p_0_in\(0),
      I3 => full_n_reg_n_0,
      I4 => local_BURST_AWVALID,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1_n_0\
    );
\num_data_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FF70008F"
    )
        port map (
      I0 => \^conservative_gen.burst_valid\,
      I1 => \^p_0_in\(0),
      I2 => push_0,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1_n_0\
    );
\num_data_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1_n_0\
    );
\num_data_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877888888888888"
    )
        port map (
      I0 => full_n_reg_n_0,
      I1 => local_BURST_AWVALID,
      I2 => local_BURST_WREADY(0),
      I3 => \dout_reg[0]\,
      I4 => \^co\(0),
      I5 => \^conservative_gen.burst_valid\,
      O => \num_data_cnt[4]_i_1_n_0\
    );
\num_data_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2_n_0\
    );
\num_data_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088888880888"
    )
        port map (
      I0 => local_BURST_AWVALID,
      I1 => full_n_reg_n_0,
      I2 => \^conservative_gen.burst_valid\,
      I3 => \^co\(0),
      I4 => \dout_reg[0]\,
      I5 => local_BURST_WREADY(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[1]_i_1_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[2]_i_1_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[3]_i_1_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1_n_0\,
      D => \num_data_cnt[4]_i_2_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\p_3_out_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C000C080800080"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(6),
      I1 => \^conservative_gen.burst_valid\,
      I2 => \^co\(0),
      I3 => \dout_reg[0]\,
      I4 => local_BURST_WREADY(0),
      I5 => push,
      O => p_1_in_0(5)
    );
\p_3_out_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C000C080800080"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(5),
      I1 => \^conservative_gen.burst_valid\,
      I2 => \^co\(0),
      I3 => \dout_reg[0]\,
      I4 => local_BURST_WREADY(0),
      I5 => push,
      O => p_1_in_0(4)
    );
\p_3_out_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C000C080800080"
    )
        port map (
      I0 => \conservative_gen.num_beat_pred_br10__0\(4),
      I1 => \^conservative_gen.burst_valid\,
      I2 => \^co\(0),
      I3 => \dout_reg[0]\,
      I4 => local_BURST_WREADY(0),
      I5 => push,
      O => p_1_in_0(3)
    );
\p_3_out_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A888888"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \conservative_gen.num_beat_pred_br10__0\(7),
      I2 => Q(7),
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => gmem_0_WREADY,
      O => \conservative_gen.num_beat_cnt_reg[7]_0\(3)
    );
\p_3_out_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A888888"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \conservative_gen.num_beat_pred_br10__0\(6),
      I2 => Q(6),
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => gmem_0_WREADY,
      O => \conservative_gen.num_beat_cnt_reg[7]_0\(2)
    );
\p_3_out_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A888888"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \conservative_gen.num_beat_pred_br10__0\(5),
      I2 => Q(5),
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => gmem_0_WREADY,
      O => \conservative_gen.num_beat_cnt_reg[7]_0\(1)
    );
\p_3_out_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A888888"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \conservative_gen.num_beat_pred_br10__0\(4),
      I2 => Q(4),
      I3 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      I4 => gmem_0_WREADY,
      O => \conservative_gen.num_beat_cnt_reg[7]_0\(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => local_BURST_AWVALID,
      I2 => full_n_reg_n_0,
      I3 => pop,
      I4 => raddr_reg(1),
      O => \raddr[1]_i_1__4_n_0\
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => raddr_reg(0),
      I2 => raddr_reg(2),
      I3 => raddr_reg(1),
      O => \raddr[2]_i_1__4_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888C00008880888"
    )
        port map (
      I0 => raddr112_in,
      I1 => empty_n_reg_n_0,
      I2 => local_BURST_AWVALID,
      I3 => full_n_reg_n_0,
      I4 => \^p_0_in\(0),
      I5 => \^conservative_gen.burst_valid\,
      O => \raddr[3]_i_1_n_0\
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => raddr_reg(0),
      I2 => raddr_reg(1),
      I3 => raddr_reg(3),
      I4 => raddr_reg(2),
      O => \raddr[3]_i_2__3_n_0\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => raddr112_in
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[0]_i_1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[1]_i_1__4_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[2]_i_1__4_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[3]_i_2__3_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0\ is
  port (
    wreq_valid : out STD_LOGIC;
    gmem_0_AWREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[64]\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem_0_RVALID : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0\ is
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \^gmem_0_awready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^next_wreq\ : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair224";
begin
  gmem_0_AWREADY <= \^gmem_0_awready\;
  next_wreq <= \^next_wreq\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0\
     port map (
      Q(0) => Q(1),
      S(0) => S(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \^wreq_valid\,
      \dout_reg[0]_1\ => empty_n_reg_n_0,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[64]_0\(62 downto 0) => \dout_reg[64]\(62 downto 0),
      \dout_reg[64]_1\ => \dout_reg[64]_0\,
      \dout_reg[64]_2\ => \^gmem_0_awready\,
      \dout_reg[64]_3\ => \raddr_reg_n_0_[0]\,
      \dout_reg[64]_4\ => \raddr_reg_n_0_[1]\,
      \dout_reg[64]_5\ => \raddr_reg_n_0_[2]\,
      local_CHN_AWREADY(0) => local_CHN_AWREADY(0),
      pop => pop,
      push => push,
      tmp_valid_reg => tmp_valid_reg,
      wrsp_ready => wrsp_ready
    );
\ap_CS_fsm[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A2"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_awready\,
      I2 => Q(0),
      I3 => gmem_0_RVALID,
      O => D(0)
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEEEAE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^wreq_valid\,
      I2 => wrsp_ready,
      I3 => tmp_valid_reg,
      I4 => local_CHN_AWREADY(0),
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => \^wreq_valid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => pop,
      I2 => Q(1),
      I3 => \^gmem_0_awready\,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__3\,
      I1 => \^gmem_0_awready\,
      I2 => \^wreq_valid\,
      I3 => \^next_wreq\,
      O => \full_n_i_1__7_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt1__0\,
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_0\,
      Q => \^gmem_0_awready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => Q(1),
      I3 => \^gmem_0_awready\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => Q(1),
      I2 => \^gmem_0_awready\,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_awready\,
      I2 => pop,
      O => \mOutPtr[3]_i_1__0_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_2_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__0_n_0\
    );
\num_data_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \^wreq_valid\,
      I2 => \^next_wreq\,
      I3 => Q(1),
      I4 => \^gmem_0_awready\,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__0_n_0\
    );
\num_data_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FF70008F"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => \^next_wreq\,
      I2 => push,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__0_n_0\
    );
\num_data_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877888888888888"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_awready\,
      I2 => local_CHN_AWREADY(0),
      I3 => tmp_valid_reg,
      I4 => wrsp_ready,
      I5 => \^wreq_valid\,
      O => \num_data_cnt[3]_i_1__0_n_0\
    );
\num_data_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2_n_0\
    );
\num_data_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088888880888"
    )
        port map (
      I0 => \^gmem_0_awready\,
      I1 => Q(1),
      I2 => \^wreq_valid\,
      I3 => wrsp_ready,
      I4 => tmp_valid_reg,
      I5 => local_CHN_AWREADY(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__0_n_0\,
      D => \num_data_cnt[0]_i_1__0_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__0_n_0\,
      D => \num_data_cnt[1]_i_1__0_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__0_n_0\,
      D => \num_data_cnt[2]_i_1__0_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__0_n_0\,
      D => \num_data_cnt[3]_i_2_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999BBBB66624440"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => empty_n_reg_n_0,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F05AF0F00CF0F0"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => pop,
      I5 => push,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC0CCCC"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => pop,
      I5 => push,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^wreq_valid\,
      I1 => wrsp_ready,
      I2 => tmp_valid_reg,
      I3 => local_CHN_AWREADY(0),
      O => \^next_wreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    local_CHN_ARREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_vld_i_1__4_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__3\ : STD_LOGIC;
  signal \full_n_i_1__8_n_0\ : STD_LOGIC;
  signal gmem_0_ARREADY : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[73]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_2__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_3__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1__0\ : label is "soft_lutpair211";
begin
  E(0) <= \^e\(0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized0_1\
     port map (
      Q(62 downto 0) => Q(62 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[64]_0\ => \dout_reg[64]\,
      \dout_reg[64]_1\(0) => empty_n_reg_0(1),
      \dout_reg[64]_2\ => \raddr_reg_n_0_[0]\,
      \dout_reg[64]_3\ => \raddr_reg_n_0_[1]\,
      \dout_reg[64]_4\ => \raddr_reg_n_0_[2]\,
      gmem_0_ARREADY => gmem_0_ARREADY,
      local_CHN_ARREADY(0) => local_CHN_ARREADY(0),
      pop => pop,
      push => push,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
\ap_CS_fsm[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => gmem_0_ARREADY,
      I1 => empty_n_reg_0(1),
      I2 => empty_n_reg_0(0),
      O => D(0)
    );
\ap_CS_fsm[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_0_ARREADY,
      I1 => empty_n_reg_0(1),
      O => D(1)
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => local_CHN_ARREADY(0),
      I2 => tmp_valid_reg,
      I3 => rreq_valid,
      O => \dout_vld_i_1__4_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__4_n_0\,
      Q => rreq_valid,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n_i_2__4_n_0\,
      I1 => pop,
      I2 => empty_n_reg_0(1),
      I3 => gmem_0_ARREADY,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__4_n_0\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54544454"
    )
        port map (
      I0 => \full_n1__3\,
      I1 => gmem_0_ARREADY,
      I2 => rreq_valid,
      I3 => tmp_valid_reg,
      I4 => local_CHN_ARREADY(0),
      O => \full_n_i_1__8_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(0),
      I4 => \num_data_cnt1__0\,
      O => \full_n1__3\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_0\,
      Q => gmem_0_ARREADY,
      S => SR(0)
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => empty_n_reg_0(1),
      I3 => gmem_0_ARREADY,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => empty_n_reg_0(1),
      I2 => gmem_0_ARREADY,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__5_n_0\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777788888888"
    )
        port map (
      I0 => empty_n_reg_0(1),
      I1 => gmem_0_ARREADY,
      I2 => local_CHN_ARREADY(0),
      I3 => tmp_valid_reg,
      I4 => rreq_valid,
      I5 => empty_n_reg_n_0,
      O => \mOutPtr[3]_i_1__5_n_0\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[2]_i_1__5_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__5_n_0\,
      D => \mOutPtr[3]_i_2__1_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__4_n_0\
    );
\num_data_cnt[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AAAAAA6A555555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => rreq_valid,
      I2 => \^e\(0),
      I3 => empty_n_reg_0(1),
      I4 => gmem_0_ARREADY,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__5_n_0\
    );
\num_data_cnt[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF7000FF70008F"
    )
        port map (
      I0 => rreq_valid,
      I1 => \^e\(0),
      I2 => push,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__5_n_0\
    );
\num_data_cnt[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788878"
    )
        port map (
      I0 => empty_n_reg_0(1),
      I1 => gmem_0_ARREADY,
      I2 => rreq_valid,
      I3 => tmp_valid_reg,
      I4 => local_CHN_ARREADY(0),
      O => \num_data_cnt[3]_i_1__5_n_0\
    );
\num_data_cnt[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_2__1_n_0\
    );
\num_data_cnt[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008888"
    )
        port map (
      I0 => gmem_0_ARREADY,
      I1 => empty_n_reg_0(1),
      I2 => local_CHN_ARREADY(0),
      I3 => tmp_valid_reg,
      I4 => rreq_valid,
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__5_n_0\,
      D => \num_data_cnt[0]_i_1__4_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__5_n_0\,
      D => \num_data_cnt[1]_i_1__5_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__5_n_0\,
      D => \num_data_cnt[2]_i_1__5_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[3]_i_1__5_n_0\,
      D => \num_data_cnt[3]_i_2__1_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999BBBB66624440"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => empty_n_reg_n_0,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F05AF0F00CF0F0"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => pop,
      I5 => push,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC0CCCC"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => pop,
      I5 => push,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => local_CHN_ARREADY(0),
      I1 => tmp_valid_reg,
      I2 => rreq_valid,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    local_CHN_WVALID : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_0_WREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem_0_AWREADY : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.num_beat_cnt_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.burst_valid\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    \conservative_gen.num_beat_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1\ is
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \^gmem_0_wready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \num_data_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \raddr112_in__1\ : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_4_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[83]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_2__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \num_data_cnt[4]_i_2__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \raddr[4]_i_3\ : label is "soft_lutpair213";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  gmem_0_WREADY <= \^gmem_0_wready\;
  push <= \^push\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized1\
     port map (
      Q(0) => Q(1),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \^gmem_0_wready\,
      \dout_reg[31]_0\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[35]_0\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      \dout_reg[35]_1\(4 downto 0) => raddr_reg(4 downto 0),
      pop => pop,
      sel => \^push\
    );
\ap_CS_fsm[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A2"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_wready\,
      I2 => Q(0),
      I3 => gmem_0_AWREADY,
      O => D(0)
    );
\ap_CS_fsm[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gmem_0_wready\,
      I1 => Q(1),
      O => D(1)
    );
\conservative_gen.num_beat_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF888888888888"
    )
        port map (
      I0 => \^gmem_0_wready\,
      I1 => Q(1),
      I2 => local_BURST_WREADY(0),
      I3 => \conservative_gen.num_beat_cnt_reg[0]\,
      I4 => CO(0),
      I5 => \conservative_gen.burst_valid\,
      O => E(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_reg_0,
      Q => local_CHN_WVALID(0),
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => pop,
      I2 => Q(1),
      I3 => \^gmem_0_wready\,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__1_n_0\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(5),
      I5 => mOutPtr_reg(4),
      O => \empty_n_i_2__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \full_n_i_2__2_n_0\,
      I1 => Q(1),
      I2 => \^gmem_0_wready\,
      I3 => p_4_in,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(3),
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(5),
      I5 => num_data_cnt_reg(4),
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^gmem_0_wready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => Q(1),
      I3 => \^gmem_0_wready\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => Q(1),
      I2 => \^gmem_0_wready\,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => \^push\,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__2_n_0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_1__1_n_0\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^gmem_0_wready\,
      I1 => Q(1),
      I2 => pop,
      O => p_17_in
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_wready\,
      I2 => pop,
      O => \mOutPtr[5]_i_1_n_0\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \mOutPtr[5]_i_3_n_0\,
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(5),
      I4 => mOutPtr_reg(4),
      O => \mOutPtr[5]_i_2_n_0\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545454D5545454"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => \^gmem_0_wready\,
      I4 => Q(1),
      I5 => pop,
      O => \mOutPtr[5]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[5]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[5]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[5]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[5]_i_1_n_0\,
      D => \mOutPtr[3]_i_1__2_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[5]_i_1_n_0\,
      D => \mOutPtr[4]_i_1__1_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[5]_i_1_n_0\,
      D => \mOutPtr[5]_i_2_n_0\,
      Q => mOutPtr_reg(5),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__1_n_0\
    );
\num_data_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => p_4_in,
      I2 => Q(1),
      I3 => \^gmem_0_wready\,
      I4 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__2_n_0\
    );
\num_data_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => p_4_in,
      I1 => Q(1),
      I2 => \^gmem_0_wready\,
      I3 => num_data_cnt_reg(0),
      I4 => num_data_cnt_reg(2),
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__2_n_0\
    );
\num_data_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => p_4_in,
      I1 => \^push\,
      I2 => num_data_cnt_reg(0),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(3),
      I5 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__2_n_0\
    );
\num_data_cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_1__1_n_0\
    );
\num_data_cnt[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^gmem_0_wready\,
      I1 => Q(1),
      I2 => p_4_in,
      O => \num_data_cnt1__0\
    );
\num_data_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_wready\,
      I2 => p_4_in,
      O => \num_data_cnt[5]_i_1_n_0\
    );
\num_data_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt[5]_i_3_n_0\,
      I1 => num_data_cnt_reg(2),
      I2 => num_data_cnt_reg(3),
      I3 => num_data_cnt_reg(5),
      I4 => num_data_cnt_reg(4),
      O => \num_data_cnt[5]_i_2_n_0\
    );
\num_data_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545454D5545454"
    )
        port map (
      I0 => num_data_cnt_reg(2),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(0),
      I3 => \^gmem_0_wready\,
      I4 => Q(1),
      I5 => p_4_in,
      O => \num_data_cnt[5]_i_3_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[5]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__1_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[5]_i_1_n_0\,
      D => \num_data_cnt[1]_i_1__2_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[5]_i_1_n_0\,
      D => \num_data_cnt[2]_i_1__2_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[5]_i_1_n_0\,
      D => \num_data_cnt[3]_i_1__2_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[5]_i_1_n_0\,
      D => \num_data_cnt[4]_i_1__1_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[5]_i_1_n_0\,
      D => \num_data_cnt[5]_i_2_n_0\,
      Q => num_data_cnt_reg(5),
      R => SR(0)
    );
p_3_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gmem_0_wready\,
      I1 => Q(1),
      I2 => \conservative_gen.num_beat_cnt_reg[3]\(0),
      O => full_n_reg_0
    );
p_3_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^gmem_0_wready\,
      O => DI(0)
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__0_n_0\
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => \^gmem_0_wready\,
      I3 => Q(1),
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__0_n_0\
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^push\,
      I2 => pop,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__0_n_0\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_1__1_n_0\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr112_in__1\,
      I1 => \^empty_n_reg_0\,
      I2 => \^gmem_0_wready\,
      I3 => Q(1),
      I4 => pop,
      O => \raddr[4]_i_1_n_0\
    );
\raddr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \raddr[4]_i_4_n_0\,
      I1 => raddr_reg(1),
      I2 => raddr_reg(2),
      I3 => raddr_reg(4),
      I4 => raddr_reg(3),
      O => \raddr[4]_i_2_n_0\
    );
\raddr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => raddr_reg(4),
      I2 => raddr_reg(2),
      I3 => raddr_reg(3),
      I4 => raddr_reg(0),
      O => \raddr112_in__1\
    );
\raddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22222222222222"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => pop,
      I3 => Q(1),
      I4 => \^gmem_0_wready\,
      I5 => \^empty_n_reg_0\,
      O => \raddr[4]_i_4_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1_n_0\,
      D => \raddr[0]_i_1__0_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1_n_0\,
      D => \raddr[1]_i_1__0_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1_n_0\,
      D => \raddr[2]_i_1__0_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1_n_0\,
      D => \raddr[3]_i_1__1_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[4]_i_1_n_0\,
      D => \raddr[4]_i_2_n_0\,
      Q => raddr_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2\ is
  port (
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    \push__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt1__0\ : out STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : in STD_LOGIC;
    local_CHN_AWREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[4]_0\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    icmp_ln38_reg_414 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_18 : STD_LOGIC;
  signal U_fifo_srl_n_19 : STD_LOGIC;
  signal U_fifo_srl_n_20 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_4 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair231";
begin
  wrsp_ready <= \^wrsp_ready\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2\
     port map (
      D(2) => U_fifo_srl_n_3,
      D(1) => U_fifo_srl_n_4,
      D(0) => U_fifo_srl_n_5,
      E(0) => U_fifo_srl_n_1,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\(0) => \dout_reg[0]_0\(0),
      dout_vld_reg => \push__0\,
      dout_vld_reg_0 => U_fifo_srl_n_18,
      dout_vld_reg_1 => dout_vld_reg_0,
      dout_vld_reg_2(0) => dout_vld_reg_1(0),
      empty_n_reg => U_fifo_srl_n_19,
      empty_n_reg_0 => empty_n_reg_n_0,
      empty_n_reg_1 => \empty_n_i_2__2_n_0\,
      full_n_reg => U_fifo_srl_n_20,
      full_n_reg_0 => \^wrsp_ready\,
      icmp_ln38_reg_414(0) => icmp_ln38_reg_414(0),
      \icmp_ln38_reg_414_reg[0]\(0) => E(0),
      local_CHN_AWREADY(0) => local_CHN_AWREADY(0),
      \mOutPtr_reg[0]\(3) => U_fifo_srl_n_7,
      \mOutPtr_reg[0]\(2) => U_fifo_srl_n_8,
      \mOutPtr_reg[0]\(1) => U_fifo_srl_n_9,
      \mOutPtr_reg[0]\(0) => U_fifo_srl_n_10,
      \mOutPtr_reg[4]\(4 downto 0) => mOutPtr_reg(4 downto 0),
      next_wreq => next_wreq,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[0]\(3) => U_fifo_srl_n_12,
      \num_data_cnt_reg[0]\(2) => U_fifo_srl_n_13,
      \num_data_cnt_reg[0]\(1) => U_fifo_srl_n_14,
      \num_data_cnt_reg[0]\(0) => U_fifo_srl_n_15,
      \num_data_cnt_reg[0]_0\ => \num_data_cnt_reg[0]_0\,
      \num_data_cnt_reg[0]_1\(0) => Q(0),
      \num_data_cnt_reg[4]\ => \num_data_cnt_reg[4]_0\,
      \num_data_cnt_reg[4]_0\(4 downto 0) => num_data_cnt_reg(4 downto 0),
      ost_resp_info(0) => ost_resp_info(0),
      \raddr_reg[3]\(0) => U_fifo_srl_n_6,
      s_ready_t_reg(0) => U_fifo_srl_n_11,
      wreq_valid => wreq_valid,
      wrsp_valid => wrsp_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_19,
      Q => wrsp_valid,
      R => SR(0)
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_18,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_20,
      Q => \^wrsp_ready\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_10,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_9,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_8,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_1,
      D => U_fifo_srl_n_7,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__2_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_11,
      D => \num_data_cnt[0]_i_1__2_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_11,
      D => U_fifo_srl_n_15,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_11,
      D => U_fifo_srl_n_14,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_11,
      D => U_fifo_srl_n_13,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_11,
      D => U_fifo_srl_n_12,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => \raddr[0]_i_1__1_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_5,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_4,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_3,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2\ is
  port (
    ost_resp_info : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    ost_ctrl_ready : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2\ is
  signal U_fifo_srl_n_1 : STD_LOGIC;
  signal U_fifo_srl_n_2 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__4_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_ctrl_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__7\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \num_data_cnt[1]_i_1__7\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__3\ : label is "soft_lutpair150";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_ctrl_ready(0) <= \^ost_ctrl_ready\(0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_3\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dout_vld_reg(0) => Q(0),
      dout_vld_reg_0 => \^dout_vld_reg_0\,
      empty_n_reg => U_fifo_srl_n_2,
      empty_n_reg_0 => empty_n_reg_n_0,
      empty_n_reg_1 => \empty_n_i_2__6_n_0\,
      empty_n_reg_2 => \^ost_ctrl_ready\(0),
      full_n_reg => U_fifo_srl_n_1,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_info(0) => ost_resp_info(0),
      push => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_2,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__6_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_1,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^ost_ctrl_ready\(0),
      I2 => Q(0),
      I3 => \^dout_vld_reg_0\,
      I4 => p_1_in,
      O => \full_n_i_1__6_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(0),
      I5 => \num_data_cnt1__0\,
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => \^ost_ctrl_ready\(0),
      S => SR(0)
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__7_n_0\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__7_n_0\
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => \^ost_ctrl_ready\(0),
      I1 => ost_ctrl_valid,
      I2 => p_1_in,
      I3 => Q(0),
      I4 => \^dout_vld_reg_0\,
      I5 => empty_n_reg_n_0,
      O => \mOutPtr[4]_i_1__4_n_0\
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__4_n_0\
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\(0),
      I2 => empty_n_reg_n_0,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => p_1_in,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[2]_i_1__7_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[3]_i_1__7_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_0\,
      D => \mOutPtr[4]_i_2__4_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__6_n_0\
    );
\num_data_cnt[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__7_n_0\
    );
\num_data_cnt[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__7_n_0\
    );
\num_data_cnt[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__7_n_0\
    );
\num_data_cnt[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^ost_ctrl_ready\(0),
      I1 => ost_ctrl_valid,
      I2 => Q(0),
      I3 => \^dout_vld_reg_0\,
      I4 => p_1_in,
      O => \num_data_cnt[4]_i_1__4_n_0\
    );
\num_data_cnt[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__4_n_0\
    );
\num_data_cnt[4]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\(0),
      I2 => p_1_in,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[0]_i_1__6_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[1]_i_1__7_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[2]_i_1__7_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[3]_i_1__7_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__4_n_0\,
      D => \num_data_cnt[4]_i_2__4_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__2_n_0\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_0,
      I2 => p_17_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__3_n_0\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__3_n_0\
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => p_13_in,
      I5 => raddr118_out,
      O => \raddr[3]_i_1__4_n_0\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__2_n_0\
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => p_1_in,
      I4 => ost_ctrl_valid,
      I5 => \^ost_ctrl_ready\(0),
      O => p_13_in
    );
\raddr[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => p_1_in,
      I1 => Q(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^ost_ctrl_ready\(0),
      I4 => ost_ctrl_valid,
      I5 => empty_n_reg_n_0,
      O => raddr118_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[0]_i_1__2_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[1]_i_1__3_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[2]_i_1__3_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_0\,
      D => \raddr[3]_i_2__2_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    ost_burst_empty_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC;
    DIPADIP : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \num_data_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4\ is
  signal \dout_vld_i_1__9_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__9_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n1__4\ : STD_LOGIC;
  signal \full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ost_burst_empty_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal raddr118_out : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair107";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  ost_burst_empty_n(0) <= \^ost_burst_empty_n\(0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized2_9\
     port map (
      DIPADIP(0) => DIPADIP(0),
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      mem_reg => \^ost_burst_empty_n\(0),
      mem_reg_0(0) => Q(0),
      ost_ctrl_info => ost_ctrl_info,
      pop => pop,
      push_0 => push_0
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => local_CHN_RREADY(0),
      I2 => \num_data_cnt_reg[4]_0\(0),
      I3 => Q(0),
      I4 => \^ost_burst_empty_n\(0),
      O => \dout_vld_i_1__9_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__9_n_0\,
      Q => \^ost_burst_empty_n\(0),
      R => SR(0)
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n_i_2__9_n_0\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => ost_ctrl_valid,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__9_n_0\
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__9_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \full_n1__4\,
      I1 => \^full_n_reg_0\,
      I2 => \^ost_burst_empty_n\(0),
      I3 => Q(0),
      I4 => push,
      O => \full_n_i_1__9_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => num_data_cnt_reg(3),
      I1 => num_data_cnt_reg(4),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      I4 => num_data_cnt_reg(0),
      I5 => \num_data_cnt1__0\,
      O => \full_n1__4\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => p_17_in,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__6_n_0\
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__6_n_0\
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ost_ctrl_valid,
      I2 => push,
      I3 => Q(0),
      I4 => \^ost_burst_empty_n\(0),
      I5 => \^empty_n_reg_0\,
      O => \mOutPtr[4]_i_1__3_n_0\
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__3_n_0\
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^full_n_reg_0\,
      I2 => \^empty_n_reg_0\,
      I3 => \^ost_burst_empty_n\(0),
      I4 => Q(0),
      I5 => push,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[2]_i_1__6_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[3]_i_1__6_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_0\,
      D => \mOutPtr[4]_i_2__3_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__9_n_0\
    );
\num_data_cnt[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAA6AAA5555"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \^ost_burst_empty_n\(0),
      I2 => Q(0),
      I3 => push,
      I4 => push_0,
      I5 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__6_n_0\
    );
\num_data_cnt[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__6_n_0\
    );
\num_data_cnt[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__6_n_0\
    );
\num_data_cnt[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ost_ctrl_valid,
      I2 => \^ost_burst_empty_n\(0),
      I3 => Q(0),
      I4 => \num_data_cnt_reg[4]_0\(0),
      I5 => local_CHN_RREADY(0),
      O => \num_data_cnt[4]_i_1__3_n_0\
    );
\num_data_cnt[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__3_n_0\
    );
\num_data_cnt[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^full_n_reg_0\,
      I2 => local_CHN_RREADY(0),
      I3 => \num_data_cnt_reg[4]_0\(0),
      I4 => Q(0),
      I5 => \^ost_burst_empty_n\(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__3_n_0\,
      D => \num_data_cnt[0]_i_1__9_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__3_n_0\,
      D => \num_data_cnt[1]_i_1__6_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__3_n_0\,
      D => \num_data_cnt[2]_i_1__6_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__3_n_0\,
      D => \num_data_cnt[3]_i_1__6_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__3_n_0\,
      D => \num_data_cnt[4]_i_2__3_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__4_n_0\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => p_17_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__2_n_0\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__2_n_0\
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => p_13_in,
      I5 => raddr118_out,
      O => \raddr[3]_i_1__3_n_0\
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__1_n_0\
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^ost_burst_empty_n\(0),
      I2 => Q(0),
      I3 => push,
      I4 => ost_ctrl_valid,
      I5 => \^full_n_reg_0\,
      O => p_13_in
    );
\raddr[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => push,
      I1 => Q(0),
      I2 => \^ost_burst_empty_n\(0),
      I3 => \^full_n_reg_0\,
      I4 => ost_ctrl_valid,
      I5 => \^empty_n_reg_0\,
      O => raddr118_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[0]_i_1__4_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[1]_i_1__2_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[2]_i_1__2_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_0\,
      D => \raddr[3]_i_2__1_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4\ is
  port (
    I_CH0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \num_data_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mOutPtr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \num_data_cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \num_data_cnt_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_vld_i_1__5_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_i_4_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n1__8\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \^moutptr_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal num_data_cnt1 : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \num_data_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \^num_data_cnt_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[80]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_vld_i_1__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \full_n_i_1__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \raddr[7]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair203";
begin
  E(0) <= \^e\(0);
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \mOutPtr_reg[6]_0\(6 downto 0) <= \^moutptr_reg[6]_0\(6 downto 0);
  \num_data_cnt_reg[6]_0\(6 downto 0) <= \^num_data_cnt_reg[6]_0\(6 downto 0);
U_fifo_mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_mem
     port map (
      DIPADIP(0) => DIPADIP(0),
      I_CH0_RDATA(31 downto 0) => I_CH0_RDATA(31 downto 0),
      Q(7) => \raddr_reg_n_0_[7]\,
      Q(6) => \raddr_reg_n_0_[6]\,
      Q(5) => \raddr_reg_n_0_[5]\,
      Q(4) => \raddr_reg_n_0_[4]\,
      Q(3) => \raddr_reg_n_0_[3]\,
      Q(2) => \raddr_reg_n_0_[2]\,
      Q(1) => \raddr_reg_n_0_[1]\,
      Q(0) => \raddr_reg_n_0_[0]\,
      SR(0) => SR(0),
      WEBWE(0) => \^e\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      mem_reg_0(7) => \waddr_reg_n_0_[7]\,
      mem_reg_0(6) => \waddr_reg_n_0_[6]\,
      mem_reg_0(5) => \waddr_reg_n_0_[5]\,
      mem_reg_0(4) => \waddr_reg_n_0_[4]\,
      mem_reg_0(3) => \waddr_reg_n_0_[3]\,
      mem_reg_0(2) => \waddr_reg_n_0_[2]\,
      mem_reg_0(1) => \waddr_reg_n_0_[1]\,
      mem_reg_0(0) => \waddr_reg_n_0_[0]\,
      mem_reg_1(32 downto 0) => Q(32 downto 0),
      mem_reg_2 => empty_n_reg_n_0,
      mem_reg_3 => \^dout_vld_reg_0\,
      mem_reg_4 => \^full_n_reg_0\,
      mem_reg_5(0) => mem_reg(0),
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg(0) => ready_for_outstanding_reg(1)
    );
\ap_CS_fsm[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ready_for_outstanding_reg(1),
      I2 => ready_for_outstanding_reg(0),
      O => D(0)
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^dout_vld_reg_0\,
      I2 => ready_for_outstanding_reg(1),
      O => \dout_vld_i_1__5_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__5_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF550055005500"
    )
        port map (
      I0 => \empty_n_i_2__5_n_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => ready_for_outstanding_reg(1),
      I3 => empty_n_reg_n_0,
      I4 => \^full_n_reg_0\,
      I5 => mem_reg(0),
      O => \empty_n_i_1__5_n_0\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080008"
    )
        port map (
      I0 => empty_n_i_3_n_0,
      I1 => empty_n_i_4_n_0,
      I2 => mOutPtr_reg(8),
      I3 => mOutPtr_reg(7),
      I4 => mem_reg(0),
      I5 => \^full_n_reg_0\,
      O => \empty_n_i_2__5_n_0\
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A00"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg(1),
      I2 => \^dout_vld_reg_0\,
      I3 => \^moutptr_reg[6]_0\(0),
      I4 => \^moutptr_reg[6]_0\(1),
      I5 => \^moutptr_reg[6]_0\(2),
      O => empty_n_i_3_n_0
    );
empty_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(6),
      I1 => \^moutptr_reg[6]_0\(5),
      I2 => \^moutptr_reg[6]_0\(4),
      I3 => \^moutptr_reg[6]_0\(3),
      O => empty_n_i_4_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__8\,
      I1 => \^full_n_reg_0\,
      I2 => ready_for_outstanding_reg(1),
      I3 => \^dout_vld_reg_0\,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(2),
      I1 => \^num_data_cnt_reg[6]_0\(1),
      I2 => \^num_data_cnt_reg[6]_0\(0),
      I3 => num_data_cnt1,
      I4 => full_n_i_4_n_0,
      O => \full_n1__8\
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \^full_n_reg_0\,
      I2 => \^dout_vld_reg_0\,
      I3 => ready_for_outstanding_reg(1),
      O => num_data_cnt1
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(3),
      I1 => \^num_data_cnt_reg[6]_0\(4),
      I2 => \^num_data_cnt_reg[6]_0\(5),
      I3 => \^num_data_cnt_reg[6]_0\(6),
      I4 => num_data_cnt_reg(8),
      I5 => num_data_cnt_reg(7),
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ready_for_outstanding_reg(1),
      I2 => empty_n_reg_n_0,
      I3 => \^full_n_reg_0\,
      I4 => mem_reg(0),
      O => \mOutPtr[8]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \^moutptr_reg[6]_0\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(0),
      Q => \^moutptr_reg[6]_0\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(1),
      Q => \^moutptr_reg[6]_0\(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(2),
      Q => \^moutptr_reg[6]_0\(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(3),
      Q => \^moutptr_reg[6]_0\(4),
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(4),
      Q => \^moutptr_reg[6]_0\(5),
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(5),
      Q => \^moutptr_reg[6]_0\(6),
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(6),
      Q => mOutPtr_reg(7),
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr_reg[8]_0\(7),
      Q => mOutPtr_reg(8),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(0),
      O => \num_data_cnt[0]_i_1__5_n_0\
    );
\num_data_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg(0),
      I2 => ready_for_outstanding_reg(1),
      I3 => \^dout_vld_reg_0\,
      O => \num_data_cnt[8]_i_1_n_0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt[0]_i_1__5_n_0\,
      Q => \^num_data_cnt_reg[6]_0\(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(0),
      Q => \^num_data_cnt_reg[6]_0\(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(1),
      Q => \^num_data_cnt_reg[6]_0\(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(2),
      Q => \^num_data_cnt_reg[6]_0\(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(3),
      Q => \^num_data_cnt_reg[6]_0\(4),
      R => SR(0)
    );
\num_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(4),
      Q => \^num_data_cnt_reg[6]_0\(5),
      R => SR(0)
    );
\num_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(5),
      Q => \^num_data_cnt_reg[6]_0\(6),
      R => SR(0)
    );
\num_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(6),
      Q => num_data_cnt_reg(7),
      R => SR(0)
    );
\num_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[8]_i_1_n_0\,
      D => \num_data_cnt_reg[8]_0\(7),
      Q => num_data_cnt_reg(8),
      R => SR(0)
    );
\p_0_out__21_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => num_data_cnt_reg(7),
      I1 => num_data_cnt_reg(8),
      O => \num_data_cnt_reg[7]_0\(3)
    );
\p_0_out__21_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(6),
      I1 => num_data_cnt_reg(7),
      O => \num_data_cnt_reg[7]_0\(2)
    );
\p_0_out__21_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(5),
      I1 => \^num_data_cnt_reg[6]_0\(6),
      O => \num_data_cnt_reg[7]_0\(1)
    );
\p_0_out__21_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(4),
      I1 => \^num_data_cnt_reg[6]_0\(5),
      O => \num_data_cnt_reg[7]_0\(0)
    );
\p_0_out__21_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \^full_n_reg_0\,
      I2 => \^dout_vld_reg_0\,
      I3 => ready_for_outstanding_reg(1),
      O => \state_reg[0]\(0)
    );
\p_0_out__21_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(3),
      I1 => \^num_data_cnt_reg[6]_0\(4),
      O => \num_data_cnt_reg[3]_0\(3)
    );
\p_0_out__21_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(2),
      I1 => \^num_data_cnt_reg[6]_0\(3),
      O => \num_data_cnt_reg[3]_0\(2)
    );
\p_0_out__21_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(1),
      I1 => \^num_data_cnt_reg[6]_0\(2),
      O => \num_data_cnt_reg[3]_0\(1)
    );
\p_0_out__21_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A555555"
    )
        port map (
      I0 => \^num_data_cnt_reg[6]_0\(1),
      I1 => ready_for_outstanding_reg(1),
      I2 => \^dout_vld_reg_0\,
      I3 => \^full_n_reg_0\,
      I4 => mem_reg(0),
      O => \num_data_cnt_reg[3]_0\(0)
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(8),
      O => \mOutPtr_reg[7]_0\(3)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(5),
      I1 => \^moutptr_reg[6]_0\(6),
      O => \mOutPtr_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(4),
      I1 => \^moutptr_reg[6]_0\(5),
      O => \mOutPtr_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \^full_n_reg_0\,
      I2 => empty_n_reg_n_0,
      I3 => ready_for_outstanding_reg(1),
      I4 => \^dout_vld_reg_0\,
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(3),
      I1 => \^moutptr_reg[6]_0\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(2),
      I1 => \^moutptr_reg[6]_0\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(1),
      I1 => \^moutptr_reg[6]_0\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA555555555555"
    )
        port map (
      I0 => \^moutptr_reg[6]_0\(1),
      I1 => \^dout_vld_reg_0\,
      I2 => ready_for_outstanding_reg(1),
      I3 => empty_n_reg_n_0,
      I4 => \^full_n_reg_0\,
      I5 => mem_reg(0),
      O => S(0)
    );
\raddr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \raddr[7]_i_3_n_0\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr_reg_n_0_[4]\,
      I4 => \raddr_reg_n_0_[7]\,
      I5 => \raddr_reg_n_0_[6]\,
      O => \raddr[0]_i_1__5_n_0\
    );
\raddr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \raddr[1]_i_2_n_0\,
      I1 => \raddr_reg_n_0_[3]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \raddr_reg_n_0_[0]\,
      O => \raddr[1]_i_1__5_n_0\
    );
\raddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[5]\,
      I1 => \raddr_reg_n_0_[4]\,
      I2 => \raddr_reg_n_0_[7]\,
      I3 => \raddr_reg_n_0_[6]\,
      O => \raddr[1]_i_2_n_0\
    );
\raddr[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => \raddr[3]_i_2__4_n_0\,
      O => \raddr[2]_i_1__5_n_0\
    );
\raddr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[3]\,
      I4 => \raddr[3]_i_2__4_n_0\,
      O => \raddr[3]_i_1__5_n_0\
    );
\raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr_reg_n_0_[4]\,
      I3 => \raddr_reg_n_0_[7]\,
      I4 => \raddr_reg_n_0_[6]\,
      I5 => \raddr_reg_n_0_[1]\,
      O => \raddr[3]_i_2__4_n_0\
    );
\raddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[6]\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr[7]_i_3_n_0\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[4]_i_1__0_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \raddr[7]_i_3_n_0\,
      I1 => \raddr_reg_n_0_[7]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[4]\,
      I5 => \raddr_reg_n_0_[5]\,
      O => \raddr[5]_i_1_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => \raddr_reg_n_0_[6]\,
      I3 => \raddr[7]_i_3_n_0\,
      I4 => \raddr_reg_n_0_[5]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \raddr[6]_i_1_n_0\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ready_for_outstanding_reg(1),
      I2 => empty_n_reg_n_0,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \raddr_reg_n_0_[4]\,
      I1 => \raddr_reg_n_0_[5]\,
      I2 => \raddr[7]_i_3_n_0\,
      I3 => \raddr_reg_n_0_[6]\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[7]\,
      O => \raddr[7]_i_2_n_0\
    );
\raddr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[1]\,
      O => \raddr[7]_i_3_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1__5_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__5_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1__5_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__5_n_0\,
      Q => \raddr_reg_n_0_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1__0_n_0\,
      Q => \raddr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_0\,
      Q => \raddr_reg_n_0_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_0\,
      Q => \raddr_reg_n_0_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_0\,
      Q => \raddr_reg_n_0_[7]\,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \waddr[1]_i_2_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \waddr[3]_i_2_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[6]_i_1_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr[7]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \waddr[7]_i_1_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[7]_i_2_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[0]_i_1_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[5]_i_1_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[6]_i_1_n_0\,
      Q => \waddr_reg_n_0_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[7]_i_1_n_0\,
      Q => \waddr_reg_n_0_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    burst_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[63]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    pop : in STD_LOGIC;
    burst_handling : in STD_LOGIC;
    local_BURST_AWREADY_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5\ : entity is "radiation_injector_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5\ is
  signal \^burst_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_vld_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__7_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__8_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal \num_data_cnt[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \num_data_cnt[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_data_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr112_in__5\ : STD_LOGIC;
  signal \raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \num_data_cnt[0]_i_1__7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \num_data_cnt[2]_i_1__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \num_data_cnt[3]_i_1__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__3\ : label is "soft_lutpair193";
begin
  burst_valid(0) <= \^burst_valid\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_srl__parameterized4\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[63]_0\(61 downto 0) => \dout_reg[63]\(61 downto 0),
      \dout_reg[63]_1\ => \^full_n_reg_0\,
      \dout_reg[63]_2\ => full_n_reg_1,
      \in\(61 downto 0) => \in\(61 downto 0),
      pop => pop,
      push => push
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^burst_valid\(0),
      I1 => Q(0),
      I2 => burst_handling,
      I3 => local_BURST_AWREADY_0,
      O => E(0)
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_6_in,
      I2 => \^burst_valid\(0),
      I3 => Q(0),
      O => \dout_vld_i_1__7_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__7_n_0\,
      Q => \^burst_valid\(0),
      R => SR(0)
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \empty_n_i_2__7_n_0\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__7_n_0\
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__7_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4C4C4C4C4C4C4C"
    )
        port map (
      I0 => \full_n_i_2__8_n_0\,
      I1 => \^full_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => Q(0),
      I4 => \^burst_valid\(0),
      I5 => p_6_in,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => num_data_cnt_reg(1),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(4),
      I4 => num_data_cnt_reg(3),
      O => \full_n_i_2__8_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^full_n_reg_0\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => full_n_reg_1,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__3_n_0\
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_1,
      I2 => pop,
      O => \mOutPtr[4]_i_1__2_n_0\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => p_17_in,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__2_n_0\
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^full_n_reg_0\,
      I2 => \^empty_n_reg_0\,
      I3 => \^burst_valid\(0),
      I4 => Q(0),
      I5 => p_6_in,
      O => p_17_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => mOutPtr_reg(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => mOutPtr_reg(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => mOutPtr_reg(2),
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[3]_i_1__3_n_0\,
      Q => mOutPtr_reg(3),
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__2_n_0\,
      D => \mOutPtr[4]_i_2__2_n_0\,
      Q => mOutPtr_reg(4),
      R => SR(0)
    );
\num_data_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      O => \num_data_cnt[0]_i_1__7_n_0\
    );
\num_data_cnt[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => num_data_cnt_reg(0),
      I1 => \num_data_cnt1__0\,
      I2 => num_data_cnt_reg(1),
      O => \num_data_cnt[1]_i_1__3_n_0\
    );
\num_data_cnt[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(2),
      I3 => num_data_cnt_reg(1),
      O => \num_data_cnt[2]_i_1__3_n_0\
    );
\num_data_cnt[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(3),
      I4 => num_data_cnt_reg(2),
      O => \num_data_cnt[3]_i_1__3_n_0\
    );
\num_data_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => full_n_reg_1,
      I2 => Q(0),
      I3 => \^burst_valid\(0),
      I4 => p_6_in,
      O => \num_data_cnt[4]_i_1__2_n_0\
    );
\num_data_cnt[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \num_data_cnt1__0\,
      I1 => num_data_cnt_reg(0),
      I2 => num_data_cnt_reg(1),
      I3 => num_data_cnt_reg(2),
      I4 => num_data_cnt_reg(4),
      I5 => num_data_cnt_reg(3),
      O => \num_data_cnt[4]_i_2__2_n_0\
    );
\num_data_cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^full_n_reg_0\,
      I2 => p_6_in,
      I3 => \^burst_valid\(0),
      I4 => Q(0),
      O => \num_data_cnt1__0\
    );
\num_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[0]_i_1__7_n_0\,
      Q => num_data_cnt_reg(0),
      R => SR(0)
    );
\num_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[1]_i_1__3_n_0\,
      Q => num_data_cnt_reg(1),
      R => SR(0)
    );
\num_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[2]_i_1__3_n_0\,
      Q => num_data_cnt_reg(2),
      R => SR(0)
    );
\num_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[3]_i_1__3_n_0\,
      Q => num_data_cnt_reg(3),
      R => SR(0)
    );
\num_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \num_data_cnt[4]_i_1__2_n_0\,
      D => \num_data_cnt[4]_i_2__2_n_0\,
      Q => num_data_cnt_reg(4),
      R => SR(0)
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__3_n_0\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__1_n_0\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => push,
      I2 => pop,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__1_n_0\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr112_in__5\,
      I1 => \^empty_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \raddr[3]_i_1__2_n_0\
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF80007"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => p_17_in,
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__0_n_0\
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(3),
      I1 => raddr_reg(2),
      I2 => raddr_reg(0),
      I3 => raddr_reg(1),
      O => \raddr112_in__5\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[0]_i_1__3_n_0\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[1]_i_1__1_n_0\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[2]_i_1__1_n_0\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_0\,
      D => \raddr[3]_i_2__0_n_0\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1 is
  port (
    r_stage_reg_r_29 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_311_ap_start : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[33]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \dividend0_reg[30]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln38_reg_414_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dividend0_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[9]\ : STD_LOGIC;
  signal done0 : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_29_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_30_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_31_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_32_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_33_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_34_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_35_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_36_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln38_reg_414_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_10 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_11 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_12 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_13 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_14 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_15 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_16 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_17 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_18 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_19 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_2 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_20 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_21 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_22 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_23 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_24 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_25 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_26 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_27 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_28 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_29 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_3 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_30 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_31 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_32 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_33 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_4 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_5 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_6 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_7 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_8 : STD_LOGIC;
  signal radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_9 : STD_LOGIC;
  signal remd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start0 : STD_LOGIC;
  signal \NLW_icmp_ln38_reg_414_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln38_reg_414_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln38_reg_414_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln38_reg_414_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair253";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln38_reg_414_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln38_reg_414_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln38_reg_414_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln38_reg_414_reg[0]_i_20\ : label is 11;
  attribute SOFT_HLUTNM of start0_i_1 : label is "soft_lutpair253";
begin
  CO(0) <= \^co\(0);
  D(0) <= \^d\(0);
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(5),
      O => \ap_CS_fsm_reg[36]\(0)
    );
\ap_CS_fsm[87]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \^co\(0),
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(5),
      O => \ap_CS_fsm_reg[33]\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(1),
      Q => \dividend0_reg_n_0_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(11),
      Q => \dividend0_reg_n_0_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(12),
      Q => \dividend0_reg_n_0_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(13),
      Q => \dividend0_reg_n_0_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(14),
      Q => \dividend0_reg_n_0_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(15),
      Q => \dividend0_reg_n_0_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(16),
      Q => \dividend0_reg_n_0_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(17),
      Q => \dividend0_reg_n_0_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(18),
      Q => \dividend0_reg_n_0_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(19),
      Q => \dividend0_reg_n_0_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(20),
      Q => \dividend0_reg_n_0_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(2),
      Q => \dividend0_reg_n_0_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(21),
      Q => \dividend0_reg_n_0_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(22),
      Q => \dividend0_reg_n_0_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(23),
      Q => \dividend0_reg_n_0_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(24),
      Q => \dividend0_reg_n_0_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(25),
      Q => \dividend0_reg_n_0_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(26),
      Q => \dividend0_reg_n_0_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(27),
      Q => \dividend0_reg_n_0_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(28),
      Q => \dividend0_reg_n_0_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(29),
      Q => \dividend0_reg_n_0_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(30),
      Q => \dividend0_reg_n_0_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(3),
      Q => \dividend0_reg_n_0_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(31),
      Q => \dividend0_reg_n_0_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => \dividend0_reg_n_0_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(4),
      Q => \dividend0_reg_n_0_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(5),
      Q => \dividend0_reg_n_0_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(6),
      Q => \dividend0_reg_n_0_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(7),
      Q => \dividend0_reg_n_0_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(8),
      Q => \dividend0_reg_n_0_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(9),
      Q => \dividend0_reg_n_0_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend0_reg[30]_0\(10),
      Q => \dividend0_reg_n_0_[9]\,
      R => '0'
    );
\icmp_ln38_reg_414[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(25),
      I1 => \icmp_ln38_reg_414_reg[0]\(25),
      I2 => remd(24),
      I3 => \icmp_ln38_reg_414_reg[0]\(24),
      O => \icmp_ln38_reg_414[0]_i_10_n_0\
    );
\icmp_ln38_reg_414[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(23),
      I1 => remd(23),
      I2 => \icmp_ln38_reg_414_reg[0]\(22),
      I3 => remd(22),
      O => \icmp_ln38_reg_414[0]_i_12_n_0\
    );
\icmp_ln38_reg_414[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(21),
      I1 => remd(21),
      I2 => \icmp_ln38_reg_414_reg[0]\(20),
      I3 => remd(20),
      O => \icmp_ln38_reg_414[0]_i_13_n_0\
    );
\icmp_ln38_reg_414[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(19),
      I1 => remd(19),
      I2 => \icmp_ln38_reg_414_reg[0]\(18),
      I3 => remd(18),
      O => \icmp_ln38_reg_414[0]_i_14_n_0\
    );
\icmp_ln38_reg_414[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(17),
      I1 => remd(17),
      I2 => \icmp_ln38_reg_414_reg[0]\(16),
      I3 => remd(16),
      O => \icmp_ln38_reg_414[0]_i_15_n_0\
    );
\icmp_ln38_reg_414[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(23),
      I1 => \icmp_ln38_reg_414_reg[0]\(23),
      I2 => remd(22),
      I3 => \icmp_ln38_reg_414_reg[0]\(22),
      O => \icmp_ln38_reg_414[0]_i_16_n_0\
    );
\icmp_ln38_reg_414[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(21),
      I1 => \icmp_ln38_reg_414_reg[0]\(21),
      I2 => remd(20),
      I3 => \icmp_ln38_reg_414_reg[0]\(20),
      O => \icmp_ln38_reg_414[0]_i_17_n_0\
    );
\icmp_ln38_reg_414[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(19),
      I1 => \icmp_ln38_reg_414_reg[0]\(19),
      I2 => remd(18),
      I3 => \icmp_ln38_reg_414_reg[0]\(18),
      O => \icmp_ln38_reg_414[0]_i_18_n_0\
    );
\icmp_ln38_reg_414[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(17),
      I1 => \icmp_ln38_reg_414_reg[0]\(17),
      I2 => remd(16),
      I3 => \icmp_ln38_reg_414_reg[0]\(16),
      O => \icmp_ln38_reg_414[0]_i_19_n_0\
    );
\icmp_ln38_reg_414[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(15),
      I1 => remd(15),
      I2 => \icmp_ln38_reg_414_reg[0]\(14),
      I3 => remd(14),
      O => \icmp_ln38_reg_414[0]_i_21_n_0\
    );
\icmp_ln38_reg_414[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(13),
      I1 => remd(13),
      I2 => \icmp_ln38_reg_414_reg[0]\(12),
      I3 => remd(12),
      O => \icmp_ln38_reg_414[0]_i_22_n_0\
    );
\icmp_ln38_reg_414[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(11),
      I1 => remd(11),
      I2 => \icmp_ln38_reg_414_reg[0]\(10),
      I3 => remd(10),
      O => \icmp_ln38_reg_414[0]_i_23_n_0\
    );
\icmp_ln38_reg_414[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(9),
      I1 => remd(9),
      I2 => \icmp_ln38_reg_414_reg[0]\(8),
      I3 => remd(8),
      O => \icmp_ln38_reg_414[0]_i_24_n_0\
    );
\icmp_ln38_reg_414[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(15),
      I1 => \icmp_ln38_reg_414_reg[0]\(15),
      I2 => remd(14),
      I3 => \icmp_ln38_reg_414_reg[0]\(14),
      O => \icmp_ln38_reg_414[0]_i_25_n_0\
    );
\icmp_ln38_reg_414[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(13),
      I1 => \icmp_ln38_reg_414_reg[0]\(13),
      I2 => remd(12),
      I3 => \icmp_ln38_reg_414_reg[0]\(12),
      O => \icmp_ln38_reg_414[0]_i_26_n_0\
    );
\icmp_ln38_reg_414[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(11),
      I1 => \icmp_ln38_reg_414_reg[0]\(11),
      I2 => remd(10),
      I3 => \icmp_ln38_reg_414_reg[0]\(10),
      O => \icmp_ln38_reg_414[0]_i_27_n_0\
    );
\icmp_ln38_reg_414[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(9),
      I1 => \icmp_ln38_reg_414_reg[0]\(9),
      I2 => remd(8),
      I3 => \icmp_ln38_reg_414_reg[0]\(8),
      O => \icmp_ln38_reg_414[0]_i_28_n_0\
    );
\icmp_ln38_reg_414[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(7),
      I1 => remd(7),
      I2 => \icmp_ln38_reg_414_reg[0]\(6),
      I3 => remd(6),
      O => \icmp_ln38_reg_414[0]_i_29_n_0\
    );
\icmp_ln38_reg_414[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(31),
      I1 => remd(31),
      I2 => \icmp_ln38_reg_414_reg[0]\(30),
      I3 => remd(30),
      O => \icmp_ln38_reg_414[0]_i_3_n_0\
    );
\icmp_ln38_reg_414[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(5),
      I1 => remd(5),
      I2 => \icmp_ln38_reg_414_reg[0]\(4),
      I3 => remd(4),
      O => \icmp_ln38_reg_414[0]_i_30_n_0\
    );
\icmp_ln38_reg_414[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(3),
      I1 => remd(3),
      I2 => \icmp_ln38_reg_414_reg[0]\(2),
      I3 => remd(2),
      O => \icmp_ln38_reg_414[0]_i_31_n_0\
    );
\icmp_ln38_reg_414[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(1),
      I1 => remd(1),
      I2 => \icmp_ln38_reg_414_reg[0]\(0),
      I3 => remd(0),
      O => \icmp_ln38_reg_414[0]_i_32_n_0\
    );
\icmp_ln38_reg_414[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(7),
      I1 => \icmp_ln38_reg_414_reg[0]\(7),
      I2 => remd(6),
      I3 => \icmp_ln38_reg_414_reg[0]\(6),
      O => \icmp_ln38_reg_414[0]_i_33_n_0\
    );
\icmp_ln38_reg_414[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(5),
      I1 => \icmp_ln38_reg_414_reg[0]\(5),
      I2 => remd(4),
      I3 => \icmp_ln38_reg_414_reg[0]\(4),
      O => \icmp_ln38_reg_414[0]_i_34_n_0\
    );
\icmp_ln38_reg_414[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(3),
      I1 => \icmp_ln38_reg_414_reg[0]\(3),
      I2 => remd(2),
      I3 => \icmp_ln38_reg_414_reg[0]\(2),
      O => \icmp_ln38_reg_414[0]_i_35_n_0\
    );
\icmp_ln38_reg_414[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(1),
      I1 => \icmp_ln38_reg_414_reg[0]\(1),
      I2 => remd(0),
      I3 => \icmp_ln38_reg_414_reg[0]\(0),
      O => \icmp_ln38_reg_414[0]_i_36_n_0\
    );
\icmp_ln38_reg_414[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(29),
      I1 => remd(29),
      I2 => \icmp_ln38_reg_414_reg[0]\(28),
      I3 => remd(28),
      O => \icmp_ln38_reg_414[0]_i_4_n_0\
    );
\icmp_ln38_reg_414[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(27),
      I1 => remd(27),
      I2 => \icmp_ln38_reg_414_reg[0]\(26),
      I3 => remd(26),
      O => \icmp_ln38_reg_414[0]_i_5_n_0\
    );
\icmp_ln38_reg_414[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \icmp_ln38_reg_414_reg[0]\(25),
      I1 => remd(25),
      I2 => \icmp_ln38_reg_414_reg[0]\(24),
      I3 => remd(24),
      O => \icmp_ln38_reg_414[0]_i_6_n_0\
    );
\icmp_ln38_reg_414[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(31),
      I1 => \icmp_ln38_reg_414_reg[0]\(31),
      I2 => remd(30),
      I3 => \icmp_ln38_reg_414_reg[0]\(30),
      O => \icmp_ln38_reg_414[0]_i_7_n_0\
    );
\icmp_ln38_reg_414[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(29),
      I1 => \icmp_ln38_reg_414_reg[0]\(29),
      I2 => remd(28),
      I3 => \icmp_ln38_reg_414_reg[0]\(28),
      O => \icmp_ln38_reg_414[0]_i_8_n_0\
    );
\icmp_ln38_reg_414[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => remd(27),
      I1 => \icmp_ln38_reg_414_reg[0]\(27),
      I2 => remd(26),
      I3 => \icmp_ln38_reg_414_reg[0]\(26),
      O => \icmp_ln38_reg_414[0]_i_9_n_0\
    );
\icmp_ln38_reg_414_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln38_reg_414_reg[0]_i_2_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln38_reg_414_reg[0]_i_1_n_1\,
      CO(1) => \icmp_ln38_reg_414_reg[0]_i_1_n_2\,
      CO(0) => \icmp_ln38_reg_414_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln38_reg_414[0]_i_3_n_0\,
      DI(2) => \icmp_ln38_reg_414[0]_i_4_n_0\,
      DI(1) => \icmp_ln38_reg_414[0]_i_5_n_0\,
      DI(0) => \icmp_ln38_reg_414[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_icmp_ln38_reg_414_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln38_reg_414[0]_i_7_n_0\,
      S(2) => \icmp_ln38_reg_414[0]_i_8_n_0\,
      S(1) => \icmp_ln38_reg_414[0]_i_9_n_0\,
      S(0) => \icmp_ln38_reg_414[0]_i_10_n_0\
    );
\icmp_ln38_reg_414_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln38_reg_414_reg[0]_i_20_n_0\,
      CO(3) => \icmp_ln38_reg_414_reg[0]_i_11_n_0\,
      CO(2) => \icmp_ln38_reg_414_reg[0]_i_11_n_1\,
      CO(1) => \icmp_ln38_reg_414_reg[0]_i_11_n_2\,
      CO(0) => \icmp_ln38_reg_414_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln38_reg_414[0]_i_21_n_0\,
      DI(2) => \icmp_ln38_reg_414[0]_i_22_n_0\,
      DI(1) => \icmp_ln38_reg_414[0]_i_23_n_0\,
      DI(0) => \icmp_ln38_reg_414[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_icmp_ln38_reg_414_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln38_reg_414[0]_i_25_n_0\,
      S(2) => \icmp_ln38_reg_414[0]_i_26_n_0\,
      S(1) => \icmp_ln38_reg_414[0]_i_27_n_0\,
      S(0) => \icmp_ln38_reg_414[0]_i_28_n_0\
    );
\icmp_ln38_reg_414_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln38_reg_414_reg[0]_i_11_n_0\,
      CO(3) => \icmp_ln38_reg_414_reg[0]_i_2_n_0\,
      CO(2) => \icmp_ln38_reg_414_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln38_reg_414_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln38_reg_414_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln38_reg_414[0]_i_12_n_0\,
      DI(2) => \icmp_ln38_reg_414[0]_i_13_n_0\,
      DI(1) => \icmp_ln38_reg_414[0]_i_14_n_0\,
      DI(0) => \icmp_ln38_reg_414[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_icmp_ln38_reg_414_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln38_reg_414[0]_i_16_n_0\,
      S(2) => \icmp_ln38_reg_414[0]_i_17_n_0\,
      S(1) => \icmp_ln38_reg_414[0]_i_18_n_0\,
      S(0) => \icmp_ln38_reg_414[0]_i_19_n_0\
    );
\icmp_ln38_reg_414_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln38_reg_414_reg[0]_i_20_n_0\,
      CO(2) => \icmp_ln38_reg_414_reg[0]_i_20_n_1\,
      CO(1) => \icmp_ln38_reg_414_reg[0]_i_20_n_2\,
      CO(0) => \icmp_ln38_reg_414_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln38_reg_414[0]_i_29_n_0\,
      DI(2) => \icmp_ln38_reg_414[0]_i_30_n_0\,
      DI(1) => \icmp_ln38_reg_414[0]_i_31_n_0\,
      DI(0) => \icmp_ln38_reg_414[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_icmp_ln38_reg_414_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln38_reg_414[0]_i_33_n_0\,
      S(2) => \icmp_ln38_reg_414[0]_i_34_n_0\,
      S(1) => \icmp_ln38_reg_414[0]_i_35_n_0\,
      S(0) => \icmp_ln38_reg_414[0]_i_36_n_0\
    );
\lfsr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dividend0_reg[30]_0\(31),
      I1 => \dividend0_reg[30]_0\(1),
      I2 => \dividend0_reg[30]_0\(0),
      I3 => \dividend0_reg[30]_0\(21),
      O => \^d\(0)
    );
radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq
     port map (
      E(0) => start0,
      Q(31) => \dividend0_reg_n_0_[31]\,
      Q(30) => \dividend0_reg_n_0_[30]\,
      Q(29) => \dividend0_reg_n_0_[29]\,
      Q(28) => \dividend0_reg_n_0_[28]\,
      Q(27) => \dividend0_reg_n_0_[27]\,
      Q(26) => \dividend0_reg_n_0_[26]\,
      Q(25) => \dividend0_reg_n_0_[25]\,
      Q(24) => \dividend0_reg_n_0_[24]\,
      Q(23) => \dividend0_reg_n_0_[23]\,
      Q(22) => \dividend0_reg_n_0_[22]\,
      Q(21) => \dividend0_reg_n_0_[21]\,
      Q(20) => \dividend0_reg_n_0_[20]\,
      Q(19) => \dividend0_reg_n_0_[19]\,
      Q(18) => \dividend0_reg_n_0_[18]\,
      Q(17) => \dividend0_reg_n_0_[17]\,
      Q(16) => \dividend0_reg_n_0_[16]\,
      Q(15) => \dividend0_reg_n_0_[15]\,
      Q(14) => \dividend0_reg_n_0_[14]\,
      Q(13) => \dividend0_reg_n_0_[13]\,
      Q(12) => \dividend0_reg_n_0_[12]\,
      Q(11) => \dividend0_reg_n_0_[11]\,
      Q(10) => \dividend0_reg_n_0_[10]\,
      Q(9) => \dividend0_reg_n_0_[9]\,
      Q(8) => \dividend0_reg_n_0_[8]\,
      Q(7) => \dividend0_reg_n_0_[7]\,
      Q(6) => \dividend0_reg_n_0_[6]\,
      Q(5) => \dividend0_reg_n_0_[5]\,
      Q(4) => \dividend0_reg_n_0_[4]\,
      Q(3) => \dividend0_reg_n_0_[3]\,
      Q(2) => \dividend0_reg_n_0_[2]\,
      Q(1) => \dividend0_reg_n_0_[1]\,
      Q(0) => \dividend0_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \r_stage_reg[32]_0\(0) => done0,
      r_stage_reg_r_29_0 => r_stage_reg_r_29,
      \remd_tmp_reg[31]_0\(31) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_2,
      \remd_tmp_reg[31]_0\(30) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_3,
      \remd_tmp_reg[31]_0\(29) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_4,
      \remd_tmp_reg[31]_0\(28) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_5,
      \remd_tmp_reg[31]_0\(27) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_6,
      \remd_tmp_reg[31]_0\(26) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_7,
      \remd_tmp_reg[31]_0\(25) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_8,
      \remd_tmp_reg[31]_0\(24) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_9,
      \remd_tmp_reg[31]_0\(23) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_10,
      \remd_tmp_reg[31]_0\(22) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_11,
      \remd_tmp_reg[31]_0\(21) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_12,
      \remd_tmp_reg[31]_0\(20) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_13,
      \remd_tmp_reg[31]_0\(19) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_14,
      \remd_tmp_reg[31]_0\(18) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_15,
      \remd_tmp_reg[31]_0\(17) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_16,
      \remd_tmp_reg[31]_0\(16) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_17,
      \remd_tmp_reg[31]_0\(15) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_18,
      \remd_tmp_reg[31]_0\(14) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_19,
      \remd_tmp_reg[31]_0\(13) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_20,
      \remd_tmp_reg[31]_0\(12) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_21,
      \remd_tmp_reg[31]_0\(11) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_22,
      \remd_tmp_reg[31]_0\(10) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_23,
      \remd_tmp_reg[31]_0\(9) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_24,
      \remd_tmp_reg[31]_0\(8) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_25,
      \remd_tmp_reg[31]_0\(7) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_26,
      \remd_tmp_reg[31]_0\(6) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_27,
      \remd_tmp_reg[31]_0\(5) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_28,
      \remd_tmp_reg[31]_0\(4) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_29,
      \remd_tmp_reg[31]_0\(3) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_30,
      \remd_tmp_reg[31]_0\(2) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_31,
      \remd_tmp_reg[31]_0\(1) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_32,
      \remd_tmp_reg[31]_0\(0) => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_33
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_33,
      Q => remd(0),
      R => '0'
    );
\remd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_23,
      Q => remd(10),
      R => '0'
    );
\remd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_22,
      Q => remd(11),
      R => '0'
    );
\remd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_21,
      Q => remd(12),
      R => '0'
    );
\remd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_20,
      Q => remd(13),
      R => '0'
    );
\remd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_19,
      Q => remd(14),
      R => '0'
    );
\remd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_18,
      Q => remd(15),
      R => '0'
    );
\remd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_17,
      Q => remd(16),
      R => '0'
    );
\remd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_16,
      Q => remd(17),
      R => '0'
    );
\remd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_15,
      Q => remd(18),
      R => '0'
    );
\remd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_14,
      Q => remd(19),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_32,
      Q => remd(1),
      R => '0'
    );
\remd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_13,
      Q => remd(20),
      R => '0'
    );
\remd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_12,
      Q => remd(21),
      R => '0'
    );
\remd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_11,
      Q => remd(22),
      R => '0'
    );
\remd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_10,
      Q => remd(23),
      R => '0'
    );
\remd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_9,
      Q => remd(24),
      R => '0'
    );
\remd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_8,
      Q => remd(25),
      R => '0'
    );
\remd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_7,
      Q => remd(26),
      R => '0'
    );
\remd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_6,
      Q => remd(27),
      R => '0'
    );
\remd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_5,
      Q => remd(28),
      R => '0'
    );
\remd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_4,
      Q => remd(29),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_31,
      Q => remd(2),
      R => '0'
    );
\remd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_3,
      Q => remd(30),
      R => '0'
    );
\remd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_2,
      Q => remd(31),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_30,
      Q => remd(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_29,
      Q => remd(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_28,
      Q => remd(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_27,
      Q => remd(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_26,
      Q => remd(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_25,
      Q => remd(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => radiation_injector_urem_32ns_11ns_32_36_seq_1_divseq_u_n_24,
      Q => remd(9),
      R => '0'
    );
start0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \^co\(0),
      O => grp_fu_311_ap_start
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1 is
  port (
    add_ln44_fu_338_p2 : out STD_LOGIC_VECTOR ( 61 downto 0 );
    grp_fu_311_ap_start : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \r_stage_reg[32]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \divisor0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_reg_428_reg[61]\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1 is
  signal \dividend0_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_0_[9]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[20]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[21]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[22]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[23]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[24]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[25]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[26]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[27]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[28]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[29]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[30]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[31]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_0_[9]\ : STD_LOGIC;
  signal \gmem_addr_reg_428[10]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[10]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[10]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[10]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[14]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[14]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[14]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[14]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[18]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[18]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[18]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[18]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[22]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[22]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[22]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[22]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[26]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[26]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[26]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[26]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[2]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[2]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[30]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[30]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[30]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[30]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[34]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[6]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[6]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[6]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428[6]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_428_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal grp_fu_311_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_1 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_10 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_11 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_12 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_13 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_14 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_15 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_16 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_17 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_18 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_19 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_2 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_20 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_21 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_22 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_23 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_24 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_25 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_26 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_27 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_28 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_29 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_3 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_30 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_31 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_32 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_4 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_5 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_6 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_7 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_8 : STD_LOGIC;
  signal radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_9 : STD_LOGIC;
  signal start0_reg_n_0 : STD_LOGIC;
  signal zext_ln44_fu_334_p1 : STD_LOGIC_VECTOR ( 33 downto 2 );
  signal \NLW_gmem_addr_reg_428_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_428_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_428_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_428_reg[6]_i_1\ : label is 35;
begin
\dividend0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \dividend0_reg[31]_0\(0),
      O => grp_fu_311_p0(0)
    );
\dividend0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \dividend0_reg[31]_0\(10),
      O => grp_fu_311_p0(10)
    );
\dividend0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \dividend0_reg[31]_0\(11),
      O => grp_fu_311_p0(11)
    );
\dividend0[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \dividend0_reg[31]_0\(12),
      O => grp_fu_311_p0(12)
    );
\dividend0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \dividend0_reg[31]_0\(13),
      O => grp_fu_311_p0(13)
    );
\dividend0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \dividend0_reg[31]_0\(14),
      O => grp_fu_311_p0(14)
    );
\dividend0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \dividend0_reg[31]_0\(15),
      O => grp_fu_311_p0(15)
    );
\dividend0[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \dividend0_reg[31]_0\(16),
      O => grp_fu_311_p0(16)
    );
\dividend0[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \dividend0_reg[31]_0\(17),
      O => grp_fu_311_p0(17)
    );
\dividend0[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \dividend0_reg[31]_0\(18),
      O => grp_fu_311_p0(18)
    );
\dividend0[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \dividend0_reg[31]_0\(19),
      O => grp_fu_311_p0(19)
    );
\dividend0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \dividend0_reg[31]_0\(1),
      O => grp_fu_311_p0(1)
    );
\dividend0[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \dividend0_reg[31]_0\(20),
      O => grp_fu_311_p0(20)
    );
\dividend0[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \dividend0_reg[31]_0\(21),
      O => grp_fu_311_p0(21)
    );
\dividend0[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \dividend0_reg[31]_0\(22),
      O => grp_fu_311_p0(22)
    );
\dividend0[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \dividend0_reg[31]_0\(23),
      O => grp_fu_311_p0(23)
    );
\dividend0[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => \dividend0_reg[31]_0\(24),
      O => grp_fu_311_p0(24)
    );
\dividend0[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(25),
      I1 => \dividend0_reg[31]_0\(25),
      O => grp_fu_311_p0(25)
    );
\dividend0[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(26),
      I1 => \dividend0_reg[31]_0\(26),
      O => grp_fu_311_p0(26)
    );
\dividend0[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(27),
      I1 => \dividend0_reg[31]_0\(27),
      O => grp_fu_311_p0(27)
    );
\dividend0[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(28),
      I1 => \dividend0_reg[31]_0\(28),
      O => grp_fu_311_p0(28)
    );
\dividend0[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(29),
      I1 => \dividend0_reg[31]_0\(29),
      O => grp_fu_311_p0(29)
    );
\dividend0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \dividend0_reg[31]_0\(2),
      O => grp_fu_311_p0(2)
    );
\dividend0[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(30),
      I1 => \dividend0_reg[31]_0\(30),
      O => grp_fu_311_p0(30)
    );
\dividend0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \dividend0_reg[31]_0\(31),
      O => grp_fu_311_p0(31)
    );
\dividend0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \dividend0_reg[31]_0\(3),
      O => grp_fu_311_p0(3)
    );
\dividend0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \dividend0_reg[31]_0\(4),
      O => grp_fu_311_p0(4)
    );
\dividend0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \dividend0_reg[31]_0\(5),
      O => grp_fu_311_p0(5)
    );
\dividend0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \dividend0_reg[31]_0\(6),
      O => grp_fu_311_p0(6)
    );
\dividend0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \dividend0_reg[31]_0\(7),
      O => grp_fu_311_p0(7)
    );
\dividend0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \dividend0_reg[31]_0\(8),
      O => grp_fu_311_p0(8)
    );
\dividend0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \dividend0_reg[31]_0\(9),
      O => grp_fu_311_p0(9)
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(0),
      Q => \dividend0_reg_n_0_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(10),
      Q => \dividend0_reg_n_0_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(11),
      Q => \dividend0_reg_n_0_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(12),
      Q => \dividend0_reg_n_0_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(13),
      Q => \dividend0_reg_n_0_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(14),
      Q => \dividend0_reg_n_0_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(15),
      Q => \dividend0_reg_n_0_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(16),
      Q => \dividend0_reg_n_0_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(17),
      Q => \dividend0_reg_n_0_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(18),
      Q => \dividend0_reg_n_0_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(19),
      Q => \dividend0_reg_n_0_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(1),
      Q => \dividend0_reg_n_0_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(20),
      Q => \dividend0_reg_n_0_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(21),
      Q => \dividend0_reg_n_0_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(22),
      Q => \dividend0_reg_n_0_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(23),
      Q => \dividend0_reg_n_0_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(24),
      Q => \dividend0_reg_n_0_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(25),
      Q => \dividend0_reg_n_0_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(26),
      Q => \dividend0_reg_n_0_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(27),
      Q => \dividend0_reg_n_0_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(28),
      Q => \dividend0_reg_n_0_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(29),
      Q => \dividend0_reg_n_0_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(2),
      Q => \dividend0_reg_n_0_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(30),
      Q => \dividend0_reg_n_0_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(31),
      Q => \dividend0_reg_n_0_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(3),
      Q => \dividend0_reg_n_0_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(4),
      Q => \dividend0_reg_n_0_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(5),
      Q => \dividend0_reg_n_0_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(6),
      Q => \dividend0_reg_n_0_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(7),
      Q => \dividend0_reg_n_0_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(8),
      Q => \dividend0_reg_n_0_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_p0(9),
      Q => \dividend0_reg_n_0_[9]\,
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(0),
      Q => \divisor0_reg_n_0_[0]\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(10),
      Q => \divisor0_reg_n_0_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(11),
      Q => \divisor0_reg_n_0_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(12),
      Q => \divisor0_reg_n_0_[12]\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(13),
      Q => \divisor0_reg_n_0_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(14),
      Q => \divisor0_reg_n_0_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(15),
      Q => \divisor0_reg_n_0_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(16),
      Q => \divisor0_reg_n_0_[16]\,
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(17),
      Q => \divisor0_reg_n_0_[17]\,
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(18),
      Q => \divisor0_reg_n_0_[18]\,
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(19),
      Q => \divisor0_reg_n_0_[19]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(1),
      Q => \divisor0_reg_n_0_[1]\,
      R => '0'
    );
\divisor0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(20),
      Q => \divisor0_reg_n_0_[20]\,
      R => '0'
    );
\divisor0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(21),
      Q => \divisor0_reg_n_0_[21]\,
      R => '0'
    );
\divisor0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(22),
      Q => \divisor0_reg_n_0_[22]\,
      R => '0'
    );
\divisor0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(23),
      Q => \divisor0_reg_n_0_[23]\,
      R => '0'
    );
\divisor0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(24),
      Q => \divisor0_reg_n_0_[24]\,
      R => '0'
    );
\divisor0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(25),
      Q => \divisor0_reg_n_0_[25]\,
      R => '0'
    );
\divisor0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(26),
      Q => \divisor0_reg_n_0_[26]\,
      R => '0'
    );
\divisor0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(27),
      Q => \divisor0_reg_n_0_[27]\,
      R => '0'
    );
\divisor0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(28),
      Q => \divisor0_reg_n_0_[28]\,
      R => '0'
    );
\divisor0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(29),
      Q => \divisor0_reg_n_0_[29]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(2),
      Q => \divisor0_reg_n_0_[2]\,
      R => '0'
    );
\divisor0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(30),
      Q => \divisor0_reg_n_0_[30]\,
      R => '0'
    );
\divisor0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(31),
      Q => \divisor0_reg_n_0_[31]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(3),
      Q => \divisor0_reg_n_0_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(4),
      Q => \divisor0_reg_n_0_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(5),
      Q => \divisor0_reg_n_0_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(6),
      Q => \divisor0_reg_n_0_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(7),
      Q => \divisor0_reg_n_0_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(8),
      Q => \divisor0_reg_n_0_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \divisor0_reg[31]_0\(9),
      Q => \divisor0_reg_n_0_[9]\,
      R => '0'
    );
\gmem_addr_reg_428[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(12),
      I1 => \gmem_addr_reg_428_reg[61]\(11),
      O => \gmem_addr_reg_428[10]_i_2_n_0\
    );
\gmem_addr_reg_428[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(11),
      I1 => \gmem_addr_reg_428_reg[61]\(10),
      O => \gmem_addr_reg_428[10]_i_3_n_0\
    );
\gmem_addr_reg_428[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(10),
      I1 => \gmem_addr_reg_428_reg[61]\(9),
      O => \gmem_addr_reg_428[10]_i_4_n_0\
    );
\gmem_addr_reg_428[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(9),
      I1 => \gmem_addr_reg_428_reg[61]\(8),
      O => \gmem_addr_reg_428[10]_i_5_n_0\
    );
\gmem_addr_reg_428[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(16),
      I1 => \gmem_addr_reg_428_reg[61]\(15),
      O => \gmem_addr_reg_428[14]_i_2_n_0\
    );
\gmem_addr_reg_428[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(15),
      I1 => \gmem_addr_reg_428_reg[61]\(14),
      O => \gmem_addr_reg_428[14]_i_3_n_0\
    );
\gmem_addr_reg_428[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(14),
      I1 => \gmem_addr_reg_428_reg[61]\(13),
      O => \gmem_addr_reg_428[14]_i_4_n_0\
    );
\gmem_addr_reg_428[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(13),
      I1 => \gmem_addr_reg_428_reg[61]\(12),
      O => \gmem_addr_reg_428[14]_i_5_n_0\
    );
\gmem_addr_reg_428[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(20),
      I1 => \gmem_addr_reg_428_reg[61]\(19),
      O => \gmem_addr_reg_428[18]_i_2_n_0\
    );
\gmem_addr_reg_428[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(19),
      I1 => \gmem_addr_reg_428_reg[61]\(18),
      O => \gmem_addr_reg_428[18]_i_3_n_0\
    );
\gmem_addr_reg_428[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(18),
      I1 => \gmem_addr_reg_428_reg[61]\(17),
      O => \gmem_addr_reg_428[18]_i_4_n_0\
    );
\gmem_addr_reg_428[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(17),
      I1 => \gmem_addr_reg_428_reg[61]\(16),
      O => \gmem_addr_reg_428[18]_i_5_n_0\
    );
\gmem_addr_reg_428[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(24),
      I1 => \gmem_addr_reg_428_reg[61]\(23),
      O => \gmem_addr_reg_428[22]_i_2_n_0\
    );
\gmem_addr_reg_428[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(23),
      I1 => \gmem_addr_reg_428_reg[61]\(22),
      O => \gmem_addr_reg_428[22]_i_3_n_0\
    );
\gmem_addr_reg_428[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(22),
      I1 => \gmem_addr_reg_428_reg[61]\(21),
      O => \gmem_addr_reg_428[22]_i_4_n_0\
    );
\gmem_addr_reg_428[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(21),
      I1 => \gmem_addr_reg_428_reg[61]\(20),
      O => \gmem_addr_reg_428[22]_i_5_n_0\
    );
\gmem_addr_reg_428[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(28),
      I1 => \gmem_addr_reg_428_reg[61]\(27),
      O => \gmem_addr_reg_428[26]_i_2_n_0\
    );
\gmem_addr_reg_428[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(27),
      I1 => \gmem_addr_reg_428_reg[61]\(26),
      O => \gmem_addr_reg_428[26]_i_3_n_0\
    );
\gmem_addr_reg_428[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(26),
      I1 => \gmem_addr_reg_428_reg[61]\(25),
      O => \gmem_addr_reg_428[26]_i_4_n_0\
    );
\gmem_addr_reg_428[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(25),
      I1 => \gmem_addr_reg_428_reg[61]\(24),
      O => \gmem_addr_reg_428[26]_i_5_n_0\
    );
\gmem_addr_reg_428[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(4),
      I1 => \gmem_addr_reg_428_reg[61]\(3),
      O => \gmem_addr_reg_428[2]_i_2_n_0\
    );
\gmem_addr_reg_428[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(3),
      I1 => \gmem_addr_reg_428_reg[61]\(2),
      O => \gmem_addr_reg_428[2]_i_3_n_0\
    );
\gmem_addr_reg_428[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(2),
      I1 => \gmem_addr_reg_428_reg[61]\(1),
      O => \gmem_addr_reg_428[2]_i_4_n_0\
    );
\gmem_addr_reg_428[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(32),
      I1 => \gmem_addr_reg_428_reg[61]\(31),
      O => \gmem_addr_reg_428[30]_i_2_n_0\
    );
\gmem_addr_reg_428[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(31),
      I1 => \gmem_addr_reg_428_reg[61]\(30),
      O => \gmem_addr_reg_428[30]_i_3_n_0\
    );
\gmem_addr_reg_428[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(30),
      I1 => \gmem_addr_reg_428_reg[61]\(29),
      O => \gmem_addr_reg_428[30]_i_4_n_0\
    );
\gmem_addr_reg_428[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(29),
      I1 => \gmem_addr_reg_428_reg[61]\(28),
      O => \gmem_addr_reg_428[30]_i_5_n_0\
    );
\gmem_addr_reg_428[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(33),
      I1 => \gmem_addr_reg_428_reg[61]\(32),
      O => \gmem_addr_reg_428[34]_i_2_n_0\
    );
\gmem_addr_reg_428[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(8),
      I1 => \gmem_addr_reg_428_reg[61]\(7),
      O => \gmem_addr_reg_428[6]_i_2_n_0\
    );
\gmem_addr_reg_428[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(7),
      I1 => \gmem_addr_reg_428_reg[61]\(6),
      O => \gmem_addr_reg_428[6]_i_3_n_0\
    );
\gmem_addr_reg_428[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(6),
      I1 => \gmem_addr_reg_428_reg[61]\(5),
      O => \gmem_addr_reg_428[6]_i_4_n_0\
    );
\gmem_addr_reg_428[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln44_fu_334_p1(5),
      I1 => \gmem_addr_reg_428_reg[61]\(4),
      O => \gmem_addr_reg_428[6]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[6]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[10]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[10]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[10]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(12 downto 9),
      O(3 downto 0) => add_ln44_fu_338_p2(10 downto 7),
      S(3) => \gmem_addr_reg_428[10]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[10]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[10]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[10]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[10]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[14]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[14]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[14]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(16 downto 13),
      O(3 downto 0) => add_ln44_fu_338_p2(14 downto 11),
      S(3) => \gmem_addr_reg_428[14]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[14]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[14]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[14]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[14]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[18]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[18]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[18]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(20 downto 17),
      O(3 downto 0) => add_ln44_fu_338_p2(18 downto 15),
      S(3) => \gmem_addr_reg_428[18]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[18]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[18]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[18]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[18]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[22]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[22]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[22]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(24 downto 21),
      O(3 downto 0) => add_ln44_fu_338_p2(22 downto 19),
      S(3) => \gmem_addr_reg_428[22]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[22]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[22]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[22]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[22]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[26]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[26]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[26]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(28 downto 25),
      O(3 downto 0) => add_ln44_fu_338_p2(26 downto 23),
      S(3) => \gmem_addr_reg_428[26]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[26]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[26]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[26]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_428_reg[2]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[2]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[2]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => zext_ln44_fu_334_p1(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => add_ln44_fu_338_p2(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_428_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_428[2]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[2]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[2]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428_reg[61]\(0)
    );
\gmem_addr_reg_428_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[26]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[30]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[30]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[30]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(32 downto 29),
      O(3 downto 0) => add_ln44_fu_338_p2(30 downto 27),
      S(3) => \gmem_addr_reg_428[30]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[30]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[30]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[30]_i_5_n_0\
    );
\gmem_addr_reg_428_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[30]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[34]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[34]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[34]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln44_fu_334_p1(33),
      O(3 downto 0) => add_ln44_fu_338_p2(34 downto 31),
      S(3 downto 1) => \gmem_addr_reg_428_reg[61]\(35 downto 33),
      S(0) => \gmem_addr_reg_428[34]_i_2_n_0\
    );
\gmem_addr_reg_428_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[34]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[38]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[38]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[38]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln44_fu_338_p2(38 downto 35),
      S(3 downto 0) => \gmem_addr_reg_428_reg[61]\(39 downto 36)
    );
\gmem_addr_reg_428_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[38]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[42]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[42]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[42]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln44_fu_338_p2(42 downto 39),
      S(3 downto 0) => \gmem_addr_reg_428_reg[61]\(43 downto 40)
    );
\gmem_addr_reg_428_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[42]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[46]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[46]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[46]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln44_fu_338_p2(46 downto 43),
      S(3 downto 0) => \gmem_addr_reg_428_reg[61]\(47 downto 44)
    );
\gmem_addr_reg_428_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[46]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[50]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[50]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[50]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln44_fu_338_p2(50 downto 47),
      S(3 downto 0) => \gmem_addr_reg_428_reg[61]\(51 downto 48)
    );
\gmem_addr_reg_428_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[50]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[54]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[54]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[54]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln44_fu_338_p2(54 downto 51),
      S(3 downto 0) => \gmem_addr_reg_428_reg[61]\(55 downto 52)
    );
\gmem_addr_reg_428_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[54]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[58]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[58]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[58]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln44_fu_338_p2(58 downto 55),
      S(3 downto 0) => \gmem_addr_reg_428_reg[61]\(59 downto 56)
    );
\gmem_addr_reg_428_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[58]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_428_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_428_reg[61]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_428_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln44_fu_338_p2(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => \gmem_addr_reg_428_reg[61]\(62 downto 60)
    );
\gmem_addr_reg_428_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_428_reg[2]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_428_reg[6]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_428_reg[6]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_428_reg[6]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_428_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln44_fu_334_p1(8 downto 5),
      O(3 downto 0) => add_ln44_fu_338_p2(6 downto 3),
      S(3) => \gmem_addr_reg_428[6]_i_2_n_0\,
      S(2) => \gmem_addr_reg_428[6]_i_3_n_0\,
      S(1) => \gmem_addr_reg_428[6]_i_4_n_0\,
      S(0) => \gmem_addr_reg_428[6]_i_5_n_0\
    );
radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq
     port map (
      E(0) => start0_reg_n_0,
      Q(31) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_1,
      Q(30) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_2,
      Q(29) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_3,
      Q(28) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_4,
      Q(27) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_5,
      Q(26) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_6,
      Q(25) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_7,
      Q(24) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_8,
      Q(23) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_9,
      Q(22) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_10,
      Q(21) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_11,
      Q(20) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_12,
      Q(19) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_13,
      Q(18) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_14,
      Q(17) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_15,
      Q(16) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_16,
      Q(15) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_17,
      Q(14) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_18,
      Q(13) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_19,
      Q(12) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_20,
      Q(11) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_21,
      Q(10) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_22,
      Q(9) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_23,
      Q(8) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_24,
      Q(7) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_25,
      Q(6) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_26,
      Q(5) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_27,
      Q(4) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_28,
      Q(3) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_29,
      Q(2) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_30,
      Q(1) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_31,
      Q(0) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_32,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dividend0_reg[31]_0\(31) => \dividend0_reg_n_0_[31]\,
      \dividend0_reg[31]_0\(30) => \dividend0_reg_n_0_[30]\,
      \dividend0_reg[31]_0\(29) => \dividend0_reg_n_0_[29]\,
      \dividend0_reg[31]_0\(28) => \dividend0_reg_n_0_[28]\,
      \dividend0_reg[31]_0\(27) => \dividend0_reg_n_0_[27]\,
      \dividend0_reg[31]_0\(26) => \dividend0_reg_n_0_[26]\,
      \dividend0_reg[31]_0\(25) => \dividend0_reg_n_0_[25]\,
      \dividend0_reg[31]_0\(24) => \dividend0_reg_n_0_[24]\,
      \dividend0_reg[31]_0\(23) => \dividend0_reg_n_0_[23]\,
      \dividend0_reg[31]_0\(22) => \dividend0_reg_n_0_[22]\,
      \dividend0_reg[31]_0\(21) => \dividend0_reg_n_0_[21]\,
      \dividend0_reg[31]_0\(20) => \dividend0_reg_n_0_[20]\,
      \dividend0_reg[31]_0\(19) => \dividend0_reg_n_0_[19]\,
      \dividend0_reg[31]_0\(18) => \dividend0_reg_n_0_[18]\,
      \dividend0_reg[31]_0\(17) => \dividend0_reg_n_0_[17]\,
      \dividend0_reg[31]_0\(16) => \dividend0_reg_n_0_[16]\,
      \dividend0_reg[31]_0\(15) => \dividend0_reg_n_0_[15]\,
      \dividend0_reg[31]_0\(14) => \dividend0_reg_n_0_[14]\,
      \dividend0_reg[31]_0\(13) => \dividend0_reg_n_0_[13]\,
      \dividend0_reg[31]_0\(12) => \dividend0_reg_n_0_[12]\,
      \dividend0_reg[31]_0\(11) => \dividend0_reg_n_0_[11]\,
      \dividend0_reg[31]_0\(10) => \dividend0_reg_n_0_[10]\,
      \dividend0_reg[31]_0\(9) => \dividend0_reg_n_0_[9]\,
      \dividend0_reg[31]_0\(8) => \dividend0_reg_n_0_[8]\,
      \dividend0_reg[31]_0\(7) => \dividend0_reg_n_0_[7]\,
      \dividend0_reg[31]_0\(6) => \dividend0_reg_n_0_[6]\,
      \dividend0_reg[31]_0\(5) => \dividend0_reg_n_0_[5]\,
      \dividend0_reg[31]_0\(4) => \dividend0_reg_n_0_[4]\,
      \dividend0_reg[31]_0\(3) => \dividend0_reg_n_0_[3]\,
      \dividend0_reg[31]_0\(2) => \dividend0_reg_n_0_[2]\,
      \dividend0_reg[31]_0\(1) => \dividend0_reg_n_0_[1]\,
      \dividend0_reg[31]_0\(0) => \dividend0_reg_n_0_[0]\,
      \divisor0_reg[31]_0\(31) => \divisor0_reg_n_0_[31]\,
      \divisor0_reg[31]_0\(30) => \divisor0_reg_n_0_[30]\,
      \divisor0_reg[31]_0\(29) => \divisor0_reg_n_0_[29]\,
      \divisor0_reg[31]_0\(28) => \divisor0_reg_n_0_[28]\,
      \divisor0_reg[31]_0\(27) => \divisor0_reg_n_0_[27]\,
      \divisor0_reg[31]_0\(26) => \divisor0_reg_n_0_[26]\,
      \divisor0_reg[31]_0\(25) => \divisor0_reg_n_0_[25]\,
      \divisor0_reg[31]_0\(24) => \divisor0_reg_n_0_[24]\,
      \divisor0_reg[31]_0\(23) => \divisor0_reg_n_0_[23]\,
      \divisor0_reg[31]_0\(22) => \divisor0_reg_n_0_[22]\,
      \divisor0_reg[31]_0\(21) => \divisor0_reg_n_0_[21]\,
      \divisor0_reg[31]_0\(20) => \divisor0_reg_n_0_[20]\,
      \divisor0_reg[31]_0\(19) => \divisor0_reg_n_0_[19]\,
      \divisor0_reg[31]_0\(18) => \divisor0_reg_n_0_[18]\,
      \divisor0_reg[31]_0\(17) => \divisor0_reg_n_0_[17]\,
      \divisor0_reg[31]_0\(16) => \divisor0_reg_n_0_[16]\,
      \divisor0_reg[31]_0\(15) => \divisor0_reg_n_0_[15]\,
      \divisor0_reg[31]_0\(14) => \divisor0_reg_n_0_[14]\,
      \divisor0_reg[31]_0\(13) => \divisor0_reg_n_0_[13]\,
      \divisor0_reg[31]_0\(12) => \divisor0_reg_n_0_[12]\,
      \divisor0_reg[31]_0\(11) => \divisor0_reg_n_0_[11]\,
      \divisor0_reg[31]_0\(10) => \divisor0_reg_n_0_[10]\,
      \divisor0_reg[31]_0\(9) => \divisor0_reg_n_0_[9]\,
      \divisor0_reg[31]_0\(8) => \divisor0_reg_n_0_[8]\,
      \divisor0_reg[31]_0\(7) => \divisor0_reg_n_0_[7]\,
      \divisor0_reg[31]_0\(6) => \divisor0_reg_n_0_[6]\,
      \divisor0_reg[31]_0\(5) => \divisor0_reg_n_0_[5]\,
      \divisor0_reg[31]_0\(4) => \divisor0_reg_n_0_[4]\,
      \divisor0_reg[31]_0\(3) => \divisor0_reg_n_0_[3]\,
      \divisor0_reg[31]_0\(2) => \divisor0_reg_n_0_[2]\,
      \divisor0_reg[31]_0\(1) => \divisor0_reg_n_0_[1]\,
      \divisor0_reg[31]_0\(0) => \divisor0_reg_n_0_[0]\,
      \r_stage_reg[32]_0\(0) => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      \r_stage_reg[32]_1\ => \r_stage_reg[32]\
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_32,
      Q => zext_ln44_fu_334_p1(2),
      R => '0'
    );
\remd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_22,
      Q => zext_ln44_fu_334_p1(12),
      R => '0'
    );
\remd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_21,
      Q => zext_ln44_fu_334_p1(13),
      R => '0'
    );
\remd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_20,
      Q => zext_ln44_fu_334_p1(14),
      R => '0'
    );
\remd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_19,
      Q => zext_ln44_fu_334_p1(15),
      R => '0'
    );
\remd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_18,
      Q => zext_ln44_fu_334_p1(16),
      R => '0'
    );
\remd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_17,
      Q => zext_ln44_fu_334_p1(17),
      R => '0'
    );
\remd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_16,
      Q => zext_ln44_fu_334_p1(18),
      R => '0'
    );
\remd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_15,
      Q => zext_ln44_fu_334_p1(19),
      R => '0'
    );
\remd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_14,
      Q => zext_ln44_fu_334_p1(20),
      R => '0'
    );
\remd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_13,
      Q => zext_ln44_fu_334_p1(21),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_31,
      Q => zext_ln44_fu_334_p1(3),
      R => '0'
    );
\remd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_12,
      Q => zext_ln44_fu_334_p1(22),
      R => '0'
    );
\remd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_11,
      Q => zext_ln44_fu_334_p1(23),
      R => '0'
    );
\remd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_10,
      Q => zext_ln44_fu_334_p1(24),
      R => '0'
    );
\remd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_9,
      Q => zext_ln44_fu_334_p1(25),
      R => '0'
    );
\remd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_8,
      Q => zext_ln44_fu_334_p1(26),
      R => '0'
    );
\remd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_7,
      Q => zext_ln44_fu_334_p1(27),
      R => '0'
    );
\remd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_6,
      Q => zext_ln44_fu_334_p1(28),
      R => '0'
    );
\remd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_5,
      Q => zext_ln44_fu_334_p1(29),
      R => '0'
    );
\remd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_4,
      Q => zext_ln44_fu_334_p1(30),
      R => '0'
    );
\remd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_3,
      Q => zext_ln44_fu_334_p1(31),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_30,
      Q => zext_ln44_fu_334_p1(4),
      R => '0'
    );
\remd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_2,
      Q => zext_ln44_fu_334_p1(32),
      R => '0'
    );
\remd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_1,
      Q => zext_ln44_fu_334_p1(33),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_29,
      Q => zext_ln44_fu_334_p1(5),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_28,
      Q => zext_ln44_fu_334_p1(6),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_27,
      Q => zext_ln44_fu_334_p1(7),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_26,
      Q => zext_ln44_fu_334_p1(8),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_25,
      Q => zext_ln44_fu_334_p1(9),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_24,
      Q => zext_ln44_fu_334_p1(10),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_0,
      D => radiation_injector_urem_32ns_32ns_32_36_seq_1_divseq_u_n_23,
      Q => zext_ln44_fu_334_p1(11),
      R => '0'
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_311_ap_start,
      Q => start0_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_info : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.burst_len_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_BURST_AWREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_len_reg[3]_0\(3 downto 0) => \could_multi_bursts.burst_len_reg[3]\(3 downto 0),
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[2]\(0) => \data_p2_reg[2]\(0),
      \in\(61 downto 0) => \in\(61 downto 0),
      local_BURST_AWREADY => local_BURST_AWREADY,
      local_CHN_AWVALID(0) => local_CHN_AWVALID(0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      push => push,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6 is
  port (
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \push__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_BURST_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_empty_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6 : entity is "radiation_injector_gmem_m_axi_burst_converter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6 is
begin
burst_sequential: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_sequential_7
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg\,
      \data_p2_reg[2]\(0) => \data_p2_reg[2]\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      full_n_reg(0) => full_n_reg(0),
      local_BURST_RREADY(0) => local_BURST_RREADY(0),
      local_CHN_ARVALID(0) => local_CHN_ARVALID(0),
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_empty_n(0) => ost_ctrl_empty_n(0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      push => push,
      \push__0\ => \push__0\,
      s_ready_t_reg => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_load is
  port (
    I_CH0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    push : out STD_LOGIC;
    gmem_0_RVALID : out STD_LOGIC;
    local_CHN_RREADY : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_ARVALID : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_BURST_RREADY : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_len_reg[11]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DIPADIP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    local_CHN_ARREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_load is
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_58 : STD_LOGIC;
  signal buff_rdata_n_59 : STD_LOGIC;
  signal buff_rdata_n_60 : STD_LOGIC;
  signal buff_rdata_n_61 : STD_LOGIC;
  signal buff_rdata_n_62 : STD_LOGIC;
  signal buff_rdata_n_63 : STD_LOGIC;
  signal buff_rdata_n_64 : STD_LOGIC;
  signal buff_rdata_n_65 : STD_LOGIC;
  signal buff_rdata_n_68 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal \^local_chn_arvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr113_out : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal num_data_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_rreq_pack : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \p_0_out__21_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out__21_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_0\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_1\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_2\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_3\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_4\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_5\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_6\ : STD_LOGIC;
  signal \p_0_out__21_carry_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal rreq_addr_byte : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \NLW_p_0_out__21_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_0_out__21_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__21_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out__21_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__21_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  local_CHN_ARVALID(0) <= \^local_chn_arvalid\(0);
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized4\
     port map (
      D(0) => D(2),
      DI(0) => mOutPtr113_out,
      DIPADIP(0) => DIPADIP(0),
      E(0) => push,
      I_CH0_RDATA(31 downto 0) => I_CH0_RDATA(31 downto 0),
      Q(32 downto 0) => Q(32 downto 0),
      S(3) => buff_rdata_n_36,
      S(2) => buff_rdata_n_37,
      S(1) => buff_rdata_n_38,
      S(0) => buff_rdata_n_39,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_vld_reg_0 => gmem_0_RVALID,
      full_n_reg_0 => local_CHN_RREADY(0),
      \mOutPtr_reg[6]_0\(6 downto 0) => mOutPtr_reg(6 downto 0),
      \mOutPtr_reg[7]_0\(3) => buff_rdata_n_58,
      \mOutPtr_reg[7]_0\(2) => buff_rdata_n_59,
      \mOutPtr_reg[7]_0\(1) => buff_rdata_n_60,
      \mOutPtr_reg[7]_0\(0) => buff_rdata_n_61,
      \mOutPtr_reg[8]_0\(7) => \p_0_out_carry__0_n_4\,
      \mOutPtr_reg[8]_0\(6) => \p_0_out_carry__0_n_5\,
      \mOutPtr_reg[8]_0\(5) => \p_0_out_carry__0_n_6\,
      \mOutPtr_reg[8]_0\(4) => \p_0_out_carry__0_n_7\,
      \mOutPtr_reg[8]_0\(3) => p_0_out_carry_n_4,
      \mOutPtr_reg[8]_0\(2) => p_0_out_carry_n_5,
      \mOutPtr_reg[8]_0\(1) => p_0_out_carry_n_6,
      \mOutPtr_reg[8]_0\(0) => p_0_out_carry_n_7,
      mem_reg(0) => mem_reg(0),
      \num_data_cnt_reg[3]_0\(3) => buff_rdata_n_47,
      \num_data_cnt_reg[3]_0\(2) => buff_rdata_n_48,
      \num_data_cnt_reg[3]_0\(1) => buff_rdata_n_49,
      \num_data_cnt_reg[3]_0\(0) => buff_rdata_n_50,
      \num_data_cnt_reg[6]_0\(6 downto 0) => num_data_cnt_reg(6 downto 0),
      \num_data_cnt_reg[7]_0\(3) => buff_rdata_n_62,
      \num_data_cnt_reg[7]_0\(2) => buff_rdata_n_63,
      \num_data_cnt_reg[7]_0\(1) => buff_rdata_n_64,
      \num_data_cnt_reg[7]_0\(0) => buff_rdata_n_65,
      \num_data_cnt_reg[8]_0\(7) => \p_0_out__21_carry__0_n_4\,
      \num_data_cnt_reg[8]_0\(6) => \p_0_out__21_carry__0_n_5\,
      \num_data_cnt_reg[8]_0\(5) => \p_0_out__21_carry__0_n_6\,
      \num_data_cnt_reg[8]_0\(4) => \p_0_out__21_carry__0_n_7\,
      \num_data_cnt_reg[8]_0\(3) => \p_0_out__21_carry_n_4\,
      \num_data_cnt_reg[8]_0\(2) => \p_0_out__21_carry_n_5\,
      \num_data_cnt_reg[8]_0\(1) => \p_0_out__21_carry_n_6\,
      \num_data_cnt_reg[8]_0\(0) => \p_0_out__21_carry_n_7\,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg(1 downto 0) => ready_for_outstanding_reg_0(3 downto 2),
      \state_reg[0]\(0) => buff_rdata_n_68
    );
\data_p2[75]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_chn_arvalid\(0),
      I1 => local_CHN_ARREADY(0),
      O => E(0)
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0_0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => next_rreq,
      Q(62) => out_rreq_pack(64),
      Q(61 downto 0) => rreq_addr_byte(63 downto 2),
      S(0) => fifo_rreq_n_3,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[64]\ => fifo_rreq_n_67,
      empty_n_reg_0(1 downto 0) => ready_for_outstanding_reg_0(1 downto 0),
      local_CHN_ARREADY(0) => local_CHN_ARREADY(0),
      tmp_valid_reg => \^local_chn_arvalid\(0)
    );
\p_0_out__21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out__21_carry_n_0\,
      CO(2) => \p_0_out__21_carry_n_1\,
      CO(1) => \p_0_out__21_carry_n_2\,
      CO(0) => \p_0_out__21_carry_n_3\,
      CYINIT => num_data_cnt_reg(0),
      DI(3 downto 1) => num_data_cnt_reg(3 downto 1),
      DI(0) => buff_rdata_n_68,
      O(3) => \p_0_out__21_carry_n_4\,
      O(2) => \p_0_out__21_carry_n_5\,
      O(1) => \p_0_out__21_carry_n_6\,
      O(0) => \p_0_out__21_carry_n_7\,
      S(3) => buff_rdata_n_47,
      S(2) => buff_rdata_n_48,
      S(1) => buff_rdata_n_49,
      S(0) => buff_rdata_n_50
    );
\p_0_out__21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out__21_carry_n_0\,
      CO(3) => \NLW_p_0_out__21_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out__21_carry__0_n_1\,
      CO(1) => \p_0_out__21_carry__0_n_2\,
      CO(0) => \p_0_out__21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => num_data_cnt_reg(6 downto 4),
      O(3) => \p_0_out__21_carry__0_n_4\,
      O(2) => \p_0_out__21_carry__0_n_5\,
      O(1) => \p_0_out__21_carry__0_n_6\,
      O(0) => \p_0_out__21_carry__0_n_7\,
      S(3) => buff_rdata_n_62,
      S(2) => buff_rdata_n_63,
      S(1) => buff_rdata_n_64,
      S(0) => buff_rdata_n_65
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => mOutPtr113_out,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_36,
      S(2) => buff_rdata_n_37,
      S(1) => buff_rdata_n_38,
      S(0) => buff_rdata_n_39
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mOutPtr_reg(6 downto 4),
      O(3) => \p_0_out_carry__0_n_4\,
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => buff_rdata_n_58,
      S(2) => buff_rdata_n_59,
      S(1) => buff_rdata_n_60,
      S(0) => buff_rdata_n_61
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => local_BURST_RREADY(0),
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(10),
      Q => \tmp_len_reg[11]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(11),
      Q => \tmp_len_reg[11]_0\(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(12),
      Q => \tmp_len_reg[11]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(13),
      Q => \tmp_len_reg[11]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(14),
      Q => \tmp_len_reg[11]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(15),
      Q => \tmp_len_reg[11]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(16),
      Q => \tmp_len_reg[11]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(17),
      Q => \tmp_len_reg[11]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(18),
      Q => \tmp_len_reg[11]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(19),
      Q => \tmp_len_reg[11]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(20),
      Q => \tmp_len_reg[11]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(21),
      Q => \tmp_len_reg[11]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(22),
      Q => \tmp_len_reg[11]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(23),
      Q => \tmp_len_reg[11]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(24),
      Q => \tmp_len_reg[11]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(25),
      Q => \tmp_len_reg[11]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(26),
      Q => \tmp_len_reg[11]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(27),
      Q => \tmp_len_reg[11]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(28),
      Q => \tmp_len_reg[11]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(29),
      Q => \tmp_len_reg[11]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(2),
      Q => \tmp_len_reg[11]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(30),
      Q => \tmp_len_reg[11]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(31),
      Q => \tmp_len_reg[11]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(32),
      Q => \tmp_len_reg[11]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(33),
      Q => \tmp_len_reg[11]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(34),
      Q => \tmp_len_reg[11]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(35),
      Q => \tmp_len_reg[11]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(36),
      Q => \tmp_len_reg[11]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(37),
      Q => \tmp_len_reg[11]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(38),
      Q => \tmp_len_reg[11]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(39),
      Q => \tmp_len_reg[11]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(3),
      Q => \tmp_len_reg[11]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(40),
      Q => \tmp_len_reg[11]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(41),
      Q => \tmp_len_reg[11]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(42),
      Q => \tmp_len_reg[11]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(43),
      Q => \tmp_len_reg[11]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(44),
      Q => \tmp_len_reg[11]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(45),
      Q => \tmp_len_reg[11]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(46),
      Q => \tmp_len_reg[11]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(47),
      Q => \tmp_len_reg[11]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(48),
      Q => \tmp_len_reg[11]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(49),
      Q => \tmp_len_reg[11]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(4),
      Q => \tmp_len_reg[11]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(50),
      Q => \tmp_len_reg[11]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(51),
      Q => \tmp_len_reg[11]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(52),
      Q => \tmp_len_reg[11]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(53),
      Q => \tmp_len_reg[11]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(54),
      Q => \tmp_len_reg[11]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(55),
      Q => \tmp_len_reg[11]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(56),
      Q => \tmp_len_reg[11]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(57),
      Q => \tmp_len_reg[11]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(58),
      Q => \tmp_len_reg[11]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(59),
      Q => \tmp_len_reg[11]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(5),
      Q => \tmp_len_reg[11]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(60),
      Q => \tmp_len_reg[11]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(61),
      Q => \tmp_len_reg[11]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(62),
      Q => \tmp_len_reg[11]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(63),
      Q => \tmp_len_reg[11]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(6),
      Q => \tmp_len_reg[11]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(7),
      Q => \tmp_len_reg[11]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(8),
      Q => \tmp_len_reg[11]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rreq_addr_byte(9),
      Q => \tmp_len_reg[11]_0\(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => out_rreq_pack(64),
      DI(0) => '0',
      O(3) => NLW_tmp_len0_carry_O_UNCONNECTED(3),
      O(2) => tmp_len0(11),
      O(1) => tmp_len0(2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => fifo_rreq_n_3,
      S(0) => '1'
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(11),
      Q => \tmp_len_reg[11]_0\(63),
      R => SR(0)
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(2),
      Q => \tmp_len_reg[11]_0\(62),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_67,
      Q => \^local_chn_arvalid\(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    local_CHN_WVALID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    local_CHN_AWVALID : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_BURST_WVALID : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \conservative_gen.local_BURST_WVALID_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \tmp_len_reg[11]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \conservative_gen.local_BURST_WLEN_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    icmp_ln38_reg_414 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 86 downto 0 );
    \ap_CS_fsm_reg[87]\ : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    local_BURST_AWVALID : in STD_LOGIC;
    local_BURST_WREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    ost_resp_info : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_valid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_store;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_store is
  signal buff_wdata_n_5 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal \conservative_gen.burst_valid\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \conservative_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_0\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_1\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_2\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry__0_n_3\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_0\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_1\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_2\ : STD_LOGIC;
  signal \conservative_gen.num_beat_pred_br10_carry_n_3\ : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wrsp_n_3 : STD_LOGIC;
  signal gmem_0_AWREADY : STD_LOGIC;
  signal gmem_0_WREADY : STD_LOGIC;
  signal \^local_chn_awvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^local_chn_burst_wvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal next_wreq : STD_LOGIC;
  signal \num_data_cnt1__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_3_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_3_out_carry__0_n_7\ : STD_LOGIC;
  signal p_3_out_carry_n_0 : STD_LOGIC;
  signal p_3_out_carry_n_1 : STD_LOGIC;
  signal p_3_out_carry_n_2 : STD_LOGIC;
  signal p_3_out_carry_n_3 : STD_LOGIC;
  signal p_3_out_carry_n_4 : STD_LOGIC;
  signal p_3_out_carry_n_5 : STD_LOGIC;
  signal p_3_out_carry_n_6 : STD_LOGIC;
  signal p_3_out_carry_n_7 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal wreq_addr_byte : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal wreq_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_valid : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal \^wrsp_type\ : STD_LOGIC;
  signal \NLW_p_3_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \conservative_gen.num_beat_pred_br10_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \conservative_gen.num_beat_pred_br10_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_3_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_3_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_3_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_3_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  dout_vld_reg <= \^dout_vld_reg\;
  local_CHN_AWVALID(0) <= \^local_chn_awvalid\(0);
  local_CHN_BURST_WVALID(0) <= \^local_chn_burst_wvalid\(0);
  ursp_ready <= \^ursp_ready\;
  wrsp_type <= \^wrsp_type\;
buff_wdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized1\
     port map (
      CO(0) => \conservative_gen.fifo_burst_n_10\,
      D(1 downto 0) => D(3 downto 2),
      DI(0) => buff_wdata_n_8,
      E(0) => buff_wdata_n_5,
      Q(1 downto 0) => Q(82 downto 81),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.burst_valid\ => \conservative_gen.burst_valid\,
      \conservative_gen.num_beat_cnt_reg[0]\ => \^local_chn_burst_wvalid\(0),
      \conservative_gen.num_beat_cnt_reg[3]\(0) => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      \dout_reg[31]\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[35]\(35 downto 0) => \dout_reg[35]\(35 downto 0),
      dout_vld_reg_0 => dout_vld_reg_0,
      empty_n_reg_0 => empty_n_reg,
      full_n_reg_0 => buff_wdata_n_7,
      gmem_0_AWREADY => gmem_0_AWREADY,
      gmem_0_WREADY => gmem_0_WREADY,
      local_BURST_WREADY(0) => local_BURST_WREADY(0),
      local_CHN_WVALID(0) => local_CHN_WVALID(0),
      p_4_in => p_4_in,
      pop => pop,
      push => push
    );
\conservative_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo
     port map (
      CO(0) => \conservative_gen.fifo_burst_n_10\,
      Q(7) => \conservative_gen.num_beat_cnt_reg_n_0_[7]\,
      Q(6) => \conservative_gen.num_beat_cnt_reg_n_0_[6]\,
      Q(5) => \conservative_gen.num_beat_cnt_reg_n_0_[5]\,
      Q(4) => \conservative_gen.num_beat_cnt_reg_n_0_[4]\,
      Q(3) => \conservative_gen.num_beat_cnt_reg_n_0_[3]\,
      Q(2) => \conservative_gen.num_beat_cnt_reg_n_0_[2]\,
      Q(1) => \conservative_gen.num_beat_cnt_reg_n_0_[1]\,
      Q(0) => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      S(3) => \conservative_gen.fifo_burst_n_1\,
      S(2) => \conservative_gen.fifo_burst_n_2\,
      S(1) => \conservative_gen.fifo_burst_n_3\,
      S(0) => \conservative_gen.fifo_burst_n_4\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \conservative_gen.burst_valid\ => \conservative_gen.burst_valid\,
      \conservative_gen.local_BURST_WVALID_reg\ => \conservative_gen.fifo_burst_n_29\,
      \conservative_gen.num_beat_cnt_reg[3]\(0) => Q(82),
      \conservative_gen.num_beat_cnt_reg[7]\(3) => \conservative_gen.fifo_burst_n_17\,
      \conservative_gen.num_beat_cnt_reg[7]\(2) => \conservative_gen.fifo_burst_n_18\,
      \conservative_gen.num_beat_cnt_reg[7]\(1) => \conservative_gen.fifo_burst_n_19\,
      \conservative_gen.num_beat_cnt_reg[7]\(0) => \conservative_gen.fifo_burst_n_20\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(3) => \conservative_gen.fifo_burst_n_21\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(2) => \conservative_gen.fifo_burst_n_22\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(1) => \conservative_gen.fifo_burst_n_23\,
      \conservative_gen.num_beat_cnt_reg[7]_0\(0) => \conservative_gen.fifo_burst_n_24\,
      \conservative_gen.num_beat_pred_br10__0\(7 downto 0) => \conservative_gen.num_beat_pred_br10__0\(7 downto 0),
      \dout_reg[0]\ => \^local_chn_burst_wvalid\(0),
      \dout_reg[0]_0\(0) => \conservative_gen.num_beat_pred_br10_carry__0_n_0\,
      \dout_reg[3]\(3) => \conservative_gen.fifo_burst_n_5\,
      \dout_reg[3]\(2) => \conservative_gen.fifo_burst_n_6\,
      \dout_reg[3]\(1) => \conservative_gen.fifo_burst_n_7\,
      \dout_reg[3]\(0) => \conservative_gen.fifo_burst_n_8\,
      \dout_reg[3]_0\(3) => \conservative_gen.fifo_burst_n_25\,
      \dout_reg[3]_0\(2) => \conservative_gen.fifo_burst_n_26\,
      \dout_reg[3]_0\(1) => \conservative_gen.fifo_burst_n_27\,
      \dout_reg[3]_0\(0) => \conservative_gen.fifo_burst_n_28\,
      gmem_0_WREADY => gmem_0_WREADY,
      \in\(3 downto 0) => \in\(3 downto 0),
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY(0) => local_BURST_WREADY(0),
      p_0_in(0) => p_0_in(1),
      p_1_in_0(5 downto 0) => p_1_in_0(6 downto 1),
      push => push
    );
\conservative_gen.local_BURST_WLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_8\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(0),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_7\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(1),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_6\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(2),
      R => SR(0)
    );
\conservative_gen.local_BURST_WLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in(1),
      D => \conservative_gen.fifo_burst_n_5\,
      Q => \conservative_gen.local_BURST_WLEN_reg[3]_0\(3),
      R => SR(0)
    );
\conservative_gen.local_BURST_WVALID_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \conservative_gen.fifo_burst_n_29\,
      Q => \^local_chn_burst_wvalid\(0),
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_7,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_6,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_5,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => p_3_out_carry_n_4,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_7\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_6\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_5\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[6]\,
      R => SR(0)
    );
\conservative_gen.num_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_5,
      D => \p_3_out_carry__0_n_4\,
      Q => \conservative_gen.num_beat_cnt_reg_n_0_[7]\,
      R => SR(0)
    );
\conservative_gen.num_beat_pred_br10_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \conservative_gen.num_beat_pred_br10_carry_n_0\,
      CO(2) => \conservative_gen.num_beat_pred_br10_carry_n_1\,
      CO(1) => \conservative_gen.num_beat_pred_br10_carry_n_2\,
      CO(0) => \conservative_gen.num_beat_pred_br10_carry_n_3\,
      CYINIT => '0',
      DI(3) => \conservative_gen.num_beat_cnt_reg_n_0_[3]\,
      DI(2) => \conservative_gen.num_beat_cnt_reg_n_0_[2]\,
      DI(1) => \conservative_gen.num_beat_cnt_reg_n_0_[1]\,
      DI(0) => \conservative_gen.num_beat_cnt_reg_n_0_[0]\,
      O(3 downto 0) => \conservative_gen.num_beat_pred_br10__0\(3 downto 0),
      S(3) => \conservative_gen.fifo_burst_n_1\,
      S(2) => \conservative_gen.fifo_burst_n_2\,
      S(1) => \conservative_gen.fifo_burst_n_3\,
      S(0) => \conservative_gen.fifo_burst_n_4\
    );
\conservative_gen.num_beat_pred_br10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \conservative_gen.num_beat_pred_br10_carry_n_0\,
      CO(3) => \conservative_gen.num_beat_pred_br10_carry__0_n_0\,
      CO(2) => \conservative_gen.num_beat_pred_br10_carry__0_n_1\,
      CO(1) => \conservative_gen.num_beat_pred_br10_carry__0_n_2\,
      CO(0) => \conservative_gen.num_beat_pred_br10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \conservative_gen.num_beat_cnt_reg_n_0_[7]\,
      DI(2) => \conservative_gen.num_beat_cnt_reg_n_0_[6]\,
      DI(1) => \conservative_gen.num_beat_cnt_reg_n_0_[5]\,
      DI(0) => \conservative_gen.num_beat_cnt_reg_n_0_[4]\,
      O(3 downto 0) => \conservative_gen.num_beat_pred_br10__0\(7 downto 4),
      S(3) => \conservative_gen.fifo_burst_n_17\,
      S(2) => \conservative_gen.fifo_burst_n_18\,
      S(1) => \conservative_gen.fifo_burst_n_19\,
      S(0) => \conservative_gen.fifo_burst_n_20\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_chn_burst_wvalid\(0),
      I1 => local_BURST_WREADY(0),
      O => \conservative_gen.local_BURST_WVALID_reg_0\(0)
    );
\data_p2[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^local_chn_awvalid\(0),
      I1 => local_CHN_AWREADY(0),
      O => E(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized0\
     port map (
      D(0) => D(1),
      Q(1 downto 0) => Q(81 downto 80),
      S(0) => fifo_wreq_n_4,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[64]\(62) => wreq_len(0),
      \dout_reg[64]\(61 downto 0) => wreq_addr_byte(63 downto 2),
      \dout_reg[64]_0\ => fifo_wreq_n_68,
      gmem_0_AWREADY => gmem_0_AWREADY,
      gmem_0_RVALID => gmem_0_RVALID,
      local_CHN_AWREADY(0) => local_CHN_AWREADY(0),
      next_wreq => next_wreq,
      tmp_valid_reg => \^local_chn_awvalid\(0),
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2\
     port map (
      E(0) => fifo_wrsp_n_3,
      Q(0) => Q(86),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]\ => \^wrsp_type\,
      \dout_reg[0]_0\(0) => wreq_len(0),
      dout_vld_reg_0 => \^ursp_ready\,
      dout_vld_reg_1(0) => dout_vld_reg_1(0),
      icmp_ln38_reg_414(0) => icmp_ln38_reg_414(0),
      local_CHN_AWREADY(0) => local_CHN_AWREADY(0),
      next_wreq => next_wreq,
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      \num_data_cnt_reg[0]_0\ => \^dout_vld_reg\,
      \num_data_cnt_reg[4]_0\ => \^local_chn_awvalid\(0),
      ost_resp_info(0) => ost_resp_info(0),
      \push__0\ => \push__0\,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
p_3_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_3_out_carry_n_0,
      CO(2) => p_3_out_carry_n_1,
      CO(1) => p_3_out_carry_n_2,
      CO(0) => p_3_out_carry_n_3,
      CYINIT => buff_wdata_n_7,
      DI(3 downto 1) => p_1_in_0(3 downto 1),
      DI(0) => buff_wdata_n_8,
      O(3) => p_3_out_carry_n_4,
      O(2) => p_3_out_carry_n_5,
      O(1) => p_3_out_carry_n_6,
      O(0) => p_3_out_carry_n_7,
      S(3) => \conservative_gen.fifo_burst_n_25\,
      S(2) => \conservative_gen.fifo_burst_n_26\,
      S(1) => \conservative_gen.fifo_burst_n_27\,
      S(0) => \conservative_gen.fifo_burst_n_28\
    );
\p_3_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_3_out_carry_n_0,
      CO(3) => \NLW_p_3_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_3_out_carry__0_n_1\,
      CO(1) => \p_3_out_carry__0_n_2\,
      CO(0) => \p_3_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in_0(6 downto 4),
      O(3) => \p_3_out_carry__0_n_4\,
      O(2) => \p_3_out_carry__0_n_5\,
      O(1) => \p_3_out_carry__0_n_6\,
      O(0) => \p_3_out_carry__0_n_7\,
      S(3) => \conservative_gen.fifo_burst_n_21\,
      S(2) => \conservative_gen.fifo_burst_n_22\,
      S(1) => \conservative_gen.fifo_burst_n_23\,
      S(0) => \conservative_gen.fifo_burst_n_24\
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(10),
      Q => \tmp_len_reg[11]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(11),
      Q => \tmp_len_reg[11]_0\(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(12),
      Q => \tmp_len_reg[11]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(13),
      Q => \tmp_len_reg[11]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(14),
      Q => \tmp_len_reg[11]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(15),
      Q => \tmp_len_reg[11]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(16),
      Q => \tmp_len_reg[11]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(17),
      Q => \tmp_len_reg[11]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(18),
      Q => \tmp_len_reg[11]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(19),
      Q => \tmp_len_reg[11]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(20),
      Q => \tmp_len_reg[11]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(21),
      Q => \tmp_len_reg[11]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(22),
      Q => \tmp_len_reg[11]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(23),
      Q => \tmp_len_reg[11]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(24),
      Q => \tmp_len_reg[11]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(25),
      Q => \tmp_len_reg[11]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(26),
      Q => \tmp_len_reg[11]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(27),
      Q => \tmp_len_reg[11]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(28),
      Q => \tmp_len_reg[11]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(29),
      Q => \tmp_len_reg[11]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(2),
      Q => \tmp_len_reg[11]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(30),
      Q => \tmp_len_reg[11]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(31),
      Q => \tmp_len_reg[11]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(32),
      Q => \tmp_len_reg[11]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(33),
      Q => \tmp_len_reg[11]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(34),
      Q => \tmp_len_reg[11]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(35),
      Q => \tmp_len_reg[11]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(36),
      Q => \tmp_len_reg[11]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(37),
      Q => \tmp_len_reg[11]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(38),
      Q => \tmp_len_reg[11]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(39),
      Q => \tmp_len_reg[11]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(3),
      Q => \tmp_len_reg[11]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(40),
      Q => \tmp_len_reg[11]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(41),
      Q => \tmp_len_reg[11]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(42),
      Q => \tmp_len_reg[11]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(43),
      Q => \tmp_len_reg[11]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(44),
      Q => \tmp_len_reg[11]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(45),
      Q => \tmp_len_reg[11]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(46),
      Q => \tmp_len_reg[11]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(47),
      Q => \tmp_len_reg[11]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(48),
      Q => \tmp_len_reg[11]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(49),
      Q => \tmp_len_reg[11]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(4),
      Q => \tmp_len_reg[11]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(50),
      Q => \tmp_len_reg[11]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(51),
      Q => \tmp_len_reg[11]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(52),
      Q => \tmp_len_reg[11]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(53),
      Q => \tmp_len_reg[11]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(54),
      Q => \tmp_len_reg[11]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(55),
      Q => \tmp_len_reg[11]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(56),
      Q => \tmp_len_reg[11]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(57),
      Q => \tmp_len_reg[11]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(58),
      Q => \tmp_len_reg[11]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(59),
      Q => \tmp_len_reg[11]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(5),
      Q => \tmp_len_reg[11]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(60),
      Q => \tmp_len_reg[11]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(61),
      Q => \tmp_len_reg[11]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(62),
      Q => \tmp_len_reg[11]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(63),
      Q => \tmp_len_reg[11]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(6),
      Q => \tmp_len_reg[11]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(7),
      Q => \tmp_len_reg[11]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(8),
      Q => \tmp_len_reg[11]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => wreq_addr_byte(9),
      Q => \tmp_len_reg[11]_0\(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => wreq_len(0),
      DI(0) => '0',
      O(3) => NLW_tmp_len0_carry_O_UNCONNECTED(3),
      O(2) => tmp_len0(11),
      O(1) => tmp_len0(2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => fifo_wreq_n_4,
      S(0) => '1'
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(11),
      Q => \tmp_len_reg[11]_0\(63),
      R => SR(0)
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(2),
      Q => \tmp_len_reg[11]_0\(62),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_68,
      Q => \^local_chn_awvalid\(0),
      R => SR(0)
    );
user_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized3\
     port map (
      D(1) => D(4),
      D(0) => D(0),
      E(0) => fifo_wrsp_n_3,
      Q(86 downto 0) => Q(86 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[87]\ => \ap_CS_fsm_reg[87]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_start => ap_start,
      dout_vld_reg_0 => \^dout_vld_reg\,
      full_n_reg_0 => \^ursp_ready\,
      icmp_ln38_reg_414(0) => icmp_ln38_reg_414(0),
      \num_data_cnt1__0\ => \num_data_cnt1__0\,
      ost_resp_info(0) => ost_resp_info(0),
      ost_resp_valid(0) => ost_resp_valid(0),
      p_1_in => p_1_in,
      \push__0\ => \push__0\,
      wrsp_type => \^wrsp_type\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_throttle is
  port (
    local_BURST_AWREADY : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    local_BUS_WVALID_reg_0 : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : in STD_LOGIC;
    local_CHN_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \local_BUS_WSTRB_reg[3]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_throttle is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_handling : STD_LOGIC;
  signal burst_handling0 : STD_LOGIC;
  signal burst_valid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_burst_gen[0].fifo_req_n_1\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_10\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_11\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_12\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_13\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_14\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_15\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_16\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_17\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_18\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_19\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_20\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_21\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_22\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_23\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_24\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_25\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_26\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_27\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_28\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_29\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_30\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_31\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_32\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_33\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_34\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_35\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_36\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_37\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_38\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_39\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_4\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_40\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_41\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_42\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_43\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_44\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_45\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_46\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_47\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_48\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_49\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_5\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_50\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_51\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_52\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_53\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_54\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_55\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_56\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_57\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_58\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_59\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_6\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_60\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_61\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_62\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_63\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_64\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_65\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_7\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_8\ : STD_LOGIC;
  signal \fifo_burst_gen[0].fifo_req_n_9\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal local_BURST_AWREADY_0 : STD_LOGIC;
  signal \local_BURST_AWVALID__1\ : STD_LOGIC;
  signal local_BURST_WVALID : STD_LOGIC;
  signal \^local_bus_wvalid_reg_0\ : STD_LOGIC;
  signal \^m_axi_gmem_wlast\ : STD_LOGIC;
  signal \num_beat_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal num_beat_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal pop_0 : STD_LOGIC;
  signal \ready_for_beat__0\ : STD_LOGIC;
  signal \ready_for_burst__0\ : STD_LOGIC;
  signal rs_burst_n_1 : STD_LOGIC;
  signal rs_burst_n_10 : STD_LOGIC;
  signal rs_burst_n_13 : STD_LOGIC;
  signal rs_burst_n_14 : STD_LOGIC;
  signal rs_burst_n_7 : STD_LOGIC;
  signal rs_burst_n_8 : STD_LOGIC;
  signal rs_burst_n_9 : STD_LOGIC;
  signal rs_req_n_1 : STD_LOGIC;
  signal rs_req_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \num_beat_cnt[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \num_beat_cnt[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \num_beat_cnt[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \num_beat_cnt[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \num_beat_cnt[6]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \num_beat_cnt[7]_i_3\ : label is "soft_lutpair200";
begin
  E(0) <= \^e\(0);
  local_BUS_WVALID_reg_0 <= \^local_bus_wvalid_reg_0\;
  m_axi_gmem_WLAST <= \^m_axi_gmem_wlast\;
burst_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => burst_handling0,
      Q => burst_handling,
      R => SR(0)
    );
\dout[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_gmem_WREADY,
      I1 => \^local_bus_wvalid_reg_0\,
      O => \ready_for_beat__0\
    );
\fifo_burst_gen[0].fifo_req\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized5\
     port map (
      E(0) => load_p2,
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      burst_handling => burst_handling,
      burst_valid(0) => burst_valid(0),
      \dout_reg[63]\(61) => \fifo_burst_gen[0].fifo_req_n_4\,
      \dout_reg[63]\(60) => \fifo_burst_gen[0].fifo_req_n_5\,
      \dout_reg[63]\(59) => \fifo_burst_gen[0].fifo_req_n_6\,
      \dout_reg[63]\(58) => \fifo_burst_gen[0].fifo_req_n_7\,
      \dout_reg[63]\(57) => \fifo_burst_gen[0].fifo_req_n_8\,
      \dout_reg[63]\(56) => \fifo_burst_gen[0].fifo_req_n_9\,
      \dout_reg[63]\(55) => \fifo_burst_gen[0].fifo_req_n_10\,
      \dout_reg[63]\(54) => \fifo_burst_gen[0].fifo_req_n_11\,
      \dout_reg[63]\(53) => \fifo_burst_gen[0].fifo_req_n_12\,
      \dout_reg[63]\(52) => \fifo_burst_gen[0].fifo_req_n_13\,
      \dout_reg[63]\(51) => \fifo_burst_gen[0].fifo_req_n_14\,
      \dout_reg[63]\(50) => \fifo_burst_gen[0].fifo_req_n_15\,
      \dout_reg[63]\(49) => \fifo_burst_gen[0].fifo_req_n_16\,
      \dout_reg[63]\(48) => \fifo_burst_gen[0].fifo_req_n_17\,
      \dout_reg[63]\(47) => \fifo_burst_gen[0].fifo_req_n_18\,
      \dout_reg[63]\(46) => \fifo_burst_gen[0].fifo_req_n_19\,
      \dout_reg[63]\(45) => \fifo_burst_gen[0].fifo_req_n_20\,
      \dout_reg[63]\(44) => \fifo_burst_gen[0].fifo_req_n_21\,
      \dout_reg[63]\(43) => \fifo_burst_gen[0].fifo_req_n_22\,
      \dout_reg[63]\(42) => \fifo_burst_gen[0].fifo_req_n_23\,
      \dout_reg[63]\(41) => \fifo_burst_gen[0].fifo_req_n_24\,
      \dout_reg[63]\(40) => \fifo_burst_gen[0].fifo_req_n_25\,
      \dout_reg[63]\(39) => \fifo_burst_gen[0].fifo_req_n_26\,
      \dout_reg[63]\(38) => \fifo_burst_gen[0].fifo_req_n_27\,
      \dout_reg[63]\(37) => \fifo_burst_gen[0].fifo_req_n_28\,
      \dout_reg[63]\(36) => \fifo_burst_gen[0].fifo_req_n_29\,
      \dout_reg[63]\(35) => \fifo_burst_gen[0].fifo_req_n_30\,
      \dout_reg[63]\(34) => \fifo_burst_gen[0].fifo_req_n_31\,
      \dout_reg[63]\(33) => \fifo_burst_gen[0].fifo_req_n_32\,
      \dout_reg[63]\(32) => \fifo_burst_gen[0].fifo_req_n_33\,
      \dout_reg[63]\(31) => \fifo_burst_gen[0].fifo_req_n_34\,
      \dout_reg[63]\(30) => \fifo_burst_gen[0].fifo_req_n_35\,
      \dout_reg[63]\(29) => \fifo_burst_gen[0].fifo_req_n_36\,
      \dout_reg[63]\(28) => \fifo_burst_gen[0].fifo_req_n_37\,
      \dout_reg[63]\(27) => \fifo_burst_gen[0].fifo_req_n_38\,
      \dout_reg[63]\(26) => \fifo_burst_gen[0].fifo_req_n_39\,
      \dout_reg[63]\(25) => \fifo_burst_gen[0].fifo_req_n_40\,
      \dout_reg[63]\(24) => \fifo_burst_gen[0].fifo_req_n_41\,
      \dout_reg[63]\(23) => \fifo_burst_gen[0].fifo_req_n_42\,
      \dout_reg[63]\(22) => \fifo_burst_gen[0].fifo_req_n_43\,
      \dout_reg[63]\(21) => \fifo_burst_gen[0].fifo_req_n_44\,
      \dout_reg[63]\(20) => \fifo_burst_gen[0].fifo_req_n_45\,
      \dout_reg[63]\(19) => \fifo_burst_gen[0].fifo_req_n_46\,
      \dout_reg[63]\(18) => \fifo_burst_gen[0].fifo_req_n_47\,
      \dout_reg[63]\(17) => \fifo_burst_gen[0].fifo_req_n_48\,
      \dout_reg[63]\(16) => \fifo_burst_gen[0].fifo_req_n_49\,
      \dout_reg[63]\(15) => \fifo_burst_gen[0].fifo_req_n_50\,
      \dout_reg[63]\(14) => \fifo_burst_gen[0].fifo_req_n_51\,
      \dout_reg[63]\(13) => \fifo_burst_gen[0].fifo_req_n_52\,
      \dout_reg[63]\(12) => \fifo_burst_gen[0].fifo_req_n_53\,
      \dout_reg[63]\(11) => \fifo_burst_gen[0].fifo_req_n_54\,
      \dout_reg[63]\(10) => \fifo_burst_gen[0].fifo_req_n_55\,
      \dout_reg[63]\(9) => \fifo_burst_gen[0].fifo_req_n_56\,
      \dout_reg[63]\(8) => \fifo_burst_gen[0].fifo_req_n_57\,
      \dout_reg[63]\(7) => \fifo_burst_gen[0].fifo_req_n_58\,
      \dout_reg[63]\(6) => \fifo_burst_gen[0].fifo_req_n_59\,
      \dout_reg[63]\(5) => \fifo_burst_gen[0].fifo_req_n_60\,
      \dout_reg[63]\(4) => \fifo_burst_gen[0].fifo_req_n_61\,
      \dout_reg[63]\(3) => \fifo_burst_gen[0].fifo_req_n_62\,
      \dout_reg[63]\(2) => \fifo_burst_gen[0].fifo_req_n_63\,
      \dout_reg[63]\(1) => \fifo_burst_gen[0].fifo_req_n_64\,
      \dout_reg[63]\(0) => \fifo_burst_gen[0].fifo_req_n_65\,
      empty_n_reg_0 => \fifo_burst_gen[0].fifo_req_n_1\,
      full_n_reg_0 => local_BURST_AWREADY,
      full_n_reg_1 => full_n_reg,
      \in\(61 downto 0) => \in\(61 downto 0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      p_6_in => p_6_in,
      pop => pop_0
    );
\local_BUS_WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(0),
      Q => m_axi_gmem_WDATA(0),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(10),
      Q => m_axi_gmem_WDATA(10),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(11),
      Q => m_axi_gmem_WDATA(11),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(12),
      Q => m_axi_gmem_WDATA(12),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(13),
      Q => m_axi_gmem_WDATA(13),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(14),
      Q => m_axi_gmem_WDATA(14),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(15),
      Q => m_axi_gmem_WDATA(15),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(16),
      Q => m_axi_gmem_WDATA(16),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(17),
      Q => m_axi_gmem_WDATA(17),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(18),
      Q => m_axi_gmem_WDATA(18),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(19),
      Q => m_axi_gmem_WDATA(19),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(1),
      Q => m_axi_gmem_WDATA(1),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(20),
      Q => m_axi_gmem_WDATA(20),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(21),
      Q => m_axi_gmem_WDATA(21),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(22),
      Q => m_axi_gmem_WDATA(22),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(23),
      Q => m_axi_gmem_WDATA(23),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(24),
      Q => m_axi_gmem_WDATA(24),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(25),
      Q => m_axi_gmem_WDATA(25),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(26),
      Q => m_axi_gmem_WDATA(26),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(27),
      Q => m_axi_gmem_WDATA(27),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(28),
      Q => m_axi_gmem_WDATA(28),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(29),
      Q => m_axi_gmem_WDATA(29),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(2),
      Q => m_axi_gmem_WDATA(2),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(30),
      Q => m_axi_gmem_WDATA(30),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(31),
      Q => m_axi_gmem_WDATA(31),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(3),
      Q => m_axi_gmem_WDATA(3),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(4),
      Q => m_axi_gmem_WDATA(4),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(5),
      Q => m_axi_gmem_WDATA(5),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(6),
      Q => m_axi_gmem_WDATA(6),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(7),
      Q => m_axi_gmem_WDATA(7),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(8),
      Q => m_axi_gmem_WDATA(8),
      R => rs_req_n_1
    );
\local_BUS_WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(9),
      Q => m_axi_gmem_WDATA(9),
      R => rs_req_n_1
    );
local_BUS_WLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_burst_n_14,
      Q => \^m_axi_gmem_wlast\,
      R => SR(0)
    );
\local_BUS_WSTRB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(32),
      Q => m_axi_gmem_WSTRB(0),
      R => rs_req_n_1
    );
\local_BUS_WSTRB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(33),
      Q => m_axi_gmem_WSTRB(1),
      R => rs_req_n_1
    );
\local_BUS_WSTRB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(34),
      Q => m_axi_gmem_WSTRB(2),
      R => rs_req_n_1
    );
\local_BUS_WSTRB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rs_req_n_3,
      D => \local_BUS_WSTRB_reg[3]_0\(35),
      Q => m_axi_gmem_WSTRB(3),
      R => rs_req_n_1
    );
local_BUS_WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_burst_n_13,
      Q => \^local_bus_wvalid_reg_0\,
      R => SR(0)
    );
\num_beat_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      O => p_0_in(0)
    );
\num_beat_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      I1 => num_beat_cnt_reg(1),
      O => p_0_in(1)
    );
\num_beat_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_beat_cnt_reg(0),
      I1 => num_beat_cnt_reg(1),
      I2 => num_beat_cnt_reg(2),
      O => p_0_in(2)
    );
\num_beat_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_beat_cnt_reg(1),
      I1 => num_beat_cnt_reg(0),
      I2 => num_beat_cnt_reg(2),
      I3 => num_beat_cnt_reg(3),
      O => p_0_in(3)
    );
\num_beat_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_beat_cnt_reg(2),
      I1 => num_beat_cnt_reg(0),
      I2 => num_beat_cnt_reg(1),
      I3 => num_beat_cnt_reg(3),
      I4 => num_beat_cnt_reg(4),
      O => p_0_in(4)
    );
\num_beat_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_beat_cnt_reg(3),
      I1 => num_beat_cnt_reg(1),
      I2 => num_beat_cnt_reg(0),
      I3 => num_beat_cnt_reg(2),
      I4 => num_beat_cnt_reg(4),
      I5 => num_beat_cnt_reg(5),
      O => p_0_in(5)
    );
\num_beat_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_beat_cnt[7]_i_4_n_0\,
      I1 => num_beat_cnt_reg(6),
      O => p_0_in(6)
    );
\num_beat_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_beat_cnt[7]_i_4_n_0\,
      I1 => num_beat_cnt_reg(6),
      I2 => num_beat_cnt_reg(7),
      O => p_0_in(7)
    );
\num_beat_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_beat_cnt_reg(5),
      I1 => num_beat_cnt_reg(3),
      I2 => num_beat_cnt_reg(1),
      I3 => num_beat_cnt_reg(0),
      I4 => num_beat_cnt_reg(2),
      I5 => num_beat_cnt_reg(4),
      O => \num_beat_cnt[7]_i_4_n_0\
    );
\num_beat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => num_beat_cnt_reg(0),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => num_beat_cnt_reg(1),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => num_beat_cnt_reg(2),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => num_beat_cnt_reg(3),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => num_beat_cnt_reg(4),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => num_beat_cnt_reg(5),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => num_beat_cnt_reg(6),
      R => rs_burst_n_1
    );
\num_beat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => num_beat_cnt_reg(7),
      R => rs_burst_n_1
    );
rs_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => rs_burst_n_1,
      burst_handling => burst_handling,
      burst_handling0 => burst_handling0,
      burst_valid(0) => burst_valid(0),
      \data_p1_reg[3]_0\(3) => rs_burst_n_7,
      \data_p1_reg[3]_0\(2) => rs_burst_n_8,
      \data_p1_reg[3]_0\(1) => rs_burst_n_9,
      \data_p1_reg[3]_0\(0) => rs_burst_n_10,
      \data_p2_reg[3]_0\(3 downto 0) => \data_p2_reg[3]\(3 downto 0),
      \data_p2_reg[3]_1\(0) => \data_p2_reg[3]_0\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[63]\ => \fifo_burst_gen[0].fifo_req_n_1\,
      dout_vld_reg => dout_vld_reg,
      dout_vld_reg_0 => \^e\(0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      \local_BURST_AWVALID__1\ => \local_BURST_AWVALID__1\,
      local_BUS_WLAST_reg => \^local_bus_wvalid_reg_0\,
      local_BUS_WVALID_reg => rs_burst_n_14,
      local_CHN_BURST_WVALID(0) => local_CHN_BURST_WVALID(0),
      local_CHN_WVALID(0) => local_CHN_WVALID(0),
      m_axi_gmem_WLAST => \^m_axi_gmem_wlast\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      p_6_in => p_6_in,
      pop => pop,
      pop_0 => pop_0,
      \ready_for_beat__0\ => \ready_for_beat__0\,
      \ready_for_burst__0\ => \ready_for_burst__0\,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1(7 downto 0) => num_beat_cnt_reg(7 downto 0),
      \state_reg[0]_0\ => rs_burst_n_13
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized1\
     port map (
      D(65) => rs_burst_n_7,
      D(64) => rs_burst_n_8,
      D(63) => rs_burst_n_9,
      D(62) => rs_burst_n_10,
      D(61) => \fifo_burst_gen[0].fifo_req_n_4\,
      D(60) => \fifo_burst_gen[0].fifo_req_n_5\,
      D(59) => \fifo_burst_gen[0].fifo_req_n_6\,
      D(58) => \fifo_burst_gen[0].fifo_req_n_7\,
      D(57) => \fifo_burst_gen[0].fifo_req_n_8\,
      D(56) => \fifo_burst_gen[0].fifo_req_n_9\,
      D(55) => \fifo_burst_gen[0].fifo_req_n_10\,
      D(54) => \fifo_burst_gen[0].fifo_req_n_11\,
      D(53) => \fifo_burst_gen[0].fifo_req_n_12\,
      D(52) => \fifo_burst_gen[0].fifo_req_n_13\,
      D(51) => \fifo_burst_gen[0].fifo_req_n_14\,
      D(50) => \fifo_burst_gen[0].fifo_req_n_15\,
      D(49) => \fifo_burst_gen[0].fifo_req_n_16\,
      D(48) => \fifo_burst_gen[0].fifo_req_n_17\,
      D(47) => \fifo_burst_gen[0].fifo_req_n_18\,
      D(46) => \fifo_burst_gen[0].fifo_req_n_19\,
      D(45) => \fifo_burst_gen[0].fifo_req_n_20\,
      D(44) => \fifo_burst_gen[0].fifo_req_n_21\,
      D(43) => \fifo_burst_gen[0].fifo_req_n_22\,
      D(42) => \fifo_burst_gen[0].fifo_req_n_23\,
      D(41) => \fifo_burst_gen[0].fifo_req_n_24\,
      D(40) => \fifo_burst_gen[0].fifo_req_n_25\,
      D(39) => \fifo_burst_gen[0].fifo_req_n_26\,
      D(38) => \fifo_burst_gen[0].fifo_req_n_27\,
      D(37) => \fifo_burst_gen[0].fifo_req_n_28\,
      D(36) => \fifo_burst_gen[0].fifo_req_n_29\,
      D(35) => \fifo_burst_gen[0].fifo_req_n_30\,
      D(34) => \fifo_burst_gen[0].fifo_req_n_31\,
      D(33) => \fifo_burst_gen[0].fifo_req_n_32\,
      D(32) => \fifo_burst_gen[0].fifo_req_n_33\,
      D(31) => \fifo_burst_gen[0].fifo_req_n_34\,
      D(30) => \fifo_burst_gen[0].fifo_req_n_35\,
      D(29) => \fifo_burst_gen[0].fifo_req_n_36\,
      D(28) => \fifo_burst_gen[0].fifo_req_n_37\,
      D(27) => \fifo_burst_gen[0].fifo_req_n_38\,
      D(26) => \fifo_burst_gen[0].fifo_req_n_39\,
      D(25) => \fifo_burst_gen[0].fifo_req_n_40\,
      D(24) => \fifo_burst_gen[0].fifo_req_n_41\,
      D(23) => \fifo_burst_gen[0].fifo_req_n_42\,
      D(22) => \fifo_burst_gen[0].fifo_req_n_43\,
      D(21) => \fifo_burst_gen[0].fifo_req_n_44\,
      D(20) => \fifo_burst_gen[0].fifo_req_n_45\,
      D(19) => \fifo_burst_gen[0].fifo_req_n_46\,
      D(18) => \fifo_burst_gen[0].fifo_req_n_47\,
      D(17) => \fifo_burst_gen[0].fifo_req_n_48\,
      D(16) => \fifo_burst_gen[0].fifo_req_n_49\,
      D(15) => \fifo_burst_gen[0].fifo_req_n_50\,
      D(14) => \fifo_burst_gen[0].fifo_req_n_51\,
      D(13) => \fifo_burst_gen[0].fifo_req_n_52\,
      D(12) => \fifo_burst_gen[0].fifo_req_n_53\,
      D(11) => \fifo_burst_gen[0].fifo_req_n_54\,
      D(10) => \fifo_burst_gen[0].fifo_req_n_55\,
      D(9) => \fifo_burst_gen[0].fifo_req_n_56\,
      D(8) => \fifo_burst_gen[0].fifo_req_n_57\,
      D(7) => \fifo_burst_gen[0].fifo_req_n_58\,
      D(6) => \fifo_burst_gen[0].fifo_req_n_59\,
      D(5) => \fifo_burst_gen[0].fifo_req_n_60\,
      D(4) => \fifo_burst_gen[0].fifo_req_n_61\,
      D(3) => \fifo_burst_gen[0].fifo_req_n_62\,
      D(2) => \fifo_burst_gen[0].fifo_req_n_63\,
      D(1) => \fifo_burst_gen[0].fifo_req_n_64\,
      D(0) => \fifo_burst_gen[0].fifo_req_n_65\,
      E(0) => load_p2,
      Q(0) => local_BURST_WVALID,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_1,
      ap_rst_n_1 => rs_req_n_3,
      burst_handling => burst_handling,
      burst_valid(0) => burst_valid(0),
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      dout_vld_reg => \^e\(0),
      local_BURST_AWREADY_0 => local_BURST_AWREADY_0,
      \local_BURST_AWVALID__1\ => \local_BURST_AWVALID__1\,
      local_CHN_WVALID(0) => local_CHN_WVALID(0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      \num_beat_cnt_reg[7]\ => \^local_bus_wvalid_reg_0\,
      \ready_for_burst__0\ => \ready_for_burst__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_read is
  port (
    local_CHN_ARREADY : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIPADIP : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    local_CHN_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_BURST_RREADY : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    local_CHN_ARVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^could_multi_bursts.burst_valid_reg\ : STD_LOGIC;
  signal ost_burst_empty_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ost_ctrl_empty_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ost_ctrl_gen[0].fifo_burst_n_0\ : STD_LOGIC;
  signal \ost_ctrl_gen[0].fifo_burst_n_2\ : STD_LOGIC;
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ost_ctrl_valid : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal rreq_burst_conv_n_2 : STD_LOGIC;
  signal rreq_burst_conv_n_3 : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  \could_multi_bursts.burst_valid_reg\ <= \^could_multi_bursts.burst_valid_reg\;
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
\ost_ctrl_gen[0].fifo_burst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_4\
     port map (
      DIPADIP(0) => DIPADIP(0),
      Q(0) => \^q\(32),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      empty_n_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_0\,
      full_n_reg_0 => \ost_ctrl_gen[0].fifo_burst_n_2\,
      local_CHN_RREADY(0) => local_CHN_RREADY(0),
      \num_data_cnt_reg[4]_0\(0) => \^state_reg[0]\(0),
      ost_burst_empty_n(0) => ost_burst_empty_n(0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      pop => pop,
      push => push,
      push_0 => push_0
    );
\ost_ctrl_gen[0].fifo_rctl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_5\
     port map (
      E(0) => rreq_burst_conv_n_3,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      local_BURST_RREADY(0) => local_BURST_RREADY(0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      \num_data_cnt_reg[4]_0\ => rreq_burst_conv_n_2,
      \num_data_cnt_reg[4]_1\ => \^could_multi_bursts.burst_valid_reg\,
      ost_ctrl_empty_n(0) => ost_ctrl_empty_n(0),
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      ost_ctrl_valid => ost_ctrl_valid,
      \push__0\ => \push__0\
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter_6
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => rreq_burst_conv_n_3,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \^could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg\ => rreq_burst_conv_n_2,
      \data_p2_reg[2]\(0) => E(0),
      \dout_reg[0]\ => \ost_ctrl_gen[0].fifo_burst_n_2\,
      full_n_reg(0) => ost_ctrl_valid,
      local_BURST_RREADY(0) => local_BURST_RREADY(0),
      local_CHN_ARVALID(0) => local_CHN_ARVALID(0),
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_empty_n(0) => ost_ctrl_empty_n(0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      push => push_0,
      \push__0\ => \push__0\,
      s_ready_t_reg => local_CHN_ARREADY(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized3\
     port map (
      Q(0) => \^state_reg[0]\(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[32]_0\(32 downto 0) => \^q\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      \dout_reg[0]\ => \ost_ctrl_gen[0].fifo_burst_n_0\,
      local_CHN_RREADY(0) => local_CHN_RREADY(0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_burst_empty_n(0) => ost_burst_empty_n(0),
      pop => pop,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_write is
  port (
    ost_resp_info : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ost_resp_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_AWREADY : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_BURST_AWVALID : out STD_LOGIC;
    local_BURST_WREADY : out STD_LOGIC_VECTOR ( 0 to 0 );
    local_BUS_WVALID_reg : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \could_multi_bursts.burst_len_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    local_CHN_BURST_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_CHN_WVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    local_CHN_AWVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ursp_ready : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \local_BUS_WSTRB_reg[3]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_write is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_BURST_AWADDR : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal local_BURST_AWREADY : STD_LOGIC;
  signal \^local_burst_awvalid\ : STD_LOGIC;
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ost_ctrl_valid : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  local_BURST_AWVALID <= \^local_burst_awvalid\;
\fifo_resp_gen[0].fifo_resp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_fifo__parameterized2_2\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      dout_vld_reg_0 => ost_resp_valid(0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_info(0) => ost_resp_info(0),
      p_1_in => p_1_in,
      push => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      p_1_in => p_1_in,
      s_ready_t_reg_0 => s_ready_t_reg
    );
wreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_burst_converter
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => ost_ctrl_valid,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_len_reg[3]\(3 downto 0) => \could_multi_bursts.burst_len_reg[3]\(3 downto 0),
      \could_multi_bursts.burst_valid_reg\ => \^local_burst_awvalid\,
      \data_p2_reg[2]\(0) => E(0),
      \in\(61 downto 0) => local_BURST_AWADDR(63 downto 2),
      local_BURST_AWREADY => local_BURST_AWREADY,
      local_CHN_AWVALID(0) => local_CHN_AWVALID(0),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready(0) => ost_ctrl_ready(0),
      push => push,
      s_ready_t_reg => local_CHN_AWREADY(0)
    );
wreq_throttle: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_throttle
     port map (
      E(0) => p_4_in,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[3]\(3 downto 0) => \data_p2_reg[3]\(3 downto 0),
      \data_p2_reg[3]_0\(0) => \data_p2_reg[3]_0\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      dout_vld_reg => dout_vld_reg,
      full_n_reg => \^local_burst_awvalid\,
      \in\(61 downto 0) => local_BURST_AWADDR(63 downto 2),
      local_BURST_AWREADY => local_BURST_AWREADY,
      \local_BUS_WSTRB_reg[3]_0\(35 downto 0) => \local_BUS_WSTRB_reg[3]\(35 downto 0),
      local_BUS_WVALID_reg_0 => local_BUS_WVALID_reg,
      local_CHN_BURST_WVALID(0) => local_CHN_BURST_WVALID(0),
      local_CHN_WVALID(0) => local_CHN_WVALID(0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      pop => pop,
      s_ready_t_reg => local_BURST_WREADY(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmem_0_BVALID : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    I_CH0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    local_BUS_WVALID_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    icmp_ln38_reg_414 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 86 downto 0 );
    \ap_CS_fsm_reg[87]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal \buff_rdata/push\ : STD_LOGIC;
  signal \buff_wdata/pop\ : STD_LOGIC;
  signal bus_write_n_13 : STD_LOGIC;
  signal gmem_0_RVALID : STD_LOGIC;
  signal last_beat : STD_LOGIC;
  signal local_BURST_AWLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_BURST_AWVALID : STD_LOGIC;
  signal local_BURST_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_BURST_WLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_BURST_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \local_CHN_ARADDR[0]_4\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \local_CHN_ARLEN[0]_5\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal local_CHN_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \local_CHN_AWADDR[0]_2\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \local_CHN_AWLEN[0]_3\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal local_CHN_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_BURST_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal local_CHN_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal local_CHN_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \local_CHN_WDATA[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \local_CHN_WSTRB[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal local_CHN_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ost_resp_info : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ost_resp_valid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal \rreq_burst_conv/burst_sequential/rs_req/load_p2\ : STD_LOGIC;
  signal store_unit_0_n_1 : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal \wreq_burst_conv/burst_sequential/rs_req/load_p2\ : STD_LOGIC;
  signal \wreq_throttle/p_4_in\ : STD_LOGIC;
  signal \wreq_throttle/rs_burst/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_read
     port map (
      D(63) => \local_CHN_ARLEN[0]_5\(11),
      D(62) => \local_CHN_ARLEN[0]_5\(2),
      D(61 downto 0) => \local_CHN_ARADDR[0]_4\(63 downto 2),
      DIPADIP(0) => local_CHN_RLAST(0),
      E(0) => \rreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(32) => last_beat,
      Q(31 downto 0) => local_CHN_RDATA(31 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[32]\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      local_BURST_RREADY(0) => local_BURST_RREADY(0),
      local_CHN_ARREADY(0) => local_CHN_ARREADY(0),
      local_CHN_ARVALID(0) => local_CHN_ARVALID(0),
      local_CHN_RREADY(0) => local_CHN_RREADY(0),
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      push => \buff_rdata/push\,
      s_ready_t_reg => s_ready_t_reg_0,
      \state_reg[0]\(0) => beat_valid
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_write
     port map (
      D(63) => \local_CHN_AWLEN[0]_3\(11),
      D(62) => \local_CHN_AWLEN[0]_3\(2),
      D(61 downto 0) => \local_CHN_AWADDR[0]_2\(63 downto 2),
      E(0) => \wreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_len_reg[3]\(3 downto 0) => local_BURST_AWLEN(3 downto 0),
      \data_p1_reg[67]\(65 downto 62) => m_axi_gmem_AWLEN(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => m_axi_gmem_AWADDR(61 downto 0),
      \data_p2_reg[3]\(3 downto 0) => local_BURST_WLEN(3 downto 0),
      \data_p2_reg[3]_0\(0) => \wreq_throttle/rs_burst/load_p2\,
      \dout_reg[0]\ => store_unit_0_n_1,
      dout_vld_reg => bus_write_n_13,
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY(0) => local_BURST_WREADY(0),
      \local_BUS_WSTRB_reg[3]\(35 downto 32) => \local_CHN_WSTRB[0]_0\(3 downto 0),
      \local_BUS_WSTRB_reg[3]\(31 downto 0) => \local_CHN_WDATA[0]_1\(31 downto 0),
      local_BUS_WVALID_reg => local_BUS_WVALID_reg,
      local_CHN_AWREADY(0) => local_CHN_AWREADY(0),
      local_CHN_AWVALID(0) => local_CHN_AWVALID(0),
      local_CHN_BURST_WVALID(0) => local_CHN_BURST_WVALID(0),
      local_CHN_WVALID(0) => local_CHN_WVALID(0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      ost_resp_info(0) => ost_resp_info(0),
      ost_resp_valid(0) => ost_resp_valid(0),
      p_1_in => p_1_in,
      p_4_in => \wreq_throttle/p_4_in\,
      pop => \buff_wdata/pop\,
      s_ready_t_reg => s_ready_t_reg,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
load_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_load
     port map (
      D(2 downto 0) => D(3 downto 1),
      DIPADIP(0) => local_CHN_RLAST(0),
      E(0) => \rreq_burst_conv/burst_sequential/rs_req/load_p2\,
      I_CH0_RDATA(31 downto 0) => I_CH0_RDATA(31 downto 0),
      Q(32) => last_beat,
      Q(31 downto 0) => local_CHN_RDATA(31 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      gmem_0_RVALID => gmem_0_RVALID,
      local_BURST_RREADY(0) => local_BURST_RREADY(0),
      local_CHN_ARREADY(0) => local_CHN_ARREADY(0),
      local_CHN_ARVALID(0) => local_CHN_ARVALID(0),
      local_CHN_RREADY(0) => local_CHN_RREADY(0),
      mem_reg(0) => beat_valid,
      push => \buff_rdata/push\,
      ready_for_outstanding_reg_0(3 downto 2) => Q(80 downto 79),
      ready_for_outstanding_reg_0(1 downto 0) => Q(72 downto 71),
      \tmp_len_reg[11]_0\(63) => \local_CHN_ARLEN[0]_5\(11),
      \tmp_len_reg[11]_0\(62) => \local_CHN_ARLEN[0]_5\(2),
      \tmp_len_reg[11]_0\(61 downto 0) => \local_CHN_ARADDR[0]_4\(63 downto 2)
    );
store_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi_store
     port map (
      D(4 downto 1) => D(7 downto 4),
      D(0) => D(0),
      E(0) => \wreq_burst_conv/burst_sequential/rs_req/load_p2\,
      Q(86 downto 0) => Q(86 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[87]\ => \ap_CS_fsm_reg[87]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_start => ap_start,
      \conservative_gen.local_BURST_WLEN_reg[3]_0\(3 downto 0) => local_BURST_WLEN(3 downto 0),
      \conservative_gen.local_BURST_WVALID_reg_0\(0) => \wreq_throttle/rs_burst/load_p2\,
      \dout_reg[31]\(31 downto 0) => \dout_reg[31]\(31 downto 0),
      \dout_reg[35]\(35 downto 32) => \local_CHN_WSTRB[0]_0\(3 downto 0),
      \dout_reg[35]\(31 downto 0) => \local_CHN_WDATA[0]_1\(31 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      dout_vld_reg => gmem_0_BVALID,
      dout_vld_reg_0 => bus_write_n_13,
      dout_vld_reg_1(0) => resp_valid,
      empty_n_reg => store_unit_0_n_1,
      gmem_0_RVALID => gmem_0_RVALID,
      icmp_ln38_reg_414(0) => icmp_ln38_reg_414(0),
      \in\(3 downto 0) => local_BURST_AWLEN(3 downto 0),
      local_BURST_AWVALID => local_BURST_AWVALID,
      local_BURST_WREADY(0) => local_BURST_WREADY(0),
      local_CHN_AWREADY(0) => local_CHN_AWREADY(0),
      local_CHN_AWVALID(0) => local_CHN_AWVALID(0),
      local_CHN_BURST_WVALID(0) => local_CHN_BURST_WVALID(0),
      local_CHN_WVALID(0) => local_CHN_WVALID(0),
      ost_resp_info(0) => ost_resp_info(0),
      ost_resp_valid(0) => ost_resp_valid(0),
      p_1_in => p_1_in,
      p_4_in => \wreq_throttle/p_4_in\,
      pop => \buff_wdata/pop\,
      \tmp_len_reg[11]_0\(63) => \local_CHN_AWLEN[0]_3\(11),
      \tmp_len_reg[11]_0\(62) => \local_CHN_AWLEN[0]_3\(2),
      \tmp_len_reg[11]_0\(61 downto 0) => \local_CHN_AWADDR[0]_2\(63 downto 2),
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 5;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is 4;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "yes";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector is
  signal \<const0>\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[37]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[38]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[41]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[42]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[46]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[49]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[50]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[51]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[52]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[53]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[54]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[55]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[56]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[57]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[58]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[59]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[60]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[61]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[62]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[63]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[64]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[65]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[66]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[67]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[68]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[69]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[70]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[73]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[74]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[75]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[76]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[77]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[78]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[79]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[83]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[84]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[85]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[86]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state72 : STD_LOGIC;
  signal ap_CS_fsm_state73 : STD_LOGIC;
  signal ap_CS_fsm_state81 : STD_LOGIC;
  signal ap_CS_fsm_state82 : STD_LOGIC;
  signal ap_CS_fsm_state83 : STD_LOGIC;
  signal ap_CS_fsm_state88 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 87 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal bit_pos_reg_423 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal control_s_axi_U_n_105 : STD_LOGIC;
  signal control_s_axi_U_n_106 : STD_LOGIC;
  signal control_s_axi_U_n_107 : STD_LOGIC;
  signal control_s_axi_U_n_108 : STD_LOGIC;
  signal control_s_axi_U_n_109 : STD_LOGIC;
  signal control_s_axi_U_n_110 : STD_LOGIC;
  signal control_s_axi_U_n_111 : STD_LOGIC;
  signal control_s_axi_U_n_112 : STD_LOGIC;
  signal control_s_axi_U_n_113 : STD_LOGIC;
  signal control_s_axi_U_n_114 : STD_LOGIC;
  signal control_s_axi_U_n_115 : STD_LOGIC;
  signal control_s_axi_U_n_116 : STD_LOGIC;
  signal control_s_axi_U_n_117 : STD_LOGIC;
  signal control_s_axi_U_n_118 : STD_LOGIC;
  signal control_s_axi_U_n_119 : STD_LOGIC;
  signal control_s_axi_U_n_120 : STD_LOGIC;
  signal control_s_axi_U_n_121 : STD_LOGIC;
  signal control_s_axi_U_n_122 : STD_LOGIC;
  signal control_s_axi_U_n_123 : STD_LOGIC;
  signal control_s_axi_U_n_124 : STD_LOGIC;
  signal control_s_axi_U_n_125 : STD_LOGIC;
  signal control_s_axi_U_n_126 : STD_LOGIC;
  signal control_s_axi_U_n_127 : STD_LOGIC;
  signal control_s_axi_U_n_128 : STD_LOGIC;
  signal control_s_axi_U_n_129 : STD_LOGIC;
  signal control_s_axi_U_n_130 : STD_LOGIC;
  signal control_s_axi_U_n_131 : STD_LOGIC;
  signal control_s_axi_U_n_132 : STD_LOGIC;
  signal control_s_axi_U_n_133 : STD_LOGIC;
  signal control_s_axi_U_n_134 : STD_LOGIC;
  signal control_s_axi_U_n_135 : STD_LOGIC;
  signal control_s_axi_U_n_136 : STD_LOGIC;
  signal control_s_axi_U_n_137 : STD_LOGIC;
  signal current_val_reg_437 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_0_BVALID : STD_LOGIC;
  signal gmem_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_reg_428 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_fu_290_ap_start : STD_LOGIC;
  signal grp_fu_290_p0 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal grp_fu_311_ap_start : STD_LOGIC;
  signal icmp_ln38_fu_302_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal icmp_ln38_reg_414 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal initialized : STD_LOGIC_VECTOR ( 0 to 0 );
  signal intensity : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intensity_read_reg_382 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lfsr_loc_0_reg_164 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \lfsr_loc_0_reg_164_reg_n_0_[0]\ : STD_LOGIC;
  signal lshr_ln_fu_202_p4 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_ln_reg_408 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal range_size : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal range_size_read_reg_387 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal seed : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal seed_read_reg_377 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln44_fu_353_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal tmp_3_fu_274_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal urem_32ns_11ns_32_36_seq_1_U1_n_0 : STD_LOGIC;
  signal urem_32ns_11ns_32_36_seq_1_U1_n_4 : STD_LOGIC;
  signal urem_32ns_11ns_32_36_seq_1_U1_n_5 : STD_LOGIC;
  signal weight_mem : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal weight_mem_read_reg_392 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal xor_ln45_fu_372_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xor_ln45_reg_442 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[81]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[82]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[83]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[84]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[85]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[86]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[87]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => \ap_CS_fsm[2]_i_3_n_0\,
      I2 => \ap_CS_fsm[2]_i_4_n_0\,
      I3 => \ap_CS_fsm[2]_i_5_n_0\,
      I4 => \ap_CS_fsm[2]_i_6_n_0\,
      I5 => \ap_CS_fsm[2]_i_7_n_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[54]\,
      I1 => \ap_CS_fsm_reg_n_0_[55]\,
      I2 => \ap_CS_fsm_reg_n_0_[52]\,
      I3 => \ap_CS_fsm_reg_n_0_[53]\,
      I4 => \ap_CS_fsm_reg_n_0_[57]\,
      I5 => \ap_CS_fsm_reg_n_0_[56]\,
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[48]\,
      I1 => \ap_CS_fsm_reg_n_0_[49]\,
      I2 => \ap_CS_fsm_reg_n_0_[46]\,
      I3 => \ap_CS_fsm_reg_n_0_[47]\,
      I4 => \ap_CS_fsm_reg_n_0_[51]\,
      I5 => \ap_CS_fsm_reg_n_0_[50]\,
      O => \ap_CS_fsm[2]_i_11_n_0\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[24]\,
      I1 => \ap_CS_fsm_reg_n_0_[25]\,
      I2 => \ap_CS_fsm_reg_n_0_[22]\,
      I3 => \ap_CS_fsm_reg_n_0_[23]\,
      I4 => \ap_CS_fsm_reg_n_0_[27]\,
      I5 => \ap_CS_fsm_reg_n_0_[26]\,
      O => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[30]\,
      I1 => \ap_CS_fsm_reg_n_0_[31]\,
      I2 => \ap_CS_fsm_reg_n_0_[28]\,
      I3 => \ap_CS_fsm_reg_n_0_[29]\,
      I4 => \ap_CS_fsm_reg_n_0_[33]\,
      I5 => \ap_CS_fsm_reg_n_0_[32]\,
      O => \ap_CS_fsm[2]_i_13_n_0\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[68]\,
      I1 => \ap_CS_fsm_reg_n_0_[69]\,
      O => \ap_CS_fsm[2]_i_14_n_0\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[60]\,
      I1 => \ap_CS_fsm_reg_n_0_[61]\,
      I2 => \ap_CS_fsm_reg_n_0_[58]\,
      I3 => \ap_CS_fsm_reg_n_0_[59]\,
      I4 => \ap_CS_fsm_reg_n_0_[63]\,
      I5 => \ap_CS_fsm_reg_n_0_[62]\,
      O => \ap_CS_fsm[2]_i_15_n_0\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[12]\,
      I1 => \ap_CS_fsm_reg_n_0_[13]\,
      I2 => \ap_CS_fsm_reg_n_0_[10]\,
      I3 => \ap_CS_fsm_reg_n_0_[11]\,
      I4 => \ap_CS_fsm_reg_n_0_[15]\,
      I5 => \ap_CS_fsm_reg_n_0_[14]\,
      O => \ap_CS_fsm[2]_i_16_n_0\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[18]\,
      I1 => \ap_CS_fsm_reg_n_0_[19]\,
      I2 => \ap_CS_fsm_reg_n_0_[16]\,
      I3 => \ap_CS_fsm_reg_n_0_[17]\,
      I4 => \ap_CS_fsm_reg_n_0_[21]\,
      I5 => \ap_CS_fsm_reg_n_0_[20]\,
      O => \ap_CS_fsm[2]_i_17_n_0\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[6]\,
      I1 => \ap_CS_fsm_reg_n_0_[7]\,
      I2 => \ap_CS_fsm_reg_n_0_[4]\,
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      I4 => \ap_CS_fsm_reg_n_0_[9]\,
      I5 => \ap_CS_fsm_reg_n_0_[8]\,
      O => \ap_CS_fsm[2]_i_18_n_0\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_8_n_0\,
      I1 => \ap_CS_fsm[2]_i_9_n_0\,
      I2 => \ap_CS_fsm[2]_i_10_n_0\,
      I3 => \ap_CS_fsm[2]_i_11_n_0\,
      I4 => \ap_CS_fsm[2]_i_12_n_0\,
      I5 => \ap_CS_fsm[2]_i_13_n_0\,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[84]\,
      I1 => \ap_CS_fsm_reg_n_0_[85]\,
      I2 => ap_CS_fsm_state83,
      I3 => \ap_CS_fsm_reg_n_0_[83]\,
      I4 => ap_CS_fsm_state88,
      I5 => \ap_CS_fsm_reg_n_0_[86]\,
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[78]\,
      I1 => \ap_CS_fsm_reg_n_0_[79]\,
      I2 => \ap_CS_fsm_reg_n_0_[76]\,
      I3 => \ap_CS_fsm_reg_n_0_[77]\,
      I4 => ap_CS_fsm_state82,
      I5 => ap_CS_fsm_state81,
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state73,
      I1 => \ap_CS_fsm_reg_n_0_[73]\,
      I2 => \ap_CS_fsm_reg_n_0_[70]\,
      I3 => ap_CS_fsm_state72,
      I4 => \ap_CS_fsm_reg_n_0_[75]\,
      I5 => \ap_CS_fsm_reg_n_0_[74]\,
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_14_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[65]\,
      I2 => \ap_CS_fsm_reg_n_0_[64]\,
      I3 => \ap_CS_fsm_reg_n_0_[67]\,
      I4 => \ap_CS_fsm_reg_n_0_[66]\,
      I5 => \ap_CS_fsm[2]_i_15_n_0\,
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_16_n_0\,
      I1 => \ap_CS_fsm[2]_i_17_n_0\,
      I2 => \ap_CS_fsm[2]_i_18_n_0\,
      I3 => \ap_CS_fsm_reg_n_0_[3]\,
      I4 => \ap_CS_fsm_reg_n_0_[2]\,
      I5 => ap_CS_fsm_state1,
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[42]\,
      I1 => \ap_CS_fsm_reg_n_0_[43]\,
      I2 => \ap_CS_fsm_reg_n_0_[40]\,
      I3 => \ap_CS_fsm_reg_n_0_[41]\,
      I4 => \ap_CS_fsm_reg_n_0_[45]\,
      I5 => \ap_CS_fsm_reg_n_0_[44]\,
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state37,
      I1 => \ap_CS_fsm_reg_n_0_[37]\,
      I2 => \ap_CS_fsm_reg_n_0_[34]\,
      I3 => \ap_CS_fsm_reg_n_0_[35]\,
      I4 => \ap_CS_fsm_reg_n_0_[39]\,
      I5 => \ap_CS_fsm_reg_n_0_[38]\,
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => \ap_CS_fsm_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_fu_290_ap_start,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[19]\,
      Q => \ap_CS_fsm_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[20]\,
      Q => \ap_CS_fsm_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[21]\,
      Q => \ap_CS_fsm_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[22]\,
      Q => \ap_CS_fsm_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[23]\,
      Q => \ap_CS_fsm_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[24]\,
      Q => \ap_CS_fsm_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[25]\,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => \ap_CS_fsm_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[27]\,
      Q => \ap_CS_fsm_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[28]\,
      Q => \ap_CS_fsm_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[29]\,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => \ap_CS_fsm_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[31]\,
      Q => \ap_CS_fsm_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[32]\,
      Q => \ap_CS_fsm_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[33]\,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => \ap_CS_fsm_reg_n_0_[35]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[35]\,
      Q => ap_CS_fsm_state37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => urem_32ns_11ns_32_36_seq_1_U1_n_5,
      Q => \ap_CS_fsm_reg_n_0_[37]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[37]\,
      Q => \ap_CS_fsm_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[38]\,
      Q => \ap_CS_fsm_reg_n_0_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[39]\,
      Q => \ap_CS_fsm_reg_n_0_[40]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[40]\,
      Q => \ap_CS_fsm_reg_n_0_[41]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[41]\,
      Q => \ap_CS_fsm_reg_n_0_[42]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[42]\,
      Q => \ap_CS_fsm_reg_n_0_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[43]\,
      Q => \ap_CS_fsm_reg_n_0_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[44]\,
      Q => \ap_CS_fsm_reg_n_0_[45]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[45]\,
      Q => \ap_CS_fsm_reg_n_0_[46]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[46]\,
      Q => \ap_CS_fsm_reg_n_0_[47]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[47]\,
      Q => \ap_CS_fsm_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[48]\,
      Q => \ap_CS_fsm_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[49]\,
      Q => \ap_CS_fsm_reg_n_0_[50]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[50]\,
      Q => \ap_CS_fsm_reg_n_0_[51]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[51]\,
      Q => \ap_CS_fsm_reg_n_0_[52]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[52]\,
      Q => \ap_CS_fsm_reg_n_0_[53]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[53]\,
      Q => \ap_CS_fsm_reg_n_0_[54]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[54]\,
      Q => \ap_CS_fsm_reg_n_0_[55]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[55]\,
      Q => \ap_CS_fsm_reg_n_0_[56]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[56]\,
      Q => \ap_CS_fsm_reg_n_0_[57]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[57]\,
      Q => \ap_CS_fsm_reg_n_0_[58]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[58]\,
      Q => \ap_CS_fsm_reg_n_0_[59]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[59]\,
      Q => \ap_CS_fsm_reg_n_0_[60]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[60]\,
      Q => \ap_CS_fsm_reg_n_0_[61]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[61]\,
      Q => \ap_CS_fsm_reg_n_0_[62]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[62]\,
      Q => \ap_CS_fsm_reg_n_0_[63]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[63]\,
      Q => \ap_CS_fsm_reg_n_0_[64]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[64]\,
      Q => \ap_CS_fsm_reg_n_0_[65]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[65]\,
      Q => \ap_CS_fsm_reg_n_0_[66]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[66]\,
      Q => \ap_CS_fsm_reg_n_0_[67]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[67]\,
      Q => \ap_CS_fsm_reg_n_0_[68]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[68]\,
      Q => \ap_CS_fsm_reg_n_0_[69]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[69]\,
      Q => \ap_CS_fsm_reg_n_0_[70]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[70]\,
      Q => ap_CS_fsm_state72,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(72),
      Q => ap_CS_fsm_state73,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(73),
      Q => \ap_CS_fsm_reg_n_0_[73]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[73]\,
      Q => \ap_CS_fsm_reg_n_0_[74]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[74]\,
      Q => \ap_CS_fsm_reg_n_0_[75]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[75]\,
      Q => \ap_CS_fsm_reg_n_0_[76]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[76]\,
      Q => \ap_CS_fsm_reg_n_0_[77]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[77]\,
      Q => \ap_CS_fsm_reg_n_0_[78]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[78]\,
      Q => \ap_CS_fsm_reg_n_0_[79]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(80),
      Q => ap_CS_fsm_state81,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(81),
      Q => ap_CS_fsm_state82,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(82),
      Q => ap_CS_fsm_state83,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(83),
      Q => \ap_CS_fsm_reg_n_0_[83]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[83]\,
      Q => \ap_CS_fsm_reg_n_0_[84]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[84]\,
      Q => \ap_CS_fsm_reg_n_0_[85]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[85]\,
      Q => \ap_CS_fsm_reg_n_0_[86]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(87),
      Q => ap_CS_fsm_state88,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\bit_pos_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => grp_fu_290_p0(16),
      Q => bit_pos_reg_423(0),
      R => '0'
    );
\bit_pos_reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => grp_fu_290_p0(17),
      Q => bit_pos_reg_423(1),
      R => '0'
    );
\bit_pos_reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => grp_fu_290_p0(18),
      Q => bit_pos_reg_423(2),
      R => '0'
    );
\bit_pos_reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => grp_fu_290_p0(19),
      Q => bit_pos_reg_423(3),
      R => '0'
    );
\bit_pos_reg_423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => lshr_ln_fu_202_p4(20),
      Q => bit_pos_reg_423(4),
      R => '0'
    );
control_r_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_r_s_axi
     port map (
      D(62 downto 0) => weight_mem(63 downto 1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_r_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_r_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_r_WREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      s_axi_control_r_ARADDR(4 downto 0) => s_axi_control_r_ARADDR(4 downto 0),
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(2 downto 0) => s_axi_control_r_AWADDR(4 downto 2),
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_control_s_axi
     port map (
      D(31) => control_s_axi_U_n_105,
      D(30) => control_s_axi_U_n_106,
      D(29) => control_s_axi_U_n_107,
      D(28) => control_s_axi_U_n_108,
      D(27) => control_s_axi_U_n_109,
      D(26) => control_s_axi_U_n_110,
      D(25) => control_s_axi_U_n_111,
      D(24) => control_s_axi_U_n_112,
      D(23) => control_s_axi_U_n_113,
      D(22) => control_s_axi_U_n_114,
      D(21) => control_s_axi_U_n_115,
      D(20) => control_s_axi_U_n_116,
      D(19) => control_s_axi_U_n_117,
      D(18) => control_s_axi_U_n_118,
      D(17) => control_s_axi_U_n_119,
      D(16) => control_s_axi_U_n_120,
      D(15) => control_s_axi_U_n_121,
      D(14) => control_s_axi_U_n_122,
      D(13) => control_s_axi_U_n_123,
      D(12) => control_s_axi_U_n_124,
      D(11) => control_s_axi_U_n_125,
      D(10) => control_s_axi_U_n_126,
      D(9) => control_s_axi_U_n_127,
      D(8) => control_s_axi_U_n_128,
      D(7) => control_s_axi_U_n_129,
      D(6) => control_s_axi_U_n_130,
      D(5) => control_s_axi_U_n_131,
      D(4) => control_s_axi_U_n_132,
      D(3) => control_s_axi_U_n_133,
      D(2) => control_s_axi_U_n_134,
      D(1) => control_s_axi_U_n_135,
      D(0) => control_s_axi_U_n_136,
      E(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(1) => ap_CS_fsm_state88,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => lfsr_loc_0_reg_164(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      gmem_0_BVALID => gmem_0_BVALID,
      icmp_ln38_reg_414(0) => icmp_ln38_reg_414(0),
      initialized(0) => initialized(0),
      int_ap_start_reg_0 => control_s_axi_U_n_137,
      \int_intensity_reg[31]_0\(31 downto 0) => intensity(31 downto 0),
      \int_range_size_reg[31]_0\(31 downto 0) => range_size(31 downto 0),
      \int_seed_reg[31]_0\(31 downto 0) => seed(31 downto 0),
      interrupt => interrupt,
      \lfsr_loc_0_reg_164_reg[31]\(31 downto 0) => or_ln_reg_408(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\current_val_reg_437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(0),
      Q => current_val_reg_437(0),
      R => '0'
    );
\current_val_reg_437_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(10),
      Q => current_val_reg_437(10),
      R => '0'
    );
\current_val_reg_437_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(11),
      Q => current_val_reg_437(11),
      R => '0'
    );
\current_val_reg_437_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(12),
      Q => current_val_reg_437(12),
      R => '0'
    );
\current_val_reg_437_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(13),
      Q => current_val_reg_437(13),
      R => '0'
    );
\current_val_reg_437_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(14),
      Q => current_val_reg_437(14),
      R => '0'
    );
\current_val_reg_437_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(15),
      Q => current_val_reg_437(15),
      R => '0'
    );
\current_val_reg_437_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(16),
      Q => current_val_reg_437(16),
      R => '0'
    );
\current_val_reg_437_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(17),
      Q => current_val_reg_437(17),
      R => '0'
    );
\current_val_reg_437_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(18),
      Q => current_val_reg_437(18),
      R => '0'
    );
\current_val_reg_437_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(19),
      Q => current_val_reg_437(19),
      R => '0'
    );
\current_val_reg_437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(1),
      Q => current_val_reg_437(1),
      R => '0'
    );
\current_val_reg_437_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(20),
      Q => current_val_reg_437(20),
      R => '0'
    );
\current_val_reg_437_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(21),
      Q => current_val_reg_437(21),
      R => '0'
    );
\current_val_reg_437_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(22),
      Q => current_val_reg_437(22),
      R => '0'
    );
\current_val_reg_437_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(23),
      Q => current_val_reg_437(23),
      R => '0'
    );
\current_val_reg_437_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(24),
      Q => current_val_reg_437(24),
      R => '0'
    );
\current_val_reg_437_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(25),
      Q => current_val_reg_437(25),
      R => '0'
    );
\current_val_reg_437_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(26),
      Q => current_val_reg_437(26),
      R => '0'
    );
\current_val_reg_437_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(27),
      Q => current_val_reg_437(27),
      R => '0'
    );
\current_val_reg_437_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(28),
      Q => current_val_reg_437(28),
      R => '0'
    );
\current_val_reg_437_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(29),
      Q => current_val_reg_437(29),
      R => '0'
    );
\current_val_reg_437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(2),
      Q => current_val_reg_437(2),
      R => '0'
    );
\current_val_reg_437_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(30),
      Q => current_val_reg_437(30),
      R => '0'
    );
\current_val_reg_437_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(31),
      Q => current_val_reg_437(31),
      R => '0'
    );
\current_val_reg_437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(3),
      Q => current_val_reg_437(3),
      R => '0'
    );
\current_val_reg_437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(4),
      Q => current_val_reg_437(4),
      R => '0'
    );
\current_val_reg_437_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(5),
      Q => current_val_reg_437(5),
      R => '0'
    );
\current_val_reg_437_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(6),
      Q => current_val_reg_437(6),
      R => '0'
    );
\current_val_reg_437_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(7),
      Q => current_val_reg_437(7),
      R => '0'
    );
\current_val_reg_437_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(8),
      Q => current_val_reg_437(8),
      R => '0'
    );
\current_val_reg_437_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state81,
      D => gmem_0_RDATA(9),
      Q => current_val_reg_437(9),
      R => '0'
    );
\gmem_addr_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(0),
      Q => gmem_addr_reg_428(0),
      R => '0'
    );
\gmem_addr_reg_428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(10),
      Q => gmem_addr_reg_428(10),
      R => '0'
    );
\gmem_addr_reg_428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(11),
      Q => gmem_addr_reg_428(11),
      R => '0'
    );
\gmem_addr_reg_428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(12),
      Q => gmem_addr_reg_428(12),
      R => '0'
    );
\gmem_addr_reg_428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(13),
      Q => gmem_addr_reg_428(13),
      R => '0'
    );
\gmem_addr_reg_428_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(14),
      Q => gmem_addr_reg_428(14),
      R => '0'
    );
\gmem_addr_reg_428_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(15),
      Q => gmem_addr_reg_428(15),
      R => '0'
    );
\gmem_addr_reg_428_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(16),
      Q => gmem_addr_reg_428(16),
      R => '0'
    );
\gmem_addr_reg_428_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(17),
      Q => gmem_addr_reg_428(17),
      R => '0'
    );
\gmem_addr_reg_428_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(18),
      Q => gmem_addr_reg_428(18),
      R => '0'
    );
\gmem_addr_reg_428_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(19),
      Q => gmem_addr_reg_428(19),
      R => '0'
    );
\gmem_addr_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(1),
      Q => gmem_addr_reg_428(1),
      R => '0'
    );
\gmem_addr_reg_428_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(20),
      Q => gmem_addr_reg_428(20),
      R => '0'
    );
\gmem_addr_reg_428_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(21),
      Q => gmem_addr_reg_428(21),
      R => '0'
    );
\gmem_addr_reg_428_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(22),
      Q => gmem_addr_reg_428(22),
      R => '0'
    );
\gmem_addr_reg_428_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(23),
      Q => gmem_addr_reg_428(23),
      R => '0'
    );
\gmem_addr_reg_428_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(24),
      Q => gmem_addr_reg_428(24),
      R => '0'
    );
\gmem_addr_reg_428_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(25),
      Q => gmem_addr_reg_428(25),
      R => '0'
    );
\gmem_addr_reg_428_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(26),
      Q => gmem_addr_reg_428(26),
      R => '0'
    );
\gmem_addr_reg_428_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(27),
      Q => gmem_addr_reg_428(27),
      R => '0'
    );
\gmem_addr_reg_428_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(28),
      Q => gmem_addr_reg_428(28),
      R => '0'
    );
\gmem_addr_reg_428_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(29),
      Q => gmem_addr_reg_428(29),
      R => '0'
    );
\gmem_addr_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(2),
      Q => gmem_addr_reg_428(2),
      R => '0'
    );
\gmem_addr_reg_428_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(30),
      Q => gmem_addr_reg_428(30),
      R => '0'
    );
\gmem_addr_reg_428_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(31),
      Q => gmem_addr_reg_428(31),
      R => '0'
    );
\gmem_addr_reg_428_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(32),
      Q => gmem_addr_reg_428(32),
      R => '0'
    );
\gmem_addr_reg_428_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(33),
      Q => gmem_addr_reg_428(33),
      R => '0'
    );
\gmem_addr_reg_428_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(34),
      Q => gmem_addr_reg_428(34),
      R => '0'
    );
\gmem_addr_reg_428_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(35),
      Q => gmem_addr_reg_428(35),
      R => '0'
    );
\gmem_addr_reg_428_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(36),
      Q => gmem_addr_reg_428(36),
      R => '0'
    );
\gmem_addr_reg_428_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(37),
      Q => gmem_addr_reg_428(37),
      R => '0'
    );
\gmem_addr_reg_428_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(38),
      Q => gmem_addr_reg_428(38),
      R => '0'
    );
\gmem_addr_reg_428_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(39),
      Q => gmem_addr_reg_428(39),
      R => '0'
    );
\gmem_addr_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(3),
      Q => gmem_addr_reg_428(3),
      R => '0'
    );
\gmem_addr_reg_428_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(40),
      Q => gmem_addr_reg_428(40),
      R => '0'
    );
\gmem_addr_reg_428_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(41),
      Q => gmem_addr_reg_428(41),
      R => '0'
    );
\gmem_addr_reg_428_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(42),
      Q => gmem_addr_reg_428(42),
      R => '0'
    );
\gmem_addr_reg_428_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(43),
      Q => gmem_addr_reg_428(43),
      R => '0'
    );
\gmem_addr_reg_428_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(44),
      Q => gmem_addr_reg_428(44),
      R => '0'
    );
\gmem_addr_reg_428_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(45),
      Q => gmem_addr_reg_428(45),
      R => '0'
    );
\gmem_addr_reg_428_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(46),
      Q => gmem_addr_reg_428(46),
      R => '0'
    );
\gmem_addr_reg_428_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(47),
      Q => gmem_addr_reg_428(47),
      R => '0'
    );
\gmem_addr_reg_428_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(48),
      Q => gmem_addr_reg_428(48),
      R => '0'
    );
\gmem_addr_reg_428_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(49),
      Q => gmem_addr_reg_428(49),
      R => '0'
    );
\gmem_addr_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(4),
      Q => gmem_addr_reg_428(4),
      R => '0'
    );
\gmem_addr_reg_428_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(50),
      Q => gmem_addr_reg_428(50),
      R => '0'
    );
\gmem_addr_reg_428_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(51),
      Q => gmem_addr_reg_428(51),
      R => '0'
    );
\gmem_addr_reg_428_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(52),
      Q => gmem_addr_reg_428(52),
      R => '0'
    );
\gmem_addr_reg_428_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(53),
      Q => gmem_addr_reg_428(53),
      R => '0'
    );
\gmem_addr_reg_428_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(54),
      Q => gmem_addr_reg_428(54),
      R => '0'
    );
\gmem_addr_reg_428_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(55),
      Q => gmem_addr_reg_428(55),
      R => '0'
    );
\gmem_addr_reg_428_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(56),
      Q => gmem_addr_reg_428(56),
      R => '0'
    );
\gmem_addr_reg_428_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(57),
      Q => gmem_addr_reg_428(57),
      R => '0'
    );
\gmem_addr_reg_428_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(58),
      Q => gmem_addr_reg_428(58),
      R => '0'
    );
\gmem_addr_reg_428_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(59),
      Q => gmem_addr_reg_428(59),
      R => '0'
    );
\gmem_addr_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(5),
      Q => gmem_addr_reg_428(5),
      R => '0'
    );
\gmem_addr_reg_428_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(60),
      Q => gmem_addr_reg_428(60),
      R => '0'
    );
\gmem_addr_reg_428_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(61),
      Q => gmem_addr_reg_428(61),
      R => '0'
    );
\gmem_addr_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(6),
      Q => gmem_addr_reg_428(6),
      R => '0'
    );
\gmem_addr_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(7),
      Q => gmem_addr_reg_428(7),
      R => '0'
    );
\gmem_addr_reg_428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(8),
      Q => gmem_addr_reg_428(8),
      R => '0'
    );
\gmem_addr_reg_428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state72,
      D => sext_ln44_fu_353_p1(9),
      Q => gmem_addr_reg_428(9),
      R => '0'
    );
gmem_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_gmem_m_axi
     port map (
      D(7) => ap_NS_fsm(87),
      D(6 downto 3) => ap_NS_fsm(83 downto 80),
      D(2 downto 1) => ap_NS_fsm(73 downto 72),
      D(0) => ap_NS_fsm(0),
      I_CH0_RDATA(31 downto 0) => gmem_0_RDATA(31 downto 0),
      Q(86) => ap_CS_fsm_state88,
      Q(85) => \ap_CS_fsm_reg_n_0_[85]\,
      Q(84) => \ap_CS_fsm_reg_n_0_[84]\,
      Q(83) => \ap_CS_fsm_reg_n_0_[83]\,
      Q(82) => ap_CS_fsm_state83,
      Q(81) => ap_CS_fsm_state82,
      Q(80) => ap_CS_fsm_state81,
      Q(79) => \ap_CS_fsm_reg_n_0_[79]\,
      Q(78) => \ap_CS_fsm_reg_n_0_[78]\,
      Q(77) => \ap_CS_fsm_reg_n_0_[77]\,
      Q(76) => \ap_CS_fsm_reg_n_0_[76]\,
      Q(75) => \ap_CS_fsm_reg_n_0_[75]\,
      Q(74) => \ap_CS_fsm_reg_n_0_[74]\,
      Q(73) => \ap_CS_fsm_reg_n_0_[73]\,
      Q(72) => ap_CS_fsm_state73,
      Q(71) => ap_CS_fsm_state72,
      Q(70) => \ap_CS_fsm_reg_n_0_[70]\,
      Q(69) => \ap_CS_fsm_reg_n_0_[69]\,
      Q(68) => \ap_CS_fsm_reg_n_0_[68]\,
      Q(67) => \ap_CS_fsm_reg_n_0_[67]\,
      Q(66) => \ap_CS_fsm_reg_n_0_[66]\,
      Q(65) => \ap_CS_fsm_reg_n_0_[65]\,
      Q(64) => \ap_CS_fsm_reg_n_0_[64]\,
      Q(63) => \ap_CS_fsm_reg_n_0_[63]\,
      Q(62) => \ap_CS_fsm_reg_n_0_[62]\,
      Q(61) => \ap_CS_fsm_reg_n_0_[61]\,
      Q(60) => \ap_CS_fsm_reg_n_0_[60]\,
      Q(59) => \ap_CS_fsm_reg_n_0_[59]\,
      Q(58) => \ap_CS_fsm_reg_n_0_[58]\,
      Q(57) => \ap_CS_fsm_reg_n_0_[57]\,
      Q(56) => \ap_CS_fsm_reg_n_0_[56]\,
      Q(55) => \ap_CS_fsm_reg_n_0_[55]\,
      Q(54) => \ap_CS_fsm_reg_n_0_[54]\,
      Q(53) => \ap_CS_fsm_reg_n_0_[53]\,
      Q(52) => \ap_CS_fsm_reg_n_0_[52]\,
      Q(51) => \ap_CS_fsm_reg_n_0_[51]\,
      Q(50) => \ap_CS_fsm_reg_n_0_[50]\,
      Q(49) => \ap_CS_fsm_reg_n_0_[49]\,
      Q(48) => \ap_CS_fsm_reg_n_0_[48]\,
      Q(47) => \ap_CS_fsm_reg_n_0_[47]\,
      Q(46) => \ap_CS_fsm_reg_n_0_[46]\,
      Q(45) => \ap_CS_fsm_reg_n_0_[45]\,
      Q(44) => \ap_CS_fsm_reg_n_0_[44]\,
      Q(43) => \ap_CS_fsm_reg_n_0_[43]\,
      Q(42) => \ap_CS_fsm_reg_n_0_[42]\,
      Q(41) => \ap_CS_fsm_reg_n_0_[41]\,
      Q(40) => \ap_CS_fsm_reg_n_0_[40]\,
      Q(39) => \ap_CS_fsm_reg_n_0_[39]\,
      Q(38) => \ap_CS_fsm_reg_n_0_[38]\,
      Q(37) => \ap_CS_fsm_reg_n_0_[37]\,
      Q(36) => ap_CS_fsm_state37,
      Q(35) => \ap_CS_fsm_reg_n_0_[35]\,
      Q(34) => \ap_CS_fsm_reg_n_0_[34]\,
      Q(33) => \ap_CS_fsm_reg_n_0_[33]\,
      Q(32) => \ap_CS_fsm_reg_n_0_[32]\,
      Q(31) => \ap_CS_fsm_reg_n_0_[31]\,
      Q(30) => \ap_CS_fsm_reg_n_0_[30]\,
      Q(29) => \ap_CS_fsm_reg_n_0_[29]\,
      Q(28) => \ap_CS_fsm_reg_n_0_[28]\,
      Q(27) => \ap_CS_fsm_reg_n_0_[27]\,
      Q(26) => \ap_CS_fsm_reg_n_0_[26]\,
      Q(25) => \ap_CS_fsm_reg_n_0_[25]\,
      Q(24) => \ap_CS_fsm_reg_n_0_[24]\,
      Q(23) => \ap_CS_fsm_reg_n_0_[23]\,
      Q(22) => \ap_CS_fsm_reg_n_0_[22]\,
      Q(21) => \ap_CS_fsm_reg_n_0_[21]\,
      Q(20) => \ap_CS_fsm_reg_n_0_[20]\,
      Q(19) => \ap_CS_fsm_reg_n_0_[19]\,
      Q(18) => \ap_CS_fsm_reg_n_0_[18]\,
      Q(17) => \ap_CS_fsm_reg_n_0_[17]\,
      Q(16) => \ap_CS_fsm_reg_n_0_[16]\,
      Q(15) => \ap_CS_fsm_reg_n_0_[15]\,
      Q(14) => \ap_CS_fsm_reg_n_0_[14]\,
      Q(13) => \ap_CS_fsm_reg_n_0_[13]\,
      Q(12) => \ap_CS_fsm_reg_n_0_[12]\,
      Q(11) => \ap_CS_fsm_reg_n_0_[11]\,
      Q(10) => \ap_CS_fsm_reg_n_0_[10]\,
      Q(9) => \ap_CS_fsm_reg_n_0_[9]\,
      Q(8) => \ap_CS_fsm_reg_n_0_[8]\,
      Q(7) => \ap_CS_fsm_reg_n_0_[7]\,
      Q(6) => \ap_CS_fsm_reg_n_0_[6]\,
      Q(5) => \ap_CS_fsm_reg_n_0_[5]\,
      Q(4) => \ap_CS_fsm_reg_n_0_[4]\,
      Q(3) => \ap_CS_fsm_reg_n_0_[3]\,
      Q(2) => \ap_CS_fsm_reg_n_0_[2]\,
      Q(1) => grp_fu_290_ap_start,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[87]\ => urem_32ns_11ns_32_36_seq_1_U1_n_4,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem_ARVALID,
      \data_p2_reg[32]\(32) => m_axi_gmem_RLAST,
      \data_p2_reg[32]\(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      \dout_reg[31]\(31 downto 0) => xor_ln45_reg_442(31 downto 0),
      \dout_reg[61]\(61 downto 0) => gmem_addr_reg_428(61 downto 0),
      gmem_0_BVALID => gmem_0_BVALID,
      icmp_ln38_reg_414(0) => icmp_ln38_reg_414(0),
      local_BUS_WVALID_reg => m_axi_gmem_WVALID,
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWADDR(61 downto 0) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWLEN(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      s_ready_t_reg => m_axi_gmem_BREADY,
      s_ready_t_reg_0 => m_axi_gmem_RREADY
    );
\icmp_ln38_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => icmp_ln38_fu_302_p2(0),
      Q => icmp_ln38_reg_414(0),
      R => '0'
    );
\initialized_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_137,
      Q => initialized(0),
      R => '0'
    );
\intensity_read_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(0),
      Q => intensity_read_reg_382(0),
      R => '0'
    );
\intensity_read_reg_382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(10),
      Q => intensity_read_reg_382(10),
      R => '0'
    );
\intensity_read_reg_382_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(11),
      Q => intensity_read_reg_382(11),
      R => '0'
    );
\intensity_read_reg_382_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(12),
      Q => intensity_read_reg_382(12),
      R => '0'
    );
\intensity_read_reg_382_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(13),
      Q => intensity_read_reg_382(13),
      R => '0'
    );
\intensity_read_reg_382_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(14),
      Q => intensity_read_reg_382(14),
      R => '0'
    );
\intensity_read_reg_382_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(15),
      Q => intensity_read_reg_382(15),
      R => '0'
    );
\intensity_read_reg_382_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(16),
      Q => intensity_read_reg_382(16),
      R => '0'
    );
\intensity_read_reg_382_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(17),
      Q => intensity_read_reg_382(17),
      R => '0'
    );
\intensity_read_reg_382_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(18),
      Q => intensity_read_reg_382(18),
      R => '0'
    );
\intensity_read_reg_382_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(19),
      Q => intensity_read_reg_382(19),
      R => '0'
    );
\intensity_read_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(1),
      Q => intensity_read_reg_382(1),
      R => '0'
    );
\intensity_read_reg_382_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(20),
      Q => intensity_read_reg_382(20),
      R => '0'
    );
\intensity_read_reg_382_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(21),
      Q => intensity_read_reg_382(21),
      R => '0'
    );
\intensity_read_reg_382_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(22),
      Q => intensity_read_reg_382(22),
      R => '0'
    );
\intensity_read_reg_382_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(23),
      Q => intensity_read_reg_382(23),
      R => '0'
    );
\intensity_read_reg_382_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(24),
      Q => intensity_read_reg_382(24),
      R => '0'
    );
\intensity_read_reg_382_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(25),
      Q => intensity_read_reg_382(25),
      R => '0'
    );
\intensity_read_reg_382_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(26),
      Q => intensity_read_reg_382(26),
      R => '0'
    );
\intensity_read_reg_382_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(27),
      Q => intensity_read_reg_382(27),
      R => '0'
    );
\intensity_read_reg_382_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(28),
      Q => intensity_read_reg_382(28),
      R => '0'
    );
\intensity_read_reg_382_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(29),
      Q => intensity_read_reg_382(29),
      R => '0'
    );
\intensity_read_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(2),
      Q => intensity_read_reg_382(2),
      R => '0'
    );
\intensity_read_reg_382_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(30),
      Q => intensity_read_reg_382(30),
      R => '0'
    );
\intensity_read_reg_382_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(31),
      Q => intensity_read_reg_382(31),
      R => '0'
    );
\intensity_read_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(3),
      Q => intensity_read_reg_382(3),
      R => '0'
    );
\intensity_read_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(4),
      Q => intensity_read_reg_382(4),
      R => '0'
    );
\intensity_read_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(5),
      Q => intensity_read_reg_382(5),
      R => '0'
    );
\intensity_read_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(6),
      Q => intensity_read_reg_382(6),
      R => '0'
    );
\intensity_read_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(7),
      Q => intensity_read_reg_382(7),
      R => '0'
    );
\intensity_read_reg_382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(8),
      Q => intensity_read_reg_382(8),
      R => '0'
    );
\intensity_read_reg_382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => intensity(9),
      Q => intensity_read_reg_382(9),
      R => '0'
    );
\lfsr_loc_0_reg_164_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_136,
      Q => \lfsr_loc_0_reg_164_reg_n_0_[0]\,
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_126,
      Q => grp_fu_290_p0(9),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_125,
      Q => grp_fu_290_p0(10),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_124,
      Q => grp_fu_290_p0(11),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_123,
      Q => grp_fu_290_p0(12),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_122,
      Q => grp_fu_290_p0(13),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_121,
      Q => grp_fu_290_p0(14),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_120,
      Q => grp_fu_290_p0(15),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_119,
      Q => grp_fu_290_p0(16),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_118,
      Q => grp_fu_290_p0(17),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_117,
      Q => grp_fu_290_p0(18),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_135,
      Q => lshr_ln_fu_202_p4(0),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_116,
      Q => grp_fu_290_p0(19),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_115,
      Q => lshr_ln_fu_202_p4(20),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_114,
      Q => grp_fu_290_p0(21),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_113,
      Q => grp_fu_290_p0(22),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_112,
      Q => grp_fu_290_p0(23),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_111,
      Q => grp_fu_290_p0(24),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_110,
      Q => grp_fu_290_p0(25),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_109,
      Q => grp_fu_290_p0(26),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_108,
      Q => grp_fu_290_p0(27),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_107,
      Q => grp_fu_290_p0(28),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_134,
      Q => grp_fu_290_p0(1),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_106,
      Q => grp_fu_290_p0(29),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_105,
      Q => lshr_ln_fu_202_p4(30),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_133,
      Q => grp_fu_290_p0(2),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_132,
      Q => grp_fu_290_p0(3),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_131,
      Q => grp_fu_290_p0(4),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_130,
      Q => grp_fu_290_p0(5),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_129,
      Q => grp_fu_290_p0(6),
      S => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_128,
      Q => grp_fu_290_p0(7),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_loc_0_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(1),
      D => control_s_axi_U_n_127,
      Q => grp_fu_290_p0(8),
      R => lfsr_loc_0_reg_164(0)
    );
\lfsr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => lshr_ln_fu_202_p4(0),
      Q => or_ln_reg_408(0),
      R => '0'
    );
\lfsr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(10),
      Q => or_ln_reg_408(10),
      R => '0'
    );
\lfsr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(11),
      Q => or_ln_reg_408(11),
      R => '0'
    );
\lfsr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(12),
      Q => or_ln_reg_408(12),
      R => '0'
    );
\lfsr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(13),
      Q => or_ln_reg_408(13),
      R => '0'
    );
\lfsr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(14),
      Q => or_ln_reg_408(14),
      R => '0'
    );
\lfsr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(15),
      Q => or_ln_reg_408(15),
      R => '0'
    );
\lfsr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(16),
      Q => or_ln_reg_408(16),
      R => '0'
    );
\lfsr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(17),
      Q => or_ln_reg_408(17),
      R => '0'
    );
\lfsr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(18),
      Q => or_ln_reg_408(18),
      R => '0'
    );
\lfsr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(19),
      Q => or_ln_reg_408(19),
      R => '0'
    );
\lfsr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(1),
      Q => or_ln_reg_408(1),
      R => '0'
    );
\lfsr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => lshr_ln_fu_202_p4(20),
      Q => or_ln_reg_408(20),
      R => '0'
    );
\lfsr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(21),
      Q => or_ln_reg_408(21),
      R => '0'
    );
\lfsr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(22),
      Q => or_ln_reg_408(22),
      R => '0'
    );
\lfsr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(23),
      Q => or_ln_reg_408(23),
      R => '0'
    );
\lfsr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(24),
      Q => or_ln_reg_408(24),
      R => '0'
    );
\lfsr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(25),
      Q => or_ln_reg_408(25),
      R => '0'
    );
\lfsr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(26),
      Q => or_ln_reg_408(26),
      R => '0'
    );
\lfsr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(27),
      Q => or_ln_reg_408(27),
      R => '0'
    );
\lfsr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(28),
      Q => or_ln_reg_408(28),
      R => '0'
    );
\lfsr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(29),
      Q => or_ln_reg_408(29),
      R => '0'
    );
\lfsr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(2),
      Q => or_ln_reg_408(2),
      R => '0'
    );
\lfsr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => lshr_ln_fu_202_p4(30),
      Q => or_ln_reg_408(30),
      R => '0'
    );
\lfsr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => tmp_3_fu_274_p3(0),
      Q => or_ln_reg_408(31),
      R => '0'
    );
\lfsr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(3),
      Q => or_ln_reg_408(3),
      R => '0'
    );
\lfsr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(4),
      Q => or_ln_reg_408(4),
      R => '0'
    );
\lfsr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(5),
      Q => or_ln_reg_408(5),
      R => '0'
    );
\lfsr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(6),
      Q => or_ln_reg_408(6),
      R => '0'
    );
\lfsr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(7),
      Q => or_ln_reg_408(7),
      R => '0'
    );
\lfsr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(8),
      Q => or_ln_reg_408(8),
      R => '0'
    );
\lfsr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_290_ap_start,
      D => grp_fu_290_p0(9),
      Q => or_ln_reg_408(9),
      R => '0'
    );
\range_size_read_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(0),
      Q => range_size_read_reg_387(0),
      R => '0'
    );
\range_size_read_reg_387_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(10),
      Q => range_size_read_reg_387(10),
      R => '0'
    );
\range_size_read_reg_387_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(11),
      Q => range_size_read_reg_387(11),
      R => '0'
    );
\range_size_read_reg_387_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(12),
      Q => range_size_read_reg_387(12),
      R => '0'
    );
\range_size_read_reg_387_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(13),
      Q => range_size_read_reg_387(13),
      R => '0'
    );
\range_size_read_reg_387_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(14),
      Q => range_size_read_reg_387(14),
      R => '0'
    );
\range_size_read_reg_387_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(15),
      Q => range_size_read_reg_387(15),
      R => '0'
    );
\range_size_read_reg_387_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(16),
      Q => range_size_read_reg_387(16),
      R => '0'
    );
\range_size_read_reg_387_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(17),
      Q => range_size_read_reg_387(17),
      R => '0'
    );
\range_size_read_reg_387_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(18),
      Q => range_size_read_reg_387(18),
      R => '0'
    );
\range_size_read_reg_387_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(19),
      Q => range_size_read_reg_387(19),
      R => '0'
    );
\range_size_read_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(1),
      Q => range_size_read_reg_387(1),
      R => '0'
    );
\range_size_read_reg_387_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(20),
      Q => range_size_read_reg_387(20),
      R => '0'
    );
\range_size_read_reg_387_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(21),
      Q => range_size_read_reg_387(21),
      R => '0'
    );
\range_size_read_reg_387_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(22),
      Q => range_size_read_reg_387(22),
      R => '0'
    );
\range_size_read_reg_387_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(23),
      Q => range_size_read_reg_387(23),
      R => '0'
    );
\range_size_read_reg_387_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(24),
      Q => range_size_read_reg_387(24),
      R => '0'
    );
\range_size_read_reg_387_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(25),
      Q => range_size_read_reg_387(25),
      R => '0'
    );
\range_size_read_reg_387_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(26),
      Q => range_size_read_reg_387(26),
      R => '0'
    );
\range_size_read_reg_387_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(27),
      Q => range_size_read_reg_387(27),
      R => '0'
    );
\range_size_read_reg_387_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(28),
      Q => range_size_read_reg_387(28),
      R => '0'
    );
\range_size_read_reg_387_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(29),
      Q => range_size_read_reg_387(29),
      R => '0'
    );
\range_size_read_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(2),
      Q => range_size_read_reg_387(2),
      R => '0'
    );
\range_size_read_reg_387_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(30),
      Q => range_size_read_reg_387(30),
      R => '0'
    );
\range_size_read_reg_387_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(31),
      Q => range_size_read_reg_387(31),
      R => '0'
    );
\range_size_read_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(3),
      Q => range_size_read_reg_387(3),
      R => '0'
    );
\range_size_read_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(4),
      Q => range_size_read_reg_387(4),
      R => '0'
    );
\range_size_read_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(5),
      Q => range_size_read_reg_387(5),
      R => '0'
    );
\range_size_read_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(6),
      Q => range_size_read_reg_387(6),
      R => '0'
    );
\range_size_read_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(7),
      Q => range_size_read_reg_387(7),
      R => '0'
    );
\range_size_read_reg_387_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(8),
      Q => range_size_read_reg_387(8),
      R => '0'
    );
\range_size_read_reg_387_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => range_size(9),
      Q => range_size_read_reg_387(9),
      R => '0'
    );
\seed_read_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(0),
      Q => seed_read_reg_377(0),
      R => '0'
    );
\seed_read_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(10),
      Q => seed_read_reg_377(10),
      R => '0'
    );
\seed_read_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(11),
      Q => seed_read_reg_377(11),
      R => '0'
    );
\seed_read_reg_377_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(12),
      Q => seed_read_reg_377(12),
      R => '0'
    );
\seed_read_reg_377_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(13),
      Q => seed_read_reg_377(13),
      R => '0'
    );
\seed_read_reg_377_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(14),
      Q => seed_read_reg_377(14),
      R => '0'
    );
\seed_read_reg_377_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(15),
      Q => seed_read_reg_377(15),
      R => '0'
    );
\seed_read_reg_377_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(16),
      Q => seed_read_reg_377(16),
      R => '0'
    );
\seed_read_reg_377_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(17),
      Q => seed_read_reg_377(17),
      R => '0'
    );
\seed_read_reg_377_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(18),
      Q => seed_read_reg_377(18),
      R => '0'
    );
\seed_read_reg_377_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(19),
      Q => seed_read_reg_377(19),
      R => '0'
    );
\seed_read_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(1),
      Q => seed_read_reg_377(1),
      R => '0'
    );
\seed_read_reg_377_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(20),
      Q => seed_read_reg_377(20),
      R => '0'
    );
\seed_read_reg_377_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(21),
      Q => seed_read_reg_377(21),
      R => '0'
    );
\seed_read_reg_377_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(22),
      Q => seed_read_reg_377(22),
      R => '0'
    );
\seed_read_reg_377_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(23),
      Q => seed_read_reg_377(23),
      R => '0'
    );
\seed_read_reg_377_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(24),
      Q => seed_read_reg_377(24),
      R => '0'
    );
\seed_read_reg_377_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(25),
      Q => seed_read_reg_377(25),
      R => '0'
    );
\seed_read_reg_377_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(26),
      Q => seed_read_reg_377(26),
      R => '0'
    );
\seed_read_reg_377_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(27),
      Q => seed_read_reg_377(27),
      R => '0'
    );
\seed_read_reg_377_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(28),
      Q => seed_read_reg_377(28),
      R => '0'
    );
\seed_read_reg_377_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(29),
      Q => seed_read_reg_377(29),
      R => '0'
    );
\seed_read_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(2),
      Q => seed_read_reg_377(2),
      R => '0'
    );
\seed_read_reg_377_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(30),
      Q => seed_read_reg_377(30),
      R => '0'
    );
\seed_read_reg_377_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(31),
      Q => seed_read_reg_377(31),
      R => '0'
    );
\seed_read_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(3),
      Q => seed_read_reg_377(3),
      R => '0'
    );
\seed_read_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(4),
      Q => seed_read_reg_377(4),
      R => '0'
    );
\seed_read_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(5),
      Q => seed_read_reg_377(5),
      R => '0'
    );
\seed_read_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(6),
      Q => seed_read_reg_377(6),
      R => '0'
    );
\seed_read_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(7),
      Q => seed_read_reg_377(7),
      R => '0'
    );
\seed_read_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(8),
      Q => seed_read_reg_377(8),
      R => '0'
    );
\seed_read_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => seed(9),
      Q => seed_read_reg_377(9),
      R => '0'
    );
urem_32ns_11ns_32_36_seq_1_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_11ns_32_36_seq_1
     port map (
      CO(0) => icmp_ln38_fu_302_p2(0),
      D(0) => tmp_3_fu_274_p3(0),
      Q(5) => ap_CS_fsm_state37,
      Q(4) => \ap_CS_fsm_reg_n_0_[35]\,
      Q(3) => \ap_CS_fsm_reg_n_0_[34]\,
      Q(2) => \ap_CS_fsm_reg_n_0_[33]\,
      Q(1) => \ap_CS_fsm_reg_n_0_[32]\,
      Q(0) => grp_fu_290_ap_start,
      \ap_CS_fsm_reg[33]\ => urem_32ns_11ns_32_36_seq_1_U1_n_4,
      \ap_CS_fsm_reg[36]\(0) => urem_32ns_11ns_32_36_seq_1_U1_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dividend0_reg[30]_0\(31) => lshr_ln_fu_202_p4(30),
      \dividend0_reg[30]_0\(30 downto 22) => grp_fu_290_p0(29 downto 21),
      \dividend0_reg[30]_0\(21) => lshr_ln_fu_202_p4(20),
      \dividend0_reg[30]_0\(20 downto 2) => grp_fu_290_p0(19 downto 1),
      \dividend0_reg[30]_0\(1) => lshr_ln_fu_202_p4(0),
      \dividend0_reg[30]_0\(0) => \lfsr_loc_0_reg_164_reg_n_0_[0]\,
      grp_fu_311_ap_start => grp_fu_311_ap_start,
      \icmp_ln38_reg_414_reg[0]\(31 downto 0) => intensity_read_reg_382(31 downto 0),
      r_stage_reg_r_29 => urem_32ns_11ns_32_36_seq_1_U1_n_0
    );
urem_32ns_32ns_32_36_seq_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector_urem_32ns_32ns_32_36_seq_1
     port map (
      Q(31 downto 0) => or_ln_reg_408(31 downto 0),
      add_ln44_fu_338_p2(61 downto 0) => sext_ln44_fu_353_p1(61 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dividend0_reg[31]_0\(31 downto 0) => seed_read_reg_377(31 downto 0),
      \divisor0_reg[31]_0\(31 downto 0) => range_size_read_reg_387(31 downto 0),
      \gmem_addr_reg_428_reg[61]\(62 downto 0) => weight_mem_read_reg_392(63 downto 1),
      grp_fu_311_ap_start => grp_fu_311_ap_start,
      \r_stage_reg[32]\ => urem_32ns_11ns_32_36_seq_1_U1_n_0
    );
\weight_mem_read_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(10),
      Q => weight_mem_read_reg_392(10),
      R => '0'
    );
\weight_mem_read_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(11),
      Q => weight_mem_read_reg_392(11),
      R => '0'
    );
\weight_mem_read_reg_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(12),
      Q => weight_mem_read_reg_392(12),
      R => '0'
    );
\weight_mem_read_reg_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(13),
      Q => weight_mem_read_reg_392(13),
      R => '0'
    );
\weight_mem_read_reg_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(14),
      Q => weight_mem_read_reg_392(14),
      R => '0'
    );
\weight_mem_read_reg_392_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(15),
      Q => weight_mem_read_reg_392(15),
      R => '0'
    );
\weight_mem_read_reg_392_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(16),
      Q => weight_mem_read_reg_392(16),
      R => '0'
    );
\weight_mem_read_reg_392_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(17),
      Q => weight_mem_read_reg_392(17),
      R => '0'
    );
\weight_mem_read_reg_392_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(18),
      Q => weight_mem_read_reg_392(18),
      R => '0'
    );
\weight_mem_read_reg_392_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(19),
      Q => weight_mem_read_reg_392(19),
      R => '0'
    );
\weight_mem_read_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(1),
      Q => weight_mem_read_reg_392(1),
      R => '0'
    );
\weight_mem_read_reg_392_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(20),
      Q => weight_mem_read_reg_392(20),
      R => '0'
    );
\weight_mem_read_reg_392_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(21),
      Q => weight_mem_read_reg_392(21),
      R => '0'
    );
\weight_mem_read_reg_392_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(22),
      Q => weight_mem_read_reg_392(22),
      R => '0'
    );
\weight_mem_read_reg_392_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(23),
      Q => weight_mem_read_reg_392(23),
      R => '0'
    );
\weight_mem_read_reg_392_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(24),
      Q => weight_mem_read_reg_392(24),
      R => '0'
    );
\weight_mem_read_reg_392_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(25),
      Q => weight_mem_read_reg_392(25),
      R => '0'
    );
\weight_mem_read_reg_392_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(26),
      Q => weight_mem_read_reg_392(26),
      R => '0'
    );
\weight_mem_read_reg_392_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(27),
      Q => weight_mem_read_reg_392(27),
      R => '0'
    );
\weight_mem_read_reg_392_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(28),
      Q => weight_mem_read_reg_392(28),
      R => '0'
    );
\weight_mem_read_reg_392_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(29),
      Q => weight_mem_read_reg_392(29),
      R => '0'
    );
\weight_mem_read_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(2),
      Q => weight_mem_read_reg_392(2),
      R => '0'
    );
\weight_mem_read_reg_392_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(30),
      Q => weight_mem_read_reg_392(30),
      R => '0'
    );
\weight_mem_read_reg_392_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(31),
      Q => weight_mem_read_reg_392(31),
      R => '0'
    );
\weight_mem_read_reg_392_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(32),
      Q => weight_mem_read_reg_392(32),
      R => '0'
    );
\weight_mem_read_reg_392_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(33),
      Q => weight_mem_read_reg_392(33),
      R => '0'
    );
\weight_mem_read_reg_392_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(34),
      Q => weight_mem_read_reg_392(34),
      R => '0'
    );
\weight_mem_read_reg_392_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(35),
      Q => weight_mem_read_reg_392(35),
      R => '0'
    );
\weight_mem_read_reg_392_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(36),
      Q => weight_mem_read_reg_392(36),
      R => '0'
    );
\weight_mem_read_reg_392_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(37),
      Q => weight_mem_read_reg_392(37),
      R => '0'
    );
\weight_mem_read_reg_392_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(38),
      Q => weight_mem_read_reg_392(38),
      R => '0'
    );
\weight_mem_read_reg_392_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(39),
      Q => weight_mem_read_reg_392(39),
      R => '0'
    );
\weight_mem_read_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(3),
      Q => weight_mem_read_reg_392(3),
      R => '0'
    );
\weight_mem_read_reg_392_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(40),
      Q => weight_mem_read_reg_392(40),
      R => '0'
    );
\weight_mem_read_reg_392_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(41),
      Q => weight_mem_read_reg_392(41),
      R => '0'
    );
\weight_mem_read_reg_392_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(42),
      Q => weight_mem_read_reg_392(42),
      R => '0'
    );
\weight_mem_read_reg_392_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(43),
      Q => weight_mem_read_reg_392(43),
      R => '0'
    );
\weight_mem_read_reg_392_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(44),
      Q => weight_mem_read_reg_392(44),
      R => '0'
    );
\weight_mem_read_reg_392_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(45),
      Q => weight_mem_read_reg_392(45),
      R => '0'
    );
\weight_mem_read_reg_392_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(46),
      Q => weight_mem_read_reg_392(46),
      R => '0'
    );
\weight_mem_read_reg_392_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(47),
      Q => weight_mem_read_reg_392(47),
      R => '0'
    );
\weight_mem_read_reg_392_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(48),
      Q => weight_mem_read_reg_392(48),
      R => '0'
    );
\weight_mem_read_reg_392_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(49),
      Q => weight_mem_read_reg_392(49),
      R => '0'
    );
\weight_mem_read_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(4),
      Q => weight_mem_read_reg_392(4),
      R => '0'
    );
\weight_mem_read_reg_392_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(50),
      Q => weight_mem_read_reg_392(50),
      R => '0'
    );
\weight_mem_read_reg_392_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(51),
      Q => weight_mem_read_reg_392(51),
      R => '0'
    );
\weight_mem_read_reg_392_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(52),
      Q => weight_mem_read_reg_392(52),
      R => '0'
    );
\weight_mem_read_reg_392_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(53),
      Q => weight_mem_read_reg_392(53),
      R => '0'
    );
\weight_mem_read_reg_392_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(54),
      Q => weight_mem_read_reg_392(54),
      R => '0'
    );
\weight_mem_read_reg_392_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(55),
      Q => weight_mem_read_reg_392(55),
      R => '0'
    );
\weight_mem_read_reg_392_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(56),
      Q => weight_mem_read_reg_392(56),
      R => '0'
    );
\weight_mem_read_reg_392_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(57),
      Q => weight_mem_read_reg_392(57),
      R => '0'
    );
\weight_mem_read_reg_392_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(58),
      Q => weight_mem_read_reg_392(58),
      R => '0'
    );
\weight_mem_read_reg_392_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(59),
      Q => weight_mem_read_reg_392(59),
      R => '0'
    );
\weight_mem_read_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(5),
      Q => weight_mem_read_reg_392(5),
      R => '0'
    );
\weight_mem_read_reg_392_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(60),
      Q => weight_mem_read_reg_392(60),
      R => '0'
    );
\weight_mem_read_reg_392_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(61),
      Q => weight_mem_read_reg_392(61),
      R => '0'
    );
\weight_mem_read_reg_392_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(62),
      Q => weight_mem_read_reg_392(62),
      R => '0'
    );
\weight_mem_read_reg_392_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(63),
      Q => weight_mem_read_reg_392(63),
      R => '0'
    );
\weight_mem_read_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(6),
      Q => weight_mem_read_reg_392(6),
      R => '0'
    );
\weight_mem_read_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(7),
      Q => weight_mem_read_reg_392(7),
      R => '0'
    );
\weight_mem_read_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(8),
      Q => weight_mem_read_reg_392(8),
      R => '0'
    );
\weight_mem_read_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => weight_mem(9),
      Q => weight_mem_read_reg_392(9),
      R => '0'
    );
\xor_ln45_reg_442[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => current_val_reg_437(0),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(0)
    );
\xor_ln45_reg_442[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(10),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(10)
    );
\xor_ln45_reg_442[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(11),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(11)
    );
\xor_ln45_reg_442[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA6AAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(12),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(12)
    );
\xor_ln45_reg_442[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(13),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(13)
    );
\xor_ln45_reg_442[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(14),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(14)
    );
\xor_ln45_reg_442[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(15),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(15)
    );
\xor_ln45_reg_442[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(16),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(16)
    );
\xor_ln45_reg_442[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(17),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(17)
    );
\xor_ln45_reg_442[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(18),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(18)
    );
\xor_ln45_reg_442[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(19),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(19)
    );
\xor_ln45_reg_442[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => current_val_reg_437(1),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(1)
    );
\xor_ln45_reg_442[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA6AAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(20),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(20)
    );
\xor_ln45_reg_442[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(21),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(21)
    );
\xor_ln45_reg_442[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(22),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(22)
    );
\xor_ln45_reg_442[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(23),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(3),
      I5 => bit_pos_reg_423(4),
      O => xor_ln45_fu_372_p2(23)
    );
\xor_ln45_reg_442[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(24),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(24)
    );
\xor_ln45_reg_442[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(25),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(25)
    );
\xor_ln45_reg_442[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(26),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(26)
    );
\xor_ln45_reg_442[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(27),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(27)
    );
\xor_ln45_reg_442[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(28),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(28)
    );
\xor_ln45_reg_442[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(29),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(29)
    );
\xor_ln45_reg_442[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => current_val_reg_437(2),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(2)
    );
\xor_ln45_reg_442[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(30),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(30)
    );
\xor_ln45_reg_442[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(31),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(31)
    );
\xor_ln45_reg_442[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA9AAA"
    )
        port map (
      I0 => current_val_reg_437(3),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(3)
    );
\xor_ln45_reg_442[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA6"
    )
        port map (
      I0 => current_val_reg_437(4),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(4)
    );
\xor_ln45_reg_442[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => current_val_reg_437(5),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(5)
    );
\xor_ln45_reg_442[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA6AA"
    )
        port map (
      I0 => current_val_reg_437(6),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(6)
    );
\xor_ln45_reg_442[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA6AAA"
    )
        port map (
      I0 => current_val_reg_437(7),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(7)
    );
\xor_ln45_reg_442[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(8),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(0),
      I3 => bit_pos_reg_423(1),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(8)
    );
\xor_ln45_reg_442[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AAAAAAAAAA"
    )
        port map (
      I0 => current_val_reg_437(9),
      I1 => bit_pos_reg_423(2),
      I2 => bit_pos_reg_423(1),
      I3 => bit_pos_reg_423(0),
      I4 => bit_pos_reg_423(4),
      I5 => bit_pos_reg_423(3),
      O => xor_ln45_fu_372_p2(9)
    );
\xor_ln45_reg_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(0),
      Q => xor_ln45_reg_442(0),
      R => '0'
    );
\xor_ln45_reg_442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(10),
      Q => xor_ln45_reg_442(10),
      R => '0'
    );
\xor_ln45_reg_442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(11),
      Q => xor_ln45_reg_442(11),
      R => '0'
    );
\xor_ln45_reg_442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(12),
      Q => xor_ln45_reg_442(12),
      R => '0'
    );
\xor_ln45_reg_442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(13),
      Q => xor_ln45_reg_442(13),
      R => '0'
    );
\xor_ln45_reg_442_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(14),
      Q => xor_ln45_reg_442(14),
      R => '0'
    );
\xor_ln45_reg_442_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(15),
      Q => xor_ln45_reg_442(15),
      R => '0'
    );
\xor_ln45_reg_442_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(16),
      Q => xor_ln45_reg_442(16),
      R => '0'
    );
\xor_ln45_reg_442_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(17),
      Q => xor_ln45_reg_442(17),
      R => '0'
    );
\xor_ln45_reg_442_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(18),
      Q => xor_ln45_reg_442(18),
      R => '0'
    );
\xor_ln45_reg_442_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(19),
      Q => xor_ln45_reg_442(19),
      R => '0'
    );
\xor_ln45_reg_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(1),
      Q => xor_ln45_reg_442(1),
      R => '0'
    );
\xor_ln45_reg_442_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(20),
      Q => xor_ln45_reg_442(20),
      R => '0'
    );
\xor_ln45_reg_442_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(21),
      Q => xor_ln45_reg_442(21),
      R => '0'
    );
\xor_ln45_reg_442_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(22),
      Q => xor_ln45_reg_442(22),
      R => '0'
    );
\xor_ln45_reg_442_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(23),
      Q => xor_ln45_reg_442(23),
      R => '0'
    );
\xor_ln45_reg_442_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(24),
      Q => xor_ln45_reg_442(24),
      R => '0'
    );
\xor_ln45_reg_442_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(25),
      Q => xor_ln45_reg_442(25),
      R => '0'
    );
\xor_ln45_reg_442_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(26),
      Q => xor_ln45_reg_442(26),
      R => '0'
    );
\xor_ln45_reg_442_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(27),
      Q => xor_ln45_reg_442(27),
      R => '0'
    );
\xor_ln45_reg_442_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(28),
      Q => xor_ln45_reg_442(28),
      R => '0'
    );
\xor_ln45_reg_442_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(29),
      Q => xor_ln45_reg_442(29),
      R => '0'
    );
\xor_ln45_reg_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(2),
      Q => xor_ln45_reg_442(2),
      R => '0'
    );
\xor_ln45_reg_442_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(30),
      Q => xor_ln45_reg_442(30),
      R => '0'
    );
\xor_ln45_reg_442_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(31),
      Q => xor_ln45_reg_442(31),
      R => '0'
    );
\xor_ln45_reg_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(3),
      Q => xor_ln45_reg_442(3),
      R => '0'
    );
\xor_ln45_reg_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(4),
      Q => xor_ln45_reg_442(4),
      R => '0'
    );
\xor_ln45_reg_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(5),
      Q => xor_ln45_reg_442(5),
      R => '0'
    );
\xor_ln45_reg_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(6),
      Q => xor_ln45_reg_442(6),
      R => '0'
    );
\xor_ln45_reg_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(7),
      Q => xor_ln45_reg_442(7),
      R => '0'
    );
\xor_ln45_reg_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(8),
      Q => xor_ln45_reg_442(8),
      R => '0'
    );
\xor_ln45_reg_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state82,
      D => xor_ln45_fu_372_p2(9),
      Q => xor_ln45_reg_442(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_radiation_injector_0_0,radiation_injector,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "radiation_injector,Vivado 2025.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of inst : label is "88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of inst : label is "88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of inst : label is "88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of inst : label is "88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of inst : label is "88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of inst : label is "88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of inst : label is "88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of inst : label is "88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of inst : label is "88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of inst : label is "88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of inst : label is "88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of inst : label is "88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of inst : label is "88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of inst : label is "88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of inst : label is "88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of inst : label is "88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of inst : label is "88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of inst : label is "88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of inst : label is "88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of inst : label is "88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of inst : label is "88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of inst : label is "88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of inst : label is "88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of inst : label is "88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of inst : label is "88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of inst : label is "88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of inst : label is "88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of inst : label is "88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of inst : label is "88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of inst : label is "88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of inst : label is "88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of inst : label is "88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_MODE of m_axi_gmem_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_r_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_ARADDR : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_radiation_injector
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 2) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_AWLEN(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 2) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_axi_control_r_ARADDR(4 downto 0) => s_axi_control_r_ARADDR(4 downto 0),
      s_axi_control_r_ARREADY => s_axi_control_r_ARREADY,
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(4 downto 2) => s_axi_control_r_AWADDR(4 downto 2),
      s_axi_control_r_AWADDR(1 downto 0) => B"00",
      s_axi_control_r_AWREADY => s_axi_control_r_AWREADY,
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BRESP(1 downto 0) => NLW_inst_s_axi_control_r_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RRESP(1 downto 0) => NLW_inst_s_axi_control_r_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WREADY => s_axi_control_r_WREADY,
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
end STRUCTURE;
