vendor_name = ModelSim
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/programs/example_program_1.hex
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/RISCV_core/RISCV_core.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/InstructionMemory.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/ProgramCounter.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/decoder.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/ALU.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/RegisterFile.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/types.sv
source_file = 1, wr_data_mux.sv
source_file = 1, SDC1.sdc
source_file = 1, output_files/RISCV_core.sdc
source_file = 1, output_files/RISCV_core.stp
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/Waveform.vwf
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/TB_RISCV_core.sv
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/programs/example_program_3.hex
source_file = 1, D:/Z/projects/RISCV_project/before_hiatus/RISCV_core_quartus_V2/db/RISCV_core.cbx.xml
design_name = RISCV_core
instance = comp, \enable~input , enable~input, RISCV_core, 1
instance = comp, \reset~input , reset~input, RISCV_core, 1
instance = comp, \clk~input , clk~input, RISCV_core, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
