Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 17 18:49:45 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 2.921ns (37.914%)  route 4.783ns (62.086%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.903     7.405    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I5_O)        0.298     7.703 r  wqee/outseg2[4]_i_1/O
                         net (fo=1, routed)           0.000     7.703    wqee/outseg2_0[4]
    SLICE_X84Y77         FDRE                                         r  wqee/outseg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 2.921ns (38.008%)  route 4.764ns (61.992%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.884     7.386    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I1_O)        0.298     7.684 r  wqee/outseg2[3]_i_1/O
                         net (fo=1, routed)           0.000     7.684    wqee/outseg2_0[3]
    SLICE_X84Y77         FDRE                                         r  wqee/outseg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 2.921ns (38.027%)  route 4.760ns (61.973%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.880     7.382    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.298     7.680 r  wqee/outseg2[1]_i_1/O
                         net (fo=1, routed)           0.000     7.680    wqee/outseg2_0[1]
    SLICE_X85Y77         FDRE                                         r  wqee/outseg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 2.921ns (38.759%)  route 4.615ns (61.241%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.735     7.237    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X84Y77         LUT5 (Prop_lut5_I0_O)        0.298     7.535 r  wqee/outseg1[7]_i_1/O
                         net (fo=1, routed)           0.000     7.535    wqee/outseg1_1[7]
    SLICE_X84Y77         FDRE                                         r  wqee/outseg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 2.921ns (38.769%)  route 4.613ns (61.231%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.733     7.235    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I5_O)        0.298     7.533 r  wqee/outseg2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.533    wqee/outseg2_0[2]
    SLICE_X84Y77         FDRE                                         r  wqee/outseg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 2.921ns (38.878%)  route 4.592ns (61.122%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.712     7.214    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I0_O)        0.298     7.512 r  wqee/outseg2[6]_i_1/O
                         net (fo=1, routed)           0.000     7.512    wqee/outseg2_0[6]
    SLICE_X85Y77         FDRE                                         r  wqee/outseg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 2.921ns (38.904%)  route 4.587ns (61.096%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.707     7.209    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I2_O)        0.298     7.507 r  wqee/outseg2[5]_i_1/O
                         net (fo=1, routed)           0.000     7.507    wqee/outseg2_0[5]
    SLICE_X85Y77         FDRE                                         r  wqee/outseg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            wqee/outseg2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 2.921ns (39.801%)  route 4.417ns (60.199%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V6                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  B_IBUF[2]_inst/O
                         net (fo=6, routed)           2.163     3.669    wqee/B_IBUF[2]
    SLICE_X84Y74         LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  wqee/outseg2[7]_i_13/O
                         net (fo=1, routed)           0.568     4.361    wqee/outseg2[7]_i_13_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.808 f  wqee/outseg2_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.149     5.957    wqee/outseg2_reg[7]_i_7_n_4
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.307     6.264 r  wqee/outseg2[7]_i_11/O
                         net (fo=1, routed)           0.000     6.264    wqee/outseg2[7]_i_11_n_0
    SLICE_X85Y76         MUXF7 (Prop_muxf7_I0_O)      0.238     6.502 r  wqee/outseg2_reg[7]_i_6/O
                         net (fo=8, routed)           0.538     7.040    wqee/outseg2_reg[7]_i_6_n_0
    SLICE_X84Y76         LUT6 (Prop_lut6_I5_O)        0.298     7.338 r  wqee/outseg2[7]_i_1/O
                         net (fo=1, routed)           0.000     7.338    wqee/outseg2_0[7]
    SLICE_X84Y76         FDRE                                         r  wqee/outseg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/seg_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.249ns  (logic 4.125ns (56.900%)  route 3.124ns (43.100%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE                         0.000     0.000 r  wqee/iio/seg_DATA_reg[5]/C
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  wqee/iio/seg_DATA_reg[5]/Q
                         net (fo=1, routed)           3.124     3.543    segdata_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         3.706     7.249 r  segdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.249    segdata[5]
    N4                                                                r  segdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/seg_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 4.208ns (58.187%)  route 3.024ns (41.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDRE                         0.000     0.000 r  wqee/iio/seg_DATA_reg[7]/C
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  wqee/iio/seg_DATA_reg[7]/Q
                         net (fo=1, routed)           3.024     3.502    segdata_OBUF[7]
    P1                   OBUF (Prop_obuf_I_O)         3.730     7.231 r  segdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.231    segdata[7]
    P1                                                                r  segdata[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_COM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.133     0.297    wqee/iio/counter_reg_n_0_[0]
    SLICE_X85Y75         FDRE                                         r  wqee/iio/seg_COM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/outseg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE                         0.000     0.000 r  wqee/outseg2_reg[6]/C
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wqee/outseg2_reg[6]/Q
                         net (fo=1, routed)           0.210     0.351    wqee/iio/outseg2[5]
    SLICE_X85Y78         LUT2 (Prop_lut2_I0_O)        0.042     0.393 r  wqee/iio/seg_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.393    wqee/iio/seg_DATA[6]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.187     0.351    wqee/iio/counter_reg_n_0_[0]
    SLICE_X84Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  wqee/iio/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    wqee/iio/counter[0]_i_1_n_0
    SLICE_X84Y76         FDRE                                         r  wqee/iio/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_COM_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (51.951%)  route 0.193ns (48.049%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.193     0.357    wqee/iio/counter_reg_n_0_[0]
    SLICE_X85Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.402 r  wqee/iio/seg_COM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.402    wqee/iio/seg_COM[6]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  wqee/iio/seg_COM_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/outseg2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.583%)  route 0.196ns (48.417%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE                         0.000     0.000 r  wqee/outseg2_reg[2]/C
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wqee/outseg2_reg[2]/Q
                         net (fo=1, routed)           0.196     0.360    wqee/iio/outseg2[1]
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.405 r  wqee/iio/seg_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    wqee/iio/seg_DATA[2]_i_1_n_0
    SLICE_X84Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.212ns (51.670%)  route 0.198ns (48.330%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    wqee/iio/counter_reg_n_0_[0]
    SLICE_X84Y78         LUT3 (Prop_lut3_I1_O)        0.048     0.410 r  wqee/iio/seg_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.410    wqee/iio/seg_DATA[3]_i_1_n_0
    SLICE_X84Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.209ns (50.815%)  route 0.202ns (49.185%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.202     0.366    wqee/iio/counter_reg_n_0_[0]
    SLICE_X84Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.411 r  wqee/iio/seg_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.411    wqee/iio/seg_DATA[4]_i_1_n_0
    SLICE_X84Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.212ns (51.171%)  route 0.202ns (48.829%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.202     0.366    wqee/iio/counter_reg_n_0_[0]
    SLICE_X84Y78         LUT3 (Prop_lut3_I1_O)        0.048     0.414 r  wqee/iio/seg_DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.414    wqee/iio/seg_DATA[7]_i_1_n_0
    SLICE_X84Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.207ns (43.460%)  route 0.269ns (56.540%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.269     0.433    wqee/iio/counter_reg_n_0_[0]
    SLICE_X85Y78         LUT2 (Prop_lut2_I1_O)        0.043     0.476 r  wqee/iio/seg_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.476    wqee/iio/seg_DATA[5]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wqee/iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wqee/iio/seg_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.696%)  route 0.269ns (56.304%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE                         0.000     0.000 r  wqee/iio/counter_reg[0]/C
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wqee/iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.269     0.433    wqee/iio/counter_reg_n_0_[0]
    SLICE_X85Y78         LUT2 (Prop_lut2_I0_O)        0.045     0.478 r  wqee/iio/seg_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.478    wqee/iio/seg_DATA[1]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  wqee/iio/seg_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------





