
L433RC-example-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000854c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080086dc  080086dc  000096dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008814  08008814  0000a088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008814  08008814  00009814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800881c  0800881c  0000a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800881c  0800881c  0000981c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008820  08008820  00009820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08008824  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000784  20000088  080088ac  0000a088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000080c  080088ac  0000a80c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013808  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a84  00000000  00000000  0001d8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00021348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c38  00000000  00000000  00022368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d20  00000000  00000000  00022fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018b13  00000000  00000000  00049cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deb30  00000000  00000000  000627d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141303  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000482c  00000000  00000000  00141348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00145b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080086c4 	.word	0x080086c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080086c4 	.word	0x080086c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005b2:	4a18      	ldr	r2, [pc, #96]	@ (8000614 <MX_CAN1_Init+0x68>)
 80005b4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 80005b6:	4b16      	ldr	r3, [pc, #88]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005b8:	2214      	movs	r2, #20
 80005ba:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005bc:	4b14      	ldr	r3, [pc, #80]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005c2:	4b13      	ldr	r3, [pc, #76]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80005c8:	4b11      	ldr	r3, [pc, #68]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005ce:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80005d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80005d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005d8:	2200      	movs	r2, #0
 80005da:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80005dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005de:	2200      	movs	r2, #0
 80005e0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80005e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80005e8:	4b09      	ldr	r3, [pc, #36]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80005ee:	4b08      	ldr	r3, [pc, #32]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80005fa:	4805      	ldr	r0, [pc, #20]	@ (8000610 <MX_CAN1_Init+0x64>)
 80005fc:	f003 fd56 	bl	80040ac <HAL_CAN_Init>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000606:	f002 fe7b 	bl	8003300 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	200000a4 	.word	0x200000a4
 8000614:	40006400 	.word	0x40006400

08000618 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a1c      	ldr	r2, [pc, #112]	@ (80006a8 <HAL_CAN_MspInit+0x90>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d131      	bne.n	800069e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800063a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <HAL_CAN_MspInit+0x94>)
 800063c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800063e:	4a1b      	ldr	r2, [pc, #108]	@ (80006ac <HAL_CAN_MspInit+0x94>)
 8000640:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000644:	6593      	str	r3, [r2, #88]	@ 0x58
 8000646:	4b19      	ldr	r3, [pc, #100]	@ (80006ac <HAL_CAN_MspInit+0x94>)
 8000648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800064a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <HAL_CAN_MspInit+0x94>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	4a15      	ldr	r2, [pc, #84]	@ (80006ac <HAL_CAN_MspInit+0x94>)
 8000658:	f043 0301 	orr.w	r3, r3, #1
 800065c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800065e:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <HAL_CAN_MspInit+0x94>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800066a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800066e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000670:	2302      	movs	r3, #2
 8000672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000678:	2303      	movs	r3, #3
 800067a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800067c:	2309      	movs	r3, #9
 800067e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000680:	f107 0314 	add.w	r3, r7, #20
 8000684:	4619      	mov	r1, r3
 8000686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800068a:	f004 ff1d 	bl	80054c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800068e:	2200      	movs	r2, #0
 8000690:	2100      	movs	r1, #0
 8000692:	2014      	movs	r0, #20
 8000694:	f004 fc6b 	bl	8004f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000698:	2014      	movs	r0, #20
 800069a:	f004 fc84 	bl	8004fa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800069e:	bf00      	nop
 80006a0:	3728      	adds	r7, #40	@ 0x28
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40006400 	.word	0x40006400
 80006ac:	40021000 	.word	0x40021000

080006b0 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 80006be:	222c      	movs	r2, #44	@ 0x2c
 80006c0:	2100      	movs	r1, #0
 80006c2:	68f8      	ldr	r0, [r7, #12]
 80006c4:	f007 fa5a 	bl	8007b7c <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	683a      	ldr	r2, [r7, #0]
 80006d2:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	6a3a      	ldr	r2, [r7, #32]
 80006d8:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	2200      	movs	r2, #0
 80006e4:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80006ea:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	095b      	lsrs	r3, r3, #5
 80006f0:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80006f8:	d302      	bcc.n	8000700 <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 80006fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006fe:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	330c      	adds	r3, #12
 8000704:	697a      	ldr	r2, [r7, #20]
 8000706:	b292      	uxth	r2, r2
 8000708:	68b9      	ldr	r1, [r7, #8]
 800070a:	4618      	mov	r0, r3
 800070c:	f001 feb5 	bl	800247a <initPoolAllocator>
}
 8000710:	bf00      	nop
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	460b      	mov	r3, r1
 8000722:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d109      	bne.n	8000740 <canardSetLocalNodeID+0x28>
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d006      	beq.n	8000740 <canardSetLocalNodeID+0x28>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 8000732:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 8000736:	2b00      	cmp	r3, #0
 8000738:	db02      	blt.n	8000740 <canardSetLocalNodeID+0x28>
    {
        ins->node_id = self_node_id;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	78fa      	ldrb	r2, [r7, #3]
 800073e:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 8000740:	bf00      	nop
 8000742:	370c      	adds	r7, #12
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr

0800074c <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	781b      	ldrb	r3, [r3, #0]
}
 8000758:	4618      	mov	r0, r3
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <canardBroadcastObj>:

    return canardBroadcastObj(ins, &transfer_object);
}

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b087      	sub	sp, #28
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	69db      	ldr	r3, [r3, #28]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d106      	bne.n	8000784 <canardBroadcastObj+0x20>
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	8c1b      	ldrh	r3, [r3, #32]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d002      	beq.n	8000784 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800077e:	f06f 0301 	mvn.w	r3, #1
 8000782:	e070      	b.n	8000866 <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	7e1b      	ldrb	r3, [r3, #24]
 8000788:	2b1f      	cmp	r3, #31
 800078a:	d902      	bls.n	8000792 <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800078c:	f06f 0301 	mvn.w	r3, #1
 8000790:	e069      	b.n	8000866 <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8000796:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079a:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ffd5 	bl	800074c <canardGetLocalNodeID>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d138      	bne.n	800081a <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	8c1b      	ldrh	r3, [r3, #32]
 80007ac:	2b07      	cmp	r3, #7
 80007ae:	d902      	bls.n	80007b6 <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 80007b0:	f06f 0303 	mvn.w	r3, #3
 80007b4:	e057      	b.n	8000866 <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	8a1a      	ldrh	r2, [r3, #16]
 80007ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000870 <canardBroadcastObj+0x10c>)
 80007bc:	881b      	ldrh	r3, [r3, #0]
 80007be:	4013      	ands	r3, r2
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	8a1b      	ldrh	r3, [r3, #16]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d002      	beq.n	80007d0 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 80007ca:	f06f 0301 	mvn.w	r3, #1
 80007ce:	e04a      	b.n	8000866 <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	69d9      	ldr	r1, [r3, #28]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	8c1b      	ldrh	r3, [r3, #32]
 80007d8:	461a      	mov	r2, r3
 80007da:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80007de:	f001 fe2f 	bl	8002440 <crcAdd>
 80007e2:	4603      	mov	r3, r0
 80007e4:	461a      	mov	r2, r3
 80007e6:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 80007ea:	4013      	ands	r3, r2
 80007ec:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	7e1b      	ldrb	r3, [r3, #24]
 80007f2:	061a      	lsls	r2, r3, #24
 80007f4:	8a3b      	ldrh	r3, [r7, #16]
 80007f6:	025b      	lsls	r3, r3, #9
 80007f8:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	8a19      	ldrh	r1, [r3, #16]
 80007fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000870 <canardBroadcastObj+0x10c>)
 8000800:	881b      	ldrh	r3, [r3, #0]
 8000802:	400b      	ands	r3, r1
 8000804:	b29b      	uxth	r3, r3
 8000806:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000808:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f7ff ff9d 	bl	800074c <canardGetLocalNodeID>
 8000812:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000814:	4323      	orrs	r3, r4
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	e012      	b.n	8000840 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	7e1b      	ldrb	r3, [r3, #24]
 800081e:	061a      	lsls	r2, r3, #24
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	8a1b      	ldrh	r3, [r3, #16]
 8000824:	021b      	lsls	r3, r3, #8
 8000826:	ea42 0403 	orr.w	r4, r2, r3
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f7ff ff8e 	bl	800074c <canardGetLocalNodeID>
 8000830:	4603      	mov	r3, r0
 8000832:	4323      	orrs	r3, r4
 8000834:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 8000836:	6838      	ldr	r0, [r7, #0]
 8000838:	f000 f84c 	bl	80008d4 <calculateCRC>
 800083c:	4603      	mov	r3, r0
 800083e:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000840:	8a7a      	ldrh	r2, [r7, #18]
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	6979      	ldr	r1, [r7, #20]
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f000 ffe6 	bl	8001818 <enqueueTxFrames>
 800084c:	4603      	mov	r3, r0
 800084e:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8000850:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000854:	2b00      	cmp	r3, #0
 8000856:	dd04      	ble.n	8000862 <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	695b      	ldr	r3, [r3, #20]
 800085c:	4618      	mov	r0, r3
 800085e:	f000 ff66 	bl	800172e <incrementTransferID>
    }

    return result;
 8000862:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000866:	4618      	mov	r0, r3
 8000868:	371c      	adds	r7, #28
 800086a:	46bd      	mov	sp, r7
 800086c:	bd90      	pop	{r4, r7, pc}
 800086e:	bf00      	nop
 8000870:	08008794 	.word	0x08008794

08000874 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 800087e:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000880:	4618      	mov	r0, r3
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 8000896:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 80008ae:	683b      	ldr	r3, [r7, #0]
#endif
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 80008c6:	683b      	ldr	r3, [r7, #0]
#endif
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 80008dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008e0:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	8c1b      	ldrh	r3, [r3, #32]
 80008e6:	2b07      	cmp	r3, #7
 80008e8:	d913      	bls.n	8000912 <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80008f0:	89f9      	ldrh	r1, [r7, #14]
 80008f2:	4608      	mov	r0, r1
 80008f4:	f001 fd75 	bl	80023e2 <crcAddSignature>
 80008f8:	4603      	mov	r3, r0
 80008fa:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	69d9      	ldr	r1, [r3, #28]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	8c1b      	ldrh	r3, [r3, #32]
 8000904:	461a      	mov	r2, r3
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	4618      	mov	r0, r3
 800090a:	f001 fd99 	bl	8002440 <crcAdd>
 800090e:	4603      	mov	r3, r0
 8000910:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 8000912:	89fb      	ldrh	r3, [r7, #14]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}

0800091c <canardRequestOrRespond>:
#endif
#if CANARD_ENABLE_CANFD
                               ,bool canfd
#endif
)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08e      	sub	sp, #56	@ 0x38
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	e9c7 2300 	strd	r2, r3, [r7]
 8000928:	460b      	mov	r3, r1
 800092a:	72fb      	strb	r3, [r7, #11]
    CanardTxTransfer transfer_object = {
        .data_type_signature = data_type_signature,
        .data_type_id = data_type_id,
        .inout_transfer_id = inout_transfer_id,
        .priority = priority,
        .transfer_type = kind == CanardRequest ? CanardTransferTypeRequest : CanardTransferTypeResponse,
 800092c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000930:	2b01      	cmp	r3, #1
 8000932:	bf0c      	ite	eq
 8000934:	2301      	moveq	r3, #1
 8000936:	2300      	movne	r3, #0
 8000938:	b2db      	uxtb	r3, r3
    CanardTxTransfer transfer_object = {
 800093a:	743b      	strb	r3, [r7, #16]
 800093c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000940:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000944:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000948:	b29b      	uxth	r3, r3
 800094a:	843b      	strh	r3, [r7, #32]
 800094c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000950:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000954:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800095c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000960:	863b      	strh	r3, [r7, #48]	@ 0x30
#endif
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };
    return canardRequestOrRespondObj(ins, destination_node_id, &transfer_object);
 8000962:	f107 0210 	add.w	r2, r7, #16
 8000966:	7afb      	ldrb	r3, [r7, #11]
 8000968:	4619      	mov	r1, r3
 800096a:	68f8      	ldr	r0, [r7, #12]
 800096c:	f000 f805 	bl	800097a <canardRequestOrRespondObj>
 8000970:	4603      	mov	r3, r0
}
 8000972:	4618      	mov	r0, r3
 8000974:	3738      	adds	r7, #56	@ 0x38
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <canardRequestOrRespondObj>:

int16_t canardRequestOrRespondObj(CanardInstance* ins, uint8_t destination_node_id, CanardTxTransfer* transfer_object)
{
 800097a:	b590      	push	{r4, r7, lr}
 800097c:	b087      	sub	sp, #28
 800097e:	af00      	add	r7, sp, #0
 8000980:	60f8      	str	r0, [r7, #12]
 8000982:	460b      	mov	r3, r1
 8000984:	607a      	str	r2, [r7, #4]
 8000986:	72fb      	strb	r3, [r7, #11]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	69db      	ldr	r3, [r3, #28]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d106      	bne.n	800099e <canardRequestOrRespondObj+0x24>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	8c1b      	ldrh	r3, [r3, #32]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <canardRequestOrRespondObj+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000998:	f06f 0301 	mvn.w	r3, #1
 800099c:	e042      	b.n	8000a24 <canardRequestOrRespondObj+0xaa>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	7e1b      	ldrb	r3, [r3, #24]
 80009a2:	2b1f      	cmp	r3, #31
 80009a4:	d902      	bls.n	80009ac <canardRequestOrRespondObj+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80009a6:	f06f 0301 	mvn.w	r3, #1
 80009aa:	e03b      	b.n	8000a24 <canardRequestOrRespondObj+0xaa>
    }
    if (canardGetLocalNodeID(ins) == 0)
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f7ff fecd 	bl	800074c <canardGetLocalNodeID>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <canardRequestOrRespondObj+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 80009b8:	f06f 0303 	mvn.w	r3, #3
 80009bc:	e032      	b.n	8000a24 <canardRequestOrRespondObj+0xaa>
    }

    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	7e1b      	ldrb	r3, [r3, #24]
 80009c2:	061a      	lsls	r2, r3, #24
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	8a1b      	ldrh	r3, [r3, #16]
 80009c8:	041b      	lsls	r3, r3, #16
 80009ca:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 80009d2:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 80009d4:	7afb      	ldrb	r3, [r7, #11]
 80009d6:	021b      	lsls	r3, r3, #8
 80009d8:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	f7ff feb5 	bl	800074c <canardGetLocalNodeID>
 80009e2:	4603      	mov	r3, r0
 80009e4:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 80009e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009ea:	617b      	str	r3, [r7, #20]

    uint16_t crc = calculateCRC(transfer_object);
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff ff71 	bl	80008d4 <calculateCRC>
 80009f2:	4603      	mov	r3, r0
 80009f4:	827b      	strh	r3, [r7, #18]


    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 80009f6:	8a7a      	ldrh	r2, [r7, #18]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	6979      	ldr	r1, [r7, #20]
 80009fc:	68f8      	ldr	r0, [r7, #12]
 80009fe:	f000 ff0b 	bl	8001818 <enqueueTxFrames>
 8000a02:	4603      	mov	r3, r0
 8000a04:	823b      	strh	r3, [r7, #16]

    if (result > 0 && transfer_object->transfer_type == CanardTransferTypeRequest)                      // Response Transfer ID must not be altered
 8000a06:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	dd08      	ble.n	8000a20 <canardRequestOrRespondObj+0xa6>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d104      	bne.n	8000a20 <canardRequestOrRespondObj+0xa6>
    {
        incrementTransferID(transfer_object->inout_transfer_id);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f000 fe87 	bl	800172e <incrementTransferID>
    }

    return result;
 8000a20:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	371c      	adds	r7, #28
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd90      	pop	{r4, r7, pc}

08000a2c <canardPeekTxQueue>:

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d101      	bne.n	8000a40 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	e002      	b.n	8000a46 <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a44:	3304      	adds	r3, #4
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b084      	sub	sp, #16
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a5e:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	330c      	adds	r3, #12
 8000a6c:	68f9      	ldr	r1, [r7, #12]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f001 fd63 	bl	800253a <freeBlock>
}
 8000a74:	bf00      	nop
 8000a76:	3710      	adds	r7, #16
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8000a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a80:	b09f      	sub	sp, #124	@ 0x7c
 8000a82:	af02      	add	r7, sp, #8
 8000a84:	60f8      	str	r0, [r7, #12]
 8000a86:	60b9      	str	r1, [r7, #8]
 8000a88:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 f8c8 	bl	8001c26 <extractTransferType>
 8000a96:	4603      	mov	r3, r0
 8000a98:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000a9c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d007      	beq.n	8000ab4 <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	0a1b      	lsrs	r3, r3, #8
 8000aaa:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	e000      	b.n	8000ab6 <canardHandleRxFrame+0x3a>
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	da0f      	bge.n	8000ae2 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d109      	bne.n	8000ae2 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d103      	bne.n	8000ae2 <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d102      	bne.n	8000ae8 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 8000ae2:	f06f 0309 	mvn.w	r3, #9
 8000ae6:	e361      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8000ae8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	d00b      	beq.n	8000b08 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 8000af0:	68f8      	ldr	r0, [r7, #12]
 8000af2:	f7ff fe2b 	bl	800074c <canardGetLocalNodeID>
 8000af6:	4603      	mov	r3, r0
 8000af8:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8000afa:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d002      	beq.n	8000b08 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 8000b02:	f06f 030a 	mvn.w	r3, #10
 8000b06:	e351      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	0e1b      	lsrs	r3, r3, #24
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	f003 031f 	and.w	r3, r3, #31
 8000b14:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b22:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f001 f85b 	bl	8001be6 <extractDataType>
 8000b30:	4603      	mov	r3, r0
 8000b32:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    // printf("Transfer Type: %u, Received Data ID: %u\r\n", (uint32_t)transfer_type, (uint32_t)data_type_id);
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8000b36:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000b3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b3e:	041b      	lsls	r3, r3, #16
 8000b40:	431a      	orrs	r2, r3
 8000b42:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000b46:	049b      	lsls	r3, r3, #18
 8000b48:	431a      	orrs	r2, r3
 8000b4a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000b4e:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8000b50:	4313      	orrs	r3, r2
 8000b52:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	7b1b      	ldrb	r3, [r3, #12]
 8000b58:	3b01      	subs	r3, #1
 8000b5a:	68ba      	ldr	r2, [r7, #8]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	791b      	ldrb	r3, [r3, #4]
 8000b60:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        // printf("IS END\r\n");
    } else {
        // printf("NOT END\r\n");
    }

    uint64_t data_type_signature = 0;
 8000b64:	f04f 0200 	mov.w	r2, #0
 8000b68:	f04f 0300 	mov.w	r3, #0
 8000b6c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 8000b74:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000b78:	09db      	lsrs	r3, r3, #7
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d01e      	beq.n	8000bc2 <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	685e      	ldr	r6, [r3, #4]
 8000b88:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8000b8c:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000b90:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000b94:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	47b0      	blx	r6
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d00a      	beq.n	8000bbc <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 8000ba6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f001 f860 	bl	8001c6e <traverseRxStates>
 8000bae:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 8000bb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d110      	bne.n	8000bd8 <canardHandleRxFrame+0x15c>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8000bb6:	f06f 0302 	mvn.w	r3, #2
 8000bba:	e2f7      	b.n	80011ac <canardHandleRxFrame+0x730>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 8000bbc:	f06f 030b 	mvn.w	r3, #11
 8000bc0:	e2f4      	b.n	80011ac <canardHandleRxFrame+0x730>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 8000bc2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000bc4:	68f8      	ldr	r0, [r7, #12]
 8000bc6:	f001 f881 	bl	8001ccc <findRxState>
 8000bca:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 8000bcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d102      	bne.n	8000bd8 <canardHandleRxFrame+0x15c>
        {
            return -CANARD_ERROR_RX_MISSED_START;
 8000bd2:	f06f 030c 	mvn.w	r3, #12
 8000bd6:	e2e9      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8000bd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bda:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	bf0c      	ite	eq
 8000be2:	2301      	moveq	r3, #1
 8000be4:	2300      	movne	r3, #0
 8000be6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 8000bea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bec:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000bf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000bf4:	ebb0 0802 	subs.w	r8, r0, r2
 8000bf8:	eb61 0903 	sbc.w	r9, r1, r3
 8000bfc:	4ba9      	ldr	r3, [pc, #676]	@ (8000ea4 <canardHandleRxFrame+0x428>)
 8000bfe:	4598      	cmp	r8, r3
 8000c00:	f179 0300 	sbcs.w	r3, r9, #0
 8000c04:	bf2c      	ite	cs
 8000c06:	2301      	movcs	r3, #1
 8000c08:	2300      	movcc	r3, #0
 8000c0a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	7b5a      	ldrb	r2, [r3, #13]
 8000c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c14:	7e9b      	ldrb	r3, [r3, #26]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	bf0c      	ite	eq
 8000c1a:	2301      	moveq	r3, #1
 8000c1c:	2300      	movne	r3, #0
 8000c1e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8000c22:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000c26:	09db      	lsrs	r3, r3, #7
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	bf14      	ite	ne
 8000c32:	2301      	movne	r3, #1
 8000c34:	2300      	moveq	r3, #0
 8000c36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8000c3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c3c:	7ddb      	ldrb	r3, [r3, #23]
 8000c3e:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	461a      	mov	r2, r3
 8000c46:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000c4a:	f003 031f 	and.w	r3, r3, #31
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	4619      	mov	r1, r3
 8000c52:	4610      	mov	r0, r2
 8000c54:	f000 fd4c 	bl	80016f0 <computeTransferIDForwardDistance>
 8000c58:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	bfcc      	ite	gt
 8000c5e:	2301      	movgt	r3, #1
 8000c60:	2300      	movle	r3, #0
 8000c62:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 8000c66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c68:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000c6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb61 0503 	sbc.w	r5, r1, r3
 8000c76:	4b8c      	ldr	r3, [pc, #560]	@ (8000ea8 <canardHandleRxFrame+0x42c>)
 8000c78:	429c      	cmp	r4, r3
 8000c7a:	f175 0300 	sbcs.w	r3, r5, #0
 8000c7e:	bf2c      	ite	cs
 8000c80:	2301      	movcs	r3, #1
 8000c82:	2300      	movcc	r3, #0
 8000c84:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 8000c88:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000c8c:	f003 031f 	and.w	r3, r3, #31
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c94:	7ddb      	ldrb	r3, [r3, #23]
 8000c96:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	f000 fd26 	bl	80016f0 <computeTransferIDForwardDistance>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b0f      	cmp	r3, #15
 8000ca8:	bfd4      	ite	le
 8000caa:	2301      	movle	r3, #1
 8000cac:	2300      	movgt	r3, #0
 8000cae:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 8000cb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	bf14      	ite	ne
 8000cba:	2301      	movne	r3, #1
 8000cbc:	2300      	moveq	r3, #0
 8000cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8000cc2:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d11f      	bne.n	8000d0a <canardHandleRxFrame+0x28e>
            (not_initialized) ||
 8000cca:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d11b      	bne.n	8000d0a <canardHandleRxFrame+0x28e>
            (tid_timed_out) ||
 8000cd2:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d00b      	beq.n	8000cf2 <canardHandleRxFrame+0x276>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8000cda:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d007      	beq.n	8000cf2 <canardHandleRxFrame+0x276>
 8000ce2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d10f      	bne.n	8000d0a <canardHandleRxFrame+0x28e>
 8000cea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d10b      	bne.n	8000d0a <canardHandleRxFrame+0x28e>
 8000cf2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d009      	beq.n	8000d0e <canardHandleRxFrame+0x292>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 8000cfa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d005      	beq.n	8000d0e <canardHandleRxFrame+0x292>
 8000d02:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <canardHandleRxFrame+0x292>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <canardHandleRxFrame+0x294>
 8000d0e:	2300      	movs	r3, #0
    const bool need_restart =
 8000d10:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8000d14:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8000d18:	f003 0301 	and.w	r3, r3, #1
 8000d1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 8000d20:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d02f      	beq.n	8000d88 <canardHandleRxFrame+0x30c>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 8000d28:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000d2c:	f003 031f 	and.w	r3, r3, #31
 8000d30:	b2d9      	uxtb	r1, r3
 8000d32:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000d34:	7dd3      	ldrb	r3, [r2, #23]
 8000d36:	f361 0386 	bfi	r3, r1, #2, #5
 8000d3a:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 8000d3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000d3e:	7dd3      	ldrb	r3, [r2, #23]
 8000d40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d44:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 8000d46:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000d48:	68f8      	ldr	r0, [r7, #12]
 8000d4a:	f001 f829 	bl	8001da0 <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	7b5a      	ldrb	r2, [r3, #13]
 8000d52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d54:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 8000d56:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000d5a:	09db      	lsrs	r3, r3, #7
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d110      	bne.n	8000d88 <canardHandleRxFrame+0x30c>
        {
            rx_state->transfer_id++;
 8000d66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d68:	7ddb      	ldrb	r3, [r3, #23]
 8000d6a:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	3301      	adds	r3, #1
 8000d72:	f003 031f 	and.w	r3, r3, #31
 8000d76:	b2d9      	uxtb	r1, r3
 8000d78:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000d7a:	7dd3      	ldrb	r3, [r2, #23]
 8000d7c:	f361 0386 	bfi	r3, r1, #2, #5
 8000d80:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 8000d82:	f06f 030c 	mvn.w	r3, #12
 8000d86:	e211      	b.n	80011ac <canardHandleRxFrame+0x730>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	7b5a      	ldrb	r2, [r3, #13]
 8000d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d8e:	7e9b      	ldrb	r3, [r3, #26]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d001      	beq.n	8000d98 <canardHandleRxFrame+0x31c>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 8000d94:	2300      	movs	r3, #0
 8000d96:	e209      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 8000d98:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000d9c:	09db      	lsrs	r3, r3, #7
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d041      	beq.n	8000e2c <canardHandleRxFrame+0x3b0>
 8000da8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000dac:	099b      	lsrs	r3, r3, #6
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	f003 0301 	and.w	r3, r3, #1
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d039      	beq.n	8000e2c <canardHandleRxFrame+0x3b0>
    {
        rx_state->timestamp_usec = timestamp_usec;
 8000db8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000dba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000dbe:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 8000dc2:	f107 0310 	add.w	r3, r7, #16
 8000dc6:	2220      	movs	r2, #32
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f006 fed6 	bl	8007b7c <memset>
 8000dd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000dd4:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 8000ddc:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	7b1b      	ldrb	r3, [r3, #12]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8000de6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000de8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8000dec:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000dee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000df2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8000df6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000dfa:	f003 031f 	and.w	r3, r3, #31
 8000dfe:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8000e00:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8000e04:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000e08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8000e0c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000e10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	f107 0210 	add.w	r2, r7, #16
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	68f8      	ldr	r0, [r7, #12]
 8000e20:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8000e22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000e24:	f000 febd 	bl	8001ba2 <prepareForNextTransfer>
        return CANARD_OK;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	e1bf      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 8000e2c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e30:	095b      	lsrs	r3, r3, #5
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	bf14      	ite	ne
 8000e3c:	2301      	movne	r3, #1
 8000e3e:	2300      	moveq	r3, #0
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	461a      	mov	r2, r3
 8000e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e46:	7ddb      	ldrb	r3, [r3, #23]
 8000e48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d002      	beq.n	8000e58 <canardHandleRxFrame+0x3dc>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 8000e52:	f06f 030d 	mvn.w	r3, #13
 8000e56:	e1a9      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 8000e58:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e5c:	f003 031f 	and.w	r3, r3, #31
 8000e60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000e62:	7dd2      	ldrb	r2, [r2, #23]
 8000e64:	f3c2 0284 	ubfx	r2, r2, #2, #5
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d002      	beq.n	8000e74 <canardHandleRxFrame+0x3f8>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 8000e6e:	f06f 030e 	mvn.w	r3, #14
 8000e72:	e19b      	b.n	80011ac <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 8000e74:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e78:	09db      	lsrs	r3, r3, #7
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d061      	beq.n	8000f48 <canardHandleRxFrame+0x4cc>
 8000e84:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e88:	099b      	lsrs	r3, r3, #6
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	f003 0301 	and.w	r3, r3, #1
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d159      	bne.n	8000f48 <canardHandleRxFrame+0x4cc>
    {
        if (frame->data_len <= 3)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	7b1b      	ldrb	r3, [r3, #12]
 8000e98:	2b03      	cmp	r3, #3
 8000e9a:	d807      	bhi.n	8000eac <canardHandleRxFrame+0x430>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 8000e9c:	f06f 030f 	mvn.w	r3, #15
 8000ea0:	e184      	b.n	80011ac <canardHandleRxFrame+0x730>
 8000ea2:	bf00      	nop
 8000ea4:	001e8481 	.word	0x001e8481
 8000ea8:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 8000eac:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000eae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000eb2:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 8000eb6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000eb8:	8ad3      	ldrh	r3, [r2, #22]
 8000eba:	f36f 0309 	bfc	r3, #0, #10
 8000ebe:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f103 000c 	add.w	r0, r3, #12
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8000ed0:	3b03      	subs	r3, #3
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000ed6:	f000 ff97 	bl	8001e08 <bufferBlockPushBytes>
 8000eda:	4603      	mov	r3, r0
 8000edc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 8000ee0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	da09      	bge.n	8000efc <canardHandleRxFrame+0x480>
        {
            releaseStatePayload(ins, rx_state);
 8000ee8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f000 ff58 	bl	8001da0 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8000ef0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000ef2:	f000 fe56 	bl	8001ba2 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8000ef6:	f06f 0302 	mvn.w	r3, #2
 8000efa:	e157      	b.n	80011ac <canardHandleRxFrame+0x730>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	791b      	ldrb	r3, [r3, #4]
 8000f00:	461a      	mov	r2, r3
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	795b      	ldrb	r3, [r3, #5]
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b29a      	uxth	r2, r3
 8000f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f10:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 8000f12:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000f16:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000f1a:	f001 fa62 	bl	80023e2 <crcAddSignature>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f24:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000f26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f28:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000f2e:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	7b1b      	ldrb	r3, [r3, #12]
 8000f34:	3b03      	subs	r3, #3
 8000f36:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000f38:	461a      	mov	r2, r3
 8000f3a:	f001 fa81 	bl	8002440 <crcAdd>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	461a      	mov	r2, r3
 8000f42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f44:	829a      	strh	r2, [r3, #20]
    {
 8000f46:	e124      	b.n	8001192 <canardHandleRxFrame+0x716>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 8000f48:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000f4c:	09db      	lsrs	r3, r3, #7
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d133      	bne.n	8000fc0 <canardHandleRxFrame+0x544>
 8000f58:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000f5c:	099b      	lsrs	r3, r3, #6
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d12b      	bne.n	8000fc0 <canardHandleRxFrame+0x544>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f103 000c 	add.w	r0, r3, #12
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8000f76:	3b01      	subs	r3, #1
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000f7c:	f000 ff44 	bl	8001e08 <bufferBlockPushBytes>
 8000f80:	4603      	mov	r3, r0
 8000f82:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 8000f84:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	da09      	bge.n	8000fa0 <canardHandleRxFrame+0x524>
        {
            releaseStatePayload(ins, rx_state);
 8000f8c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000f8e:	68f8      	ldr	r0, [r7, #12]
 8000f90:	f000 ff06 	bl	8001da0 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8000f94:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000f96:	f000 fe04 	bl	8001ba2 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8000f9a:	f06f 0302 	mvn.w	r3, #2
 8000f9e:	e105      	b.n	80011ac <canardHandleRxFrame+0x730>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000fa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fa2:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	1d19      	adds	r1, r3, #4
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	7b1b      	ldrb	r3, [r3, #12]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	f001 fa45 	bl	8002440 <crcAdd>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	461a      	mov	r2, r3
 8000fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fbc:	829a      	strh	r2, [r3, #20]
    {
 8000fbe:	e0e8      	b.n	8001192 <canardHandleRxFrame+0x716>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	7b1b      	ldrb	r3, [r3, #12]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 8000fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fd2:	8adb      	ldrh	r3, [r3, #22]
 8000fd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	2b04      	cmp	r3, #4
 8000fdc:	d823      	bhi.n	8001026 <canardHandleRxFrame+0x5aa>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 8000fde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fe0:	8adb      	ldrh	r3, [r3, #22]
 8000fe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	667b      	str	r3, [r7, #100]	@ 0x64
 8000fea:	e012      	b.n	8001012 <canardHandleRxFrame+0x596>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 8000fec:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000ff0:	68ba      	ldr	r2, [r7, #8]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	7919      	ldrb	r1, [r3, #4]
 8000ff6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000ff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000ffa:	4413      	add	r3, r2
 8000ffc:	331b      	adds	r3, #27
 8000ffe:	460a      	mov	r2, r1
 8001000:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 8001002:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001004:	3301      	adds	r3, #1
 8001006:	667b      	str	r3, [r7, #100]	@ 0x64
 8001008:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800100c:	3301      	adds	r3, #1
 800100e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 8001012:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001014:	2b04      	cmp	r3, #4
 8001016:	d848      	bhi.n	80010aa <canardHandleRxFrame+0x62e>
 8001018:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800101c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001020:	429a      	cmp	r2, r3
 8001022:	d3e3      	bcc.n	8000fec <canardHandleRxFrame+0x570>
 8001024:	e041      	b.n	80010aa <canardHandleRxFrame+0x62e>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	f103 020c 	add.w	r2, r3, #12
 800102c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	4619      	mov	r1, r3
 8001032:	4610      	mov	r0, r2
 8001034:	f7ff fc1e 	bl	8000874 <canardBufferFromIdx>
 8001038:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 800103a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800103c:	2b00      	cmp	r3, #0
 800103e:	d034      	beq.n	80010aa <canardHandleRxFrame+0x62e>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8001040:	2305      	movs	r3, #5
 8001042:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8001044:	e005      	b.n	8001052 <canardHandleRxFrame+0x5d6>
                {
                    block = block->next;
 8001046:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 800104c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800104e:	331c      	adds	r3, #28
 8001050:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8001052:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f5      	bne.n	8001046 <canardHandleRxFrame+0x5ca>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 800105a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800105c:	8adb      	ldrh	r3, [r3, #22]
 800105e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001062:	b29b      	uxth	r3, r3
 8001064:	461a      	mov	r2, r3
 8001066:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 800106c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800106e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001070:	e012      	b.n	8001098 <canardHandleRxFrame+0x61c>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 8001072:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001076:	68ba      	ldr	r2, [r7, #8]
 8001078:	4413      	add	r3, r2
 800107a:	7919      	ldrb	r1, [r3, #4]
 800107c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800107e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	460a      	mov	r2, r1
 8001086:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 8001088:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800108a:	3301      	adds	r3, #1
 800108c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800108e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001092:	3301      	adds	r3, #1
 8001094:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 8001098:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800109a:	2b1b      	cmp	r3, #27
 800109c:	d805      	bhi.n	80010aa <canardHandleRxFrame+0x62e>
 800109e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80010a2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d3e3      	bcc.n	8001072 <canardHandleRxFrame+0x5f6>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 80010aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010ae:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 80010b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010b4:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 80010b6:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f103 020c 	add.w	r2, r3, #12
 80010be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	4619      	mov	r1, r3
 80010c4:	4610      	mov	r0, r2
 80010c6:	f7ff fbd5 	bl	8000874 <canardBufferFromIdx>
 80010ca:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 80010cc:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 80010ce:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80010d2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d205      	bcs.n	80010e6 <canardHandleRxFrame+0x66a>
 80010da:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80010de:	68ba      	ldr	r2, [r7, #8]
 80010e0:	4413      	add	r3, r2
 80010e2:	3304      	adds	r3, #4
 80010e4:	e000      	b.n	80010e8 <canardHandleRxFrame+0x66c>
 80010e6:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 80010e8:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 80010ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010ec:	8adb      	ldrh	r3, [r3, #22]
 80010ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	461a      	mov	r2, r3
 80010f6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	4413      	add	r3, r2
 80010fe:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 8001100:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001102:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001106:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001108:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800110c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8001110:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001114:	f003 031f 	and.w	r3, r3, #31
 8001118:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 800111a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800111e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001122:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001126:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800112a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 800112e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 8001134:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001136:	8a98      	ldrh	r0, [r3, #20]
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	1d19      	adds	r1, r3, #4
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	7b1b      	ldrb	r3, [r3, #12]
 8001140:	3b01      	subs	r3, #1
 8001142:	461a      	mov	r2, r3
 8001144:	f001 f97c 	bl	8002440 <crcAdd>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800114e:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 8001150:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001152:	8a9a      	ldrh	r2, [r3, #20]
 8001154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001156:	8b1b      	ldrh	r3, [r3, #24]
 8001158:	429a      	cmp	r2, r3
 800115a:	d106      	bne.n	800116a <canardHandleRxFrame+0x6ee>
        {
            ins->on_reception(ins, &rx_transfer);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	f107 0210 	add.w	r2, r7, #16
 8001164:	4611      	mov	r1, r2
 8001166:	68f8      	ldr	r0, [r7, #12]
 8001168:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 800116a:	f107 0310 	add.w	r3, r7, #16
 800116e:	4619      	mov	r1, r3
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f000 fa93 	bl	800169c <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 8001176:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001178:	f000 fd13 	bl	8001ba2 <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 800117c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800117e:	8a9a      	ldrh	r2, [r3, #20]
 8001180:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001182:	8b1b      	ldrh	r3, [r3, #24]
 8001184:	429a      	cmp	r2, r3
 8001186:	d101      	bne.n	800118c <canardHandleRxFrame+0x710>
        {
            return CANARD_OK;
 8001188:	2300      	movs	r3, #0
 800118a:	e00f      	b.n	80011ac <canardHandleRxFrame+0x730>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 800118c:	f06f 0310 	mvn.w	r3, #16
 8001190:	e00c      	b.n	80011ac <canardHandleRxFrame+0x730>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 8001192:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001194:	7ddb      	ldrb	r3, [r3, #23]
 8001196:	b25b      	sxtb	r3, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	09db      	lsrs	r3, r3, #7
 800119e:	b2d9      	uxtb	r1, r3
 80011a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80011a2:	7dd3      	ldrb	r3, [r2, #23]
 80011a4:	f361 13c7 	bfi	r3, r1, #7, #1
 80011a8:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 80011aa:	2300      	movs	r3, #0
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3774      	adds	r7, #116	@ 0x74
 80011b0:	46bd      	mov	sp, r7
 80011b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80011b6:	bf00      	nop

080011b8 <canardCleanupStaleTransfers>:

void canardCleanupStaleTransfers(CanardInstance* ins, uint64_t current_time_usec)
{
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	e9c7 2300 	strd	r2, r3, [r7]
    CanardRxState* prev = ins->rx_states, * state = ins->rx_states;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6a1b      	ldr	r3, [r3, #32]
 80011ce:	613b      	str	r3, [r7, #16]

    while (state != NULL)
 80011d0:	e053      	b.n	800127a <canardCleanupStaleTransfers+0xc2>
    {
        if ((current_time_usec - state->timestamp_usec) > TRANSFER_TIMEOUT_USEC)
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80011d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011dc:	1a84      	subs	r4, r0, r2
 80011de:	eb61 0503 	sbc.w	r5, r1, r3
 80011e2:	4b2a      	ldr	r3, [pc, #168]	@ (800128c <canardCleanupStaleTransfers+0xd4>)
 80011e4:	429c      	cmp	r4, r3
 80011e6:	f175 0300 	sbcs.w	r3, r5, #0
 80011ea:	d33a      	bcc.n	8001262 <canardCleanupStaleTransfers+0xaa>
        {
            if (state == ins->rx_states)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d11c      	bne.n	8001230 <canardCleanupStaleTransfers+0x78>
            {
                releaseStatePayload(ins, state);
 80011f6:	6939      	ldr	r1, [r7, #16]
 80011f8:	68f8      	ldr	r0, [r7, #12]
 80011fa:	f000 fdd1 	bl	8001da0 <releaseStatePayload>
                ins->rx_states = canardRxFromIdx(&ins->allocator, ins->rx_states->next);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	f103 020c 	add.w	r2, r3, #12
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4619      	mov	r1, r3
 800120c:	4610      	mov	r0, r2
 800120e:	f7ff fb49 	bl	80008a4 <canardRxFromIdx>
 8001212:	4602      	mov	r2, r0
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	621a      	str	r2, [r3, #32]
                freeBlock(&ins->allocator, state);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	330c      	adds	r3, #12
 800121c:	6939      	ldr	r1, [r7, #16]
 800121e:	4618      	mov	r0, r3
 8001220:	f001 f98b 	bl	800253a <freeBlock>
                state = ins->rx_states;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	6a1b      	ldr	r3, [r3, #32]
 8001228:	613b      	str	r3, [r7, #16]
                prev = state;
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	617b      	str	r3, [r7, #20]
 800122e:	e024      	b.n	800127a <canardCleanupStaleTransfers+0xc2>
            }
            else
            {
                releaseStatePayload(ins, state);
 8001230:	6939      	ldr	r1, [r7, #16]
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f000 fdb4 	bl	8001da0 <releaseStatePayload>
                prev->next = state->next;
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	601a      	str	r2, [r3, #0]
                freeBlock(&ins->allocator, state);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	330c      	adds	r3, #12
 8001244:	6939      	ldr	r1, [r7, #16]
 8001246:	4618      	mov	r0, r3
 8001248:	f001 f977 	bl	800253a <freeBlock>
                state = canardRxFromIdx(&ins->allocator, prev->next);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f103 020c 	add.w	r2, r3, #12
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	4610      	mov	r0, r2
 800125a:	f7ff fb23 	bl	80008a4 <canardRxFromIdx>
 800125e:	6138      	str	r0, [r7, #16]
 8001260:	e00b      	b.n	800127a <canardCleanupStaleTransfers+0xc2>
            }
        }
        else
        {
            prev = state;
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	617b      	str	r3, [r7, #20]
            state = canardRxFromIdx(&ins->allocator, state->next);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f103 020c 	add.w	r2, r3, #12
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	4610      	mov	r0, r2
 8001274:	f7ff fb16 	bl	80008a4 <canardRxFromIdx>
 8001278:	6138      	str	r0, [r7, #16]
    while (state != NULL)
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1a8      	bne.n	80011d2 <canardCleanupStaleTransfers+0x1a>
            prev_item = item;
            item = item->next;
        }
    }
#endif
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3718      	adds	r7, #24
 8001286:	46bd      	mov	sp, r7
 8001288:	bdb0      	pop	{r4, r5, r7, pc}
 800128a:	bf00      	nop
 800128c:	001e8481 	.word	0x001e8481

08001290 <canardDecodeScalar>:
int16_t canardDecodeScalar(const CanardRxTransfer* transfer,
                           uint32_t bit_offset,
                           uint8_t bit_length,
                           bool value_is_signed,
                           void* out_value)
{
 8001290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001294:	b08d      	sub	sp, #52	@ 0x34
 8001296:	af00      	add	r7, sp, #0
 8001298:	61f8      	str	r0, [r7, #28]
 800129a:	61b9      	str	r1, [r7, #24]
 800129c:	4611      	mov	r1, r2
 800129e:	461a      	mov	r2, r3
 80012a0:	460b      	mov	r3, r1
 80012a2:	75fb      	strb	r3, [r7, #23]
 80012a4:	4613      	mov	r3, r2
 80012a6:	75bb      	strb	r3, [r7, #22]
    if (transfer == NULL || out_value == NULL)
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d002      	beq.n	80012b4 <canardDecodeScalar+0x24>
 80012ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <canardDecodeScalar+0x2a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80012b4:	f06f 0301 	mvn.w	r3, #1
 80012b8:	e16e      	b.n	8001598 <canardDecodeScalar+0x308>
    }

    if (bit_length < 1 || bit_length > 64)
 80012ba:	7dfb      	ldrb	r3, [r7, #23]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <canardDecodeScalar+0x36>
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	2b40      	cmp	r3, #64	@ 0x40
 80012c4:	d902      	bls.n	80012cc <canardDecodeScalar+0x3c>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80012c6:	f06f 0301 	mvn.w	r3, #1
 80012ca:	e165      	b.n	8001598 <canardDecodeScalar+0x308>
    }

    if (bit_length == 1 && value_is_signed)
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d105      	bne.n	80012de <canardDecodeScalar+0x4e>
 80012d2:	7dbb      	ldrb	r3, [r7, #22]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d002      	beq.n	80012de <canardDecodeScalar+0x4e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80012d8:	f06f 0301 	mvn.w	r3, #1
 80012dc:	e15c      	b.n	8001598 <canardDecodeScalar+0x308>
        uint64_t u64;
        int64_t  s64;           ///< Also double, possibly float, possibly long double (depends on implementation)
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));   // This is important
 80012de:	f107 0320 	add.w	r3, r7, #32
 80012e2:	2208      	movs	r2, #8
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f006 fc48 	bl	8007b7c <memset>

    const int16_t result = descatterTransferPayload(transfer, bit_offset, bit_length, &storage.bytes[0]);
 80012ec:	f107 0320 	add.w	r3, r7, #32
 80012f0:	7dfa      	ldrb	r2, [r7, #23]
 80012f2:	69b9      	ldr	r1, [r7, #24]
 80012f4:	69f8      	ldr	r0, [r7, #28]
 80012f6:	f000 ff0f 	bl	8002118 <descatterTransferPayload>
 80012fa:	4603      	mov	r3, r0
 80012fc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (result <= 0)
 80012fe:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001302:	2b00      	cmp	r3, #0
 8001304:	dc02      	bgt.n	800130c <canardDecodeScalar+0x7c>
    {
        return result;
 8001306:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800130a:	e145      	b.n	8001598 <canardDecodeScalar+0x308>
     * The bit copy algorithm assumes that more significant bits have lower index, so we need to shift some.
     * Extra most significant bits will be filled with zeroes, which is fine.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b00      	cmp	r3, #0
 8001316:	d018      	beq.n	800134a <canardDecodeScalar+0xba>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] >> ((8U - (bit_length % 8U)) & 7U));
 8001318:	7dfb      	ldrb	r3, [r7, #23]
 800131a:	08db      	lsrs	r3, r3, #3
 800131c:	b2db      	uxtb	r3, r3
 800131e:	3320      	adds	r3, #32
 8001320:	f107 0210 	add.w	r2, r7, #16
 8001324:	4413      	add	r3, r2
 8001326:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800132a:	461a      	mov	r2, r3
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	425b      	negs	r3, r3
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	411a      	asrs	r2, r3
 8001336:	7dfb      	ldrb	r3, [r7, #23]
 8001338:	08db      	lsrs	r3, r3, #3
 800133a:	b2db      	uxtb	r3, r3
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	3320      	adds	r3, #32
 8001340:	f107 0110 	add.w	r1, r7, #16
 8001344:	440b      	add	r3, r1
 8001346:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Determining the closest standard byte length - this will be needed for byte reordering and sign bit extension.
     */
    uint8_t std_byte_length = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if      (bit_length == 1)   { std_byte_length = sizeof(bool); }
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d103      	bne.n	800135e <canardDecodeScalar+0xce>
 8001356:	2301      	movs	r3, #1
 8001358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800135c:	e01e      	b.n	800139c <canardDecodeScalar+0x10c>
    else if (bit_length <= 8)   { std_byte_length = 1; }
 800135e:	7dfb      	ldrb	r3, [r7, #23]
 8001360:	2b08      	cmp	r3, #8
 8001362:	d803      	bhi.n	800136c <canardDecodeScalar+0xdc>
 8001364:	2301      	movs	r3, #1
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800136a:	e017      	b.n	800139c <canardDecodeScalar+0x10c>
    else if (bit_length <= 16)  { std_byte_length = 2; }
 800136c:	7dfb      	ldrb	r3, [r7, #23]
 800136e:	2b10      	cmp	r3, #16
 8001370:	d803      	bhi.n	800137a <canardDecodeScalar+0xea>
 8001372:	2302      	movs	r3, #2
 8001374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001378:	e010      	b.n	800139c <canardDecodeScalar+0x10c>
    else if (bit_length <= 32)  { std_byte_length = 4; }
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	2b20      	cmp	r3, #32
 800137e:	d803      	bhi.n	8001388 <canardDecodeScalar+0xf8>
 8001380:	2304      	movs	r3, #4
 8001382:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001386:	e009      	b.n	800139c <canardDecodeScalar+0x10c>
    else if (bit_length <= 64)  { std_byte_length = 8; }
 8001388:	7dfb      	ldrb	r3, [r7, #23]
 800138a:	2b40      	cmp	r3, #64	@ 0x40
 800138c:	d803      	bhi.n	8001396 <canardDecodeScalar+0x106>
 800138e:	2308      	movs	r3, #8
 8001390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001394:	e002      	b.n	800139c <canardDecodeScalar+0x10c>
    else
    {
        CANARD_ASSERT(false);
        return -CANARD_ERROR_INTERNAL;
 8001396:	f06f 0308 	mvn.w	r3, #8
 800139a:	e0fd      	b.n	8001598 <canardDecodeScalar+0x308>
    CANARD_ASSERT((std_byte_length > 0) && (std_byte_length <= 8));

    /*
     * Flipping the byte order if needed.
     */
    if (isBigEndian())
 800139c:	f000 ffb1 	bl	8002302 <isBigEndian>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <canardDecodeScalar+0x126>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 80013a6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80013aa:	f107 0320 	add.w	r3, r7, #32
 80013ae:	4611      	mov	r1, r2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 ffb7 	bl	8002324 <swapByteOrder>

    /*
     * Extending the sign bit if needed. I miss templates.
     * Note that we operate on unsigned values in order to avoid undefined behaviors.
     */
    if (value_is_signed && (std_byte_length * 8 != bit_length))
 80013b6:	7dbb      	ldrb	r3, [r7, #22]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 809b 	beq.w	80014f4 <canardDecodeScalar+0x264>
 80013be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013c2:	00da      	lsls	r2, r3, #3
 80013c4:	7dfb      	ldrb	r3, [r7, #23]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	f000 8094 	beq.w	80014f4 <canardDecodeScalar+0x264>
    {
        if (bit_length <= 8)
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b08      	cmp	r3, #8
 80013d0:	d819      	bhi.n	8001406 <canardDecodeScalar+0x176>
        {
            if ((storage.u8 & (1U << (bit_length - 1U))) != 0)                           // If the sign bit is set...
 80013d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013d6:	461a      	mov	r2, r3
 80013d8:	7dfb      	ldrb	r3, [r7, #23]
 80013da:	3b01      	subs	r3, #1
 80013dc:	fa22 f303 	lsr.w	r3, r2, r3
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f000 8085 	beq.w	80014f4 <canardDecodeScalar+0x264>
            {
                storage.u8 |= (uint8_t) 0xFFU & (uint8_t) ~((1U << bit_length) - 1U);   // ...set all bits above it.
 80013ea:	f897 2020 	ldrb.w	r2, [r7, #32]
 80013ee:	7dfb      	ldrb	r3, [r7, #23]
 80013f0:	2101      	movs	r1, #1
 80013f2:	fa01 f303 	lsl.w	r3, r1, r3
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	425b      	negs	r3, r3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	f887 3020 	strb.w	r3, [r7, #32]
 8001404:	e076      	b.n	80014f4 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 16)
 8001406:	7dfb      	ldrb	r3, [r7, #23]
 8001408:	2b10      	cmp	r3, #16
 800140a:	d815      	bhi.n	8001438 <canardDecodeScalar+0x1a8>
        {
            if ((storage.u16 & (1U << (bit_length - 1U))) != 0)
 800140c:	8c3b      	ldrh	r3, [r7, #32]
 800140e:	461a      	mov	r2, r3
 8001410:	7dfb      	ldrb	r3, [r7, #23]
 8001412:	3b01      	subs	r3, #1
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	2b00      	cmp	r3, #0
 800141e:	d069      	beq.n	80014f4 <canardDecodeScalar+0x264>
            {
                storage.u16 |= (uint16_t) 0xFFFFU & (uint16_t) ~((1U << bit_length) - 1U);
 8001420:	8c3a      	ldrh	r2, [r7, #32]
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	2101      	movs	r1, #1
 8001426:	fa01 f303 	lsl.w	r3, r1, r3
 800142a:	b29b      	uxth	r3, r3
 800142c:	425b      	negs	r3, r3
 800142e:	b29b      	uxth	r3, r3
 8001430:	4313      	orrs	r3, r2
 8001432:	b29b      	uxth	r3, r3
 8001434:	843b      	strh	r3, [r7, #32]
 8001436:	e05d      	b.n	80014f4 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 32)
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	2b20      	cmp	r3, #32
 800143c:	d811      	bhi.n	8001462 <canardDecodeScalar+0x1d2>
        {
            if ((storage.u32 & (((uint32_t) 1) << (bit_length - 1U))) != 0)
 800143e:	6a3a      	ldr	r2, [r7, #32]
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	3b01      	subs	r3, #1
 8001444:	fa22 f303 	lsr.w	r3, r2, r3
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d051      	beq.n	80014f4 <canardDecodeScalar+0x264>
            {
                storage.u32 |= (uint32_t) 0xFFFFFFFFUL & (uint32_t) ~((((uint32_t) 1) << bit_length) - 1U);
 8001450:	6a3a      	ldr	r2, [r7, #32]
 8001452:	7dfb      	ldrb	r3, [r7, #23]
 8001454:	2101      	movs	r1, #1
 8001456:	fa01 f303 	lsl.w	r3, r1, r3
 800145a:	425b      	negs	r3, r3
 800145c:	4313      	orrs	r3, r2
 800145e:	623b      	str	r3, [r7, #32]
 8001460:	e048      	b.n	80014f4 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length < 64)   // Strictly less, this is not a typo
 8001462:	7dfb      	ldrb	r3, [r7, #23]
 8001464:	2b3f      	cmp	r3, #63	@ 0x3f
 8001466:	d842      	bhi.n	80014ee <canardDecodeScalar+0x25e>
        {
            if ((storage.u64 & (((uint64_t) 1) << (bit_length - 1U))) != 0)
 8001468:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800146c:	7df9      	ldrb	r1, [r7, #23]
 800146e:	1e48      	subs	r0, r1, #1
 8001470:	f1c0 0620 	rsb	r6, r0, #32
 8001474:	f1a0 0120 	sub.w	r1, r0, #32
 8001478:	fa22 f400 	lsr.w	r4, r2, r0
 800147c:	fa03 f606 	lsl.w	r6, r3, r6
 8001480:	4334      	orrs	r4, r6
 8001482:	fa23 f101 	lsr.w	r1, r3, r1
 8001486:	430c      	orrs	r4, r1
 8001488:	fa23 f500 	lsr.w	r5, r3, r0
 800148c:	f004 0301 	and.w	r3, r4, #1
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800149a:	460b      	mov	r3, r1
 800149c:	4313      	orrs	r3, r2
 800149e:	d029      	beq.n	80014f4 <canardDecodeScalar+0x264>
            {
                storage.u64 |= (uint64_t) 0xFFFFFFFFFFFFFFFFULL & (uint64_t) ~((((uint64_t) 1) << bit_length) - 1U);
 80014a0:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80014a4:	7df9      	ldrb	r1, [r7, #23]
 80014a6:	f04f 0201 	mov.w	r2, #1
 80014aa:	f04f 0300 	mov.w	r3, #0
 80014ae:	f1a1 0620 	sub.w	r6, r1, #32
 80014b2:	f1c1 0020 	rsb	r0, r1, #32
 80014b6:	fa03 f901 	lsl.w	r9, r3, r1
 80014ba:	fa02 f606 	lsl.w	r6, r2, r6
 80014be:	ea49 0906 	orr.w	r9, r9, r6
 80014c2:	fa22 f000 	lsr.w	r0, r2, r0
 80014c6:	ea49 0900 	orr.w	r9, r9, r0
 80014ca:	fa02 f801 	lsl.w	r8, r2, r1
 80014ce:	2300      	movs	r3, #0
 80014d0:	f1d8 0a00 	rsbs	sl, r8, #0
 80014d4:	eb63 0b09 	sbc.w	fp, r3, r9
 80014d8:	ea44 030a 	orr.w	r3, r4, sl
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	ea45 030b 	orr.w	r3, r5, fp
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80014e8:	e9c7 3408 	strd	r3, r4, [r7, #32]
 80014ec:	e002      	b.n	80014f4 <canardDecodeScalar+0x264>
            }
        }
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 80014ee:	f06f 0308 	mvn.w	r3, #8
 80014f2:	e051      	b.n	8001598 <canardDecodeScalar+0x308>
    }

    /*
     * Copying the result out.
     */
    if (value_is_signed)
 80014f4:	7dbb      	ldrb	r3, [r7, #22]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d022      	beq.n	8001540 <canardDecodeScalar+0x2b0>
    {
        if      (bit_length <= 8)   { *( (int8_t*) out_value) = storage.s8;  }
 80014fa:	7dfb      	ldrb	r3, [r7, #23]
 80014fc:	2b08      	cmp	r3, #8
 80014fe:	d804      	bhi.n	800150a <canardDecodeScalar+0x27a>
 8001500:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8001504:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001506:	701a      	strb	r2, [r3, #0]
 8001508:	e044      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((int16_t*) out_value) = storage.s16; }
 800150a:	7dfb      	ldrb	r3, [r7, #23]
 800150c:	2b10      	cmp	r3, #16
 800150e:	d804      	bhi.n	800151a <canardDecodeScalar+0x28a>
 8001510:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001514:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001516:	801a      	strh	r2, [r3, #0]
 8001518:	e03c      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((int32_t*) out_value) = storage.s32; }
 800151a:	7dfb      	ldrb	r3, [r7, #23]
 800151c:	2b20      	cmp	r3, #32
 800151e:	d803      	bhi.n	8001528 <canardDecodeScalar+0x298>
 8001520:	6a3a      	ldr	r2, [r7, #32]
 8001522:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	e035      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((int64_t*) out_value) = storage.s64; }
 8001528:	7dfb      	ldrb	r3, [r7, #23]
 800152a:	2b40      	cmp	r3, #64	@ 0x40
 800152c:	d805      	bhi.n	800153a <canardDecodeScalar+0x2aa>
 800152e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001532:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001534:	e9c1 2300 	strd	r2, r3, [r1]
 8001538:	e02c      	b.n	8001594 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 800153a:	f06f 0308 	mvn.w	r3, #8
 800153e:	e02b      	b.n	8001598 <canardDecodeScalar+0x308>
        }
    }
    else
    {
        if      (bit_length == 1)   { *(    (bool*) out_value) = storage.boolean; }
 8001540:	7dfb      	ldrb	r3, [r7, #23]
 8001542:	2b01      	cmp	r3, #1
 8001544:	d104      	bne.n	8001550 <canardDecodeScalar+0x2c0>
 8001546:	f897 2020 	ldrb.w	r2, [r7, #32]
 800154a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800154c:	701a      	strb	r2, [r3, #0]
 800154e:	e021      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 8)   { *( (uint8_t*) out_value) = storage.u8;  }
 8001550:	7dfb      	ldrb	r3, [r7, #23]
 8001552:	2b08      	cmp	r3, #8
 8001554:	d804      	bhi.n	8001560 <canardDecodeScalar+0x2d0>
 8001556:	f897 2020 	ldrb.w	r2, [r7, #32]
 800155a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800155c:	701a      	strb	r2, [r3, #0]
 800155e:	e019      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((uint16_t*) out_value) = storage.u16; }
 8001560:	7dfb      	ldrb	r3, [r7, #23]
 8001562:	2b10      	cmp	r3, #16
 8001564:	d803      	bhi.n	800156e <canardDecodeScalar+0x2de>
 8001566:	8c3a      	ldrh	r2, [r7, #32]
 8001568:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800156a:	801a      	strh	r2, [r3, #0]
 800156c:	e012      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((uint32_t*) out_value) = storage.u32; }
 800156e:	7dfb      	ldrb	r3, [r7, #23]
 8001570:	2b20      	cmp	r3, #32
 8001572:	d803      	bhi.n	800157c <canardDecodeScalar+0x2ec>
 8001574:	6a3a      	ldr	r2, [r7, #32]
 8001576:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e00b      	b.n	8001594 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((uint64_t*) out_value) = storage.u64; }
 800157c:	7dfb      	ldrb	r3, [r7, #23]
 800157e:	2b40      	cmp	r3, #64	@ 0x40
 8001580:	d805      	bhi.n	800158e <canardDecodeScalar+0x2fe>
 8001582:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001586:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001588:	e9c1 2300 	strd	r2, r3, [r1]
 800158c:	e002      	b.n	8001594 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 800158e:	f06f 0308 	mvn.w	r3, #8
 8001592:	e001      	b.n	8001598 <canardDecodeScalar+0x308>
        }
    }

    CANARD_ASSERT(result <= bit_length);
    CANARD_ASSERT(result > 0);
    return result;
 8001594:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
}
 8001598:	4618      	mov	r0, r3
 800159a:	3734      	adds	r7, #52	@ 0x34
 800159c:	46bd      	mov	sp, r7
 800159e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080015a2 <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b08a      	sub	sp, #40	@ 0x28
 80015a6:	af02      	add	r7, sp, #8
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	603b      	str	r3, [r7, #0]
 80015ae:	4613      	mov	r3, r2
 80015b0:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	2b40      	cmp	r3, #64	@ 0x40
 80015b6:	d901      	bls.n	80015bc <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 80015b8:	2340      	movs	r3, #64	@ 0x40
 80015ba:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 80015c2:	2301      	movs	r3, #1
 80015c4:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 80015c6:	f107 0310 	add.w	r3, r7, #16
 80015ca:	2208      	movs	r2, #8
 80015cc:	2100      	movs	r1, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f006 fad4 	bl	8007b7c <memset>

    uint8_t std_byte_length = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d105      	bne.n	80015ea <canardEncodeScalar+0x48>
 80015de:	2301      	movs	r3, #1
 80015e0:	77fb      	strb	r3, [r7, #31]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	743b      	strb	r3, [r7, #16]
 80015e8:	e024      	b.n	8001634 <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b08      	cmp	r3, #8
 80015ee:	d805      	bhi.n	80015fc <canardEncodeScalar+0x5a>
 80015f0:	2301      	movs	r3, #1
 80015f2:	77fb      	strb	r3, [r7, #31]
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	743b      	strb	r3, [r7, #16]
 80015fa:	e01b      	b.n	8001634 <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d805      	bhi.n	800160e <canardEncodeScalar+0x6c>
 8001602:	2302      	movs	r3, #2
 8001604:	77fb      	strb	r3, [r7, #31]
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	823b      	strh	r3, [r7, #16]
 800160c:	e012      	b.n	8001634 <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	2b20      	cmp	r3, #32
 8001612:	d805      	bhi.n	8001620 <canardEncodeScalar+0x7e>
 8001614:	2304      	movs	r3, #4
 8001616:	77fb      	strb	r3, [r7, #31]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	e009      	b.n	8001634 <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	2b40      	cmp	r3, #64	@ 0x40
 8001624:	d806      	bhi.n	8001634 <canardEncodeScalar+0x92>
 8001626:	2308      	movs	r3, #8
 8001628:	77fb      	strb	r3, [r7, #31]
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001630:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 8001634:	f000 fe65 	bl	8002302 <isBigEndian>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d006      	beq.n	800164c <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 800163e:	7ffa      	ldrb	r2, [r7, #31]
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	4611      	mov	r1, r2
 8001646:	4618      	mov	r0, r3
 8001648:	f000 fe6c 	bl	8002324 <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d014      	beq.n	8001682 <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	08db      	lsrs	r3, r3, #3
 800165c:	b2db      	uxtb	r3, r3
 800165e:	3320      	adds	r3, #32
 8001660:	443b      	add	r3, r7
 8001662:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001666:	461a      	mov	r2, r3
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	425b      	negs	r3, r3
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	409a      	lsls	r2, r3
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	08db      	lsrs	r3, r3, #3
 8001676:	b2db      	uxtb	r3, r3
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	3320      	adds	r3, #32
 800167c:	443b      	add	r3, r7
 800167e:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 8001682:	79fa      	ldrb	r2, [r7, #7]
 8001684:	f107 0010 	add.w	r0, r7, #16
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2100      	movs	r1, #0
 8001690:	f000 fccb 	bl	800202a <copyBitArray>
}
 8001694:	bf00      	nop
 8001696:	3720      	adds	r7, #32
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 80016a6:	e00f      	b.n	80016c8 <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f103 020c 	add.w	r2, r3, #12
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	4619      	mov	r1, r3
 80016bc:	4610      	mov	r0, r2
 80016be:	f000 ff3c 	bl	800253a <freeBlock>
        transfer->payload_middle = temp;
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1eb      	bne.n	80016a8 <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	2200      	movs	r2, #0
 80016d4:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	2200      	movs	r2, #0
 80016e6:	829a      	strh	r2, [r3, #20]
}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	460a      	mov	r2, r1
 80016fa:	71fb      	strb	r3, [r7, #7]
 80016fc:	4613      	mov	r3, r2
 80016fe:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	b29a      	uxth	r2, r3
 8001704:	79bb      	ldrb	r3, [r7, #6]
 8001706:	b29b      	uxth	r3, r3
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	b29b      	uxth	r3, r3
 800170c:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 800170e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001712:	2b00      	cmp	r3, #0
 8001714:	da03      	bge.n	800171e <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	3320      	adds	r3, #32
 800171a:	b29b      	uxth	r3, r3
 800171c:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 800171e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	3301      	adds	r3, #1
 800173c:	b2da      	uxtb	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b1f      	cmp	r3, #31
 8001748:	d902      	bls.n	8001750 <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
    }
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 8001766:	88fb      	ldrh	r3, [r7, #6]
 8001768:	2b08      	cmp	r3, #8
 800176a:	d801      	bhi.n	8001770 <dlcToDataLength+0x14>
        return dlc;
 800176c:	88fb      	ldrh	r3, [r7, #6]
 800176e:	e01e      	b.n	80017ae <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	2b09      	cmp	r3, #9
 8001774:	d101      	bne.n	800177a <dlcToDataLength+0x1e>
        return 12;
 8001776:	230c      	movs	r3, #12
 8001778:	e019      	b.n	80017ae <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	2b0a      	cmp	r3, #10
 800177e:	d101      	bne.n	8001784 <dlcToDataLength+0x28>
        return 16;
 8001780:	2310      	movs	r3, #16
 8001782:	e014      	b.n	80017ae <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	2b0b      	cmp	r3, #11
 8001788:	d101      	bne.n	800178e <dlcToDataLength+0x32>
        return 20;
 800178a:	2314      	movs	r3, #20
 800178c:	e00f      	b.n	80017ae <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	2b0c      	cmp	r3, #12
 8001792:	d101      	bne.n	8001798 <dlcToDataLength+0x3c>
        return 24;
 8001794:	2318      	movs	r3, #24
 8001796:	e00a      	b.n	80017ae <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 8001798:	88fb      	ldrh	r3, [r7, #6]
 800179a:	2b0d      	cmp	r3, #13
 800179c:	d101      	bne.n	80017a2 <dlcToDataLength+0x46>
        return 32;
 800179e:	2320      	movs	r3, #32
 80017a0:	e005      	b.n	80017ae <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	2b0e      	cmp	r3, #14
 80017a6:	d101      	bne.n	80017ac <dlcToDataLength+0x50>
        return 48;
 80017a8:	2330      	movs	r3, #48	@ 0x30
 80017aa:	e000      	b.n	80017ae <dlcToDataLength+0x52>
    }
    return 64;
 80017ac:	2340      	movs	r3, #64	@ 0x40
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	4603      	mov	r3, r0
 80017c2:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 80017c4:	88fb      	ldrh	r3, [r7, #6]
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d801      	bhi.n	80017ce <dataLengthToDlc+0x14>
        return data_length;
 80017ca:	88fb      	ldrh	r3, [r7, #6]
 80017cc:	e01e      	b.n	800180c <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	2b0c      	cmp	r3, #12
 80017d2:	d801      	bhi.n	80017d8 <dataLengthToDlc+0x1e>
        return 9;
 80017d4:	2309      	movs	r3, #9
 80017d6:	e019      	b.n	800180c <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	2b10      	cmp	r3, #16
 80017dc:	d801      	bhi.n	80017e2 <dataLengthToDlc+0x28>
        return 10;
 80017de:	230a      	movs	r3, #10
 80017e0:	e014      	b.n	800180c <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 80017e2:	88fb      	ldrh	r3, [r7, #6]
 80017e4:	2b14      	cmp	r3, #20
 80017e6:	d801      	bhi.n	80017ec <dataLengthToDlc+0x32>
        return 11;
 80017e8:	230b      	movs	r3, #11
 80017ea:	e00f      	b.n	800180c <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	2b18      	cmp	r3, #24
 80017f0:	d801      	bhi.n	80017f6 <dataLengthToDlc+0x3c>
        return 12;
 80017f2:	230c      	movs	r3, #12
 80017f4:	e00a      	b.n	800180c <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 80017f6:	88fb      	ldrh	r3, [r7, #6]
 80017f8:	2b20      	cmp	r3, #32
 80017fa:	d801      	bhi.n	8001800 <dataLengthToDlc+0x46>
        return 13;
 80017fc:	230d      	movs	r3, #13
 80017fe:	e005      	b.n	800180c <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	2b30      	cmp	r3, #48	@ 0x30
 8001804:	d801      	bhi.n	800180a <dataLengthToDlc+0x50>
        return 14;
 8001806:	230e      	movs	r3, #14
 8001808:	e000      	b.n	800180c <dataLengthToDlc+0x52>
    }
    return 15;
 800180a:	230f      	movs	r3, #15
}
 800180c:	4618      	mov	r0, r3
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08a      	sub	sp, #40	@ 0x28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	4613      	mov	r3, r2
 8001826:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	695b      	ldr	r3, [r3, #20]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d102      	bne.n	8001836 <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001830:	f06f 0301 	mvn.w	r3, #1
 8001834:	e0f9      	b.n	8001a2a <enqueueTxFrames+0x212>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	8c1b      	ldrh	r3, [r3, #32]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <enqueueTxFrames+0x34>
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d102      	bne.n	800184c <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001846:	f06f 0301 	mvn.w	r3, #1
 800184a:	e0ee      	b.n	8001a2a <enqueueTxFrames+0x212>
    }

    int16_t result = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	84fb      	strh	r3, [r7, #38]	@ 0x26
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 8001850:	2308      	movs	r3, #8
 8001852:	77fb      	strb	r3, [r7, #31]
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	8c1a      	ldrh	r2, [r3, #32]
 8001858:	7ffb      	ldrb	r3, [r7, #31]
 800185a:	b29b      	uxth	r3, r3
 800185c:	429a      	cmp	r2, r3
 800185e:	d24b      	bcs.n	80018f8 <enqueueTxFrames+0xe0>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	330c      	adds	r3, #12
 8001864:	4618      	mov	r0, r3
 8001866:	f000 f929 	bl	8001abc <createTxItem>
 800186a:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d102      	bne.n	8001878 <enqueueTxFrames+0x60>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001872:	f06f 0302 	mvn.w	r3, #2
 8001876:	e0d8      	b.n	8001a2a <enqueueTxFrames+0x212>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f103 0008 	add.w	r0, r3, #8
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	69d9      	ldr	r1, [r3, #28]
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	8c1b      	ldrh	r3, [r3, #32]
 8001886:	461a      	mov	r2, r3
 8001888:	f006 fa07 	bl	8007c9a <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	8c1b      	ldrh	r3, [r3, #32]
 8001890:	3301      	adds	r3, #1
 8001892:	b29b      	uxth	r3, r3
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff90 	bl	80017ba <dataLengthToDlc>
 800189a:	4603      	mov	r3, r0
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff5d 	bl	800175c <dlcToDataLength>
 80018a2:	4603      	mov	r3, r0
 80018a4:	3b01      	subs	r3, #1
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	8c1b      	ldrh	r3, [r3, #32]
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	3301      	adds	r3, #1
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	f003 031f 	and.w	r3, r3, #31
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	8c12      	ldrh	r2, [r2, #32]
 80018ca:	4611      	mov	r1, r2
 80018cc:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	440b      	add	r3, r1
 80018d6:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 80018e2:	6979      	ldr	r1, [r7, #20]
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f000 f8a4 	bl	8001a32 <pushTxQueue>
        result++;
 80018ea:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	3301      	adds	r3, #1
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80018f6:	e096      	b.n	8001a26 <enqueueTxFrames+0x20e>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
        uint8_t toggle = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t sot_eot = 0x80;
 8001902:	2380      	movs	r3, #128	@ 0x80
 8001904:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        CanardTxQueueItem* queue_item = NULL;
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 800190c:	e085      	b.n	8001a1a <enqueueTxFrames+0x202>
        {
            queue_item = createTxItem(&ins->allocator);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	330c      	adds	r3, #12
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f8d2 	bl	8001abc <createTxItem>
 8001918:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d102      	bne.n	8001926 <enqueueTxFrames+0x10e>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;          // TODO: Purge all frames enqueued so far
 8001920:	f06f 0302 	mvn.w	r3, #2
 8001924:	e081      	b.n	8001a2a <enqueueTxFrames+0x212>
            }

            uint16_t i = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	843b      	strh	r3, [r7, #32]
            if (data_index == 0)
 800192a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10c      	bne.n	800194a <enqueueTxFrames+0x132>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	b29b      	uxth	r3, r3
 800193e:	b2da      	uxtb	r2, r3
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	725a      	strb	r2, [r3, #9]
                i = 2;
 8001944:	2302      	movs	r3, #2
 8001946:	843b      	strh	r3, [r7, #32]
 8001948:	e012      	b.n	8001970 <enqueueTxFrames+0x158>
            }
            else
            {
                i = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	843b      	strh	r3, [r7, #32]
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 800194e:	e00f      	b.n	8001970 <enqueueTxFrames+0x158>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	69da      	ldr	r2, [r3, #28]
 8001954:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001956:	441a      	add	r2, r3
 8001958:	8c3b      	ldrh	r3, [r7, #32]
 800195a:	7811      	ldrb	r1, [r2, #0]
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4413      	add	r3, r2
 8001960:	460a      	mov	r2, r1
 8001962:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001964:	8c3b      	ldrh	r3, [r7, #32]
 8001966:	3301      	adds	r3, #1
 8001968:	843b      	strh	r3, [r7, #32]
 800196a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800196c:	3301      	adds	r3, #1
 800196e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001970:	8c3a      	ldrh	r2, [r7, #32]
 8001972:	7ffb      	ldrb	r3, [r7, #31]
 8001974:	3b01      	subs	r3, #1
 8001976:	429a      	cmp	r2, r3
 8001978:	da04      	bge.n	8001984 <enqueueTxFrames+0x16c>
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	8c1b      	ldrh	r3, [r3, #32]
 800197e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001980:	429a      	cmp	r2, r3
 8001982:	d3e5      	bcc.n	8001950 <enqueueTxFrames+0x138>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	8c1b      	ldrh	r3, [r3, #32]
 8001988:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800198a:	429a      	cmp	r2, r3
 800198c:	d002      	beq.n	8001994 <enqueueTxFrames+0x17c>
 800198e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001992:	e000      	b.n	8001996 <enqueueTxFrames+0x17e>
 8001994:	2340      	movs	r3, #64	@ 0x40
 8001996:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 800199a:	8c3b      	ldrh	r3, [r7, #32]
 800199c:	3301      	adds	r3, #1
 800199e:	b29b      	uxth	r3, r3
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff0a 	bl	80017ba <dataLengthToDlc>
 80019a6:	4603      	mov	r3, r0
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fed7 	bl	800175c <dlcToDataLength>
 80019ae:	4603      	mov	r3, r0
 80019b0:	3b01      	subs	r3, #1
 80019b2:	843b      	strh	r3, [r7, #32]
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 80019b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019b8:	015b      	lsls	r3, r3, #5
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80019c0:	4313      	orrs	r3, r2
 80019c2:	b2d9      	uxtb	r1, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	f003 031f 	and.w	r3, r3, #31
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	8c3b      	ldrh	r3, [r7, #32]
 80019d2:	430a      	orrs	r2, r1
 80019d4:	b2d1      	uxtb	r1, r2
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	4413      	add	r3, r2
 80019da:	460a      	mov	r2, r1
 80019dc:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 80019e8:	8c3b      	ldrh	r3, [r7, #32]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	3301      	adds	r3, #1
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 80019f4:	69b9      	ldr	r1, [r7, #24]
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f000 f81b 	bl	8001a32 <pushTxQueue>

            result++;
 80019fc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	3301      	adds	r3, #1
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	84fb      	strh	r3, [r7, #38]	@ 0x26
            toggle ^= 1;
 8001a08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a0c:	f083 0301 	eor.w	r3, r3, #1
 8001a10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            sot_eot = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while (transfer->payload_len - data_index != 0)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	8c1b      	ldrh	r3, [r3, #32]
 8001a1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001a20:	429a      	cmp	r2, r3
 8001a22:	f47f af74 	bne.w	800190e <enqueueTxFrames+0xf6>
        }
    }

    return result;
 8001a26:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3728      	adds	r7, #40	@ 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b084      	sub	sp, #16
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
 8001a3a:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d103      	bne.n	8001a4c <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	683a      	ldr	r2, [r7, #0]
 8001a48:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8001a4a:	e034      	b.n	8001ab6 <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a50:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a56:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 8001a58:	e02a      	b.n	8001ab0 <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	4619      	mov	r1, r3
 8001a64:	4610      	mov	r0, r2
 8001a66:	f000 f840 	bl	8001aea <isPriorityHigher>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d012      	beq.n	8001a96 <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d106      	bne.n	8001a88 <pushTxQueue+0x56>
            {
                item->next = queue;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 8001a86:	e016      	b.n	8001ab6 <pushTxQueue+0x84>
                previous->next = item;
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	601a      	str	r2, [r3, #0]
                item->next = queue;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	601a      	str	r2, [r3, #0]
            return;
 8001a94:	e00f      	b.n	8001ab6 <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d103      	bne.n	8001aa6 <pushTxQueue+0x74>
            {
                queue->next = item;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	601a      	str	r2, [r3, #0]
                return;
 8001aa4:	e007      	b.n	8001ab6 <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1d1      	bne.n	8001a5a <pushTxQueue+0x28>
            }
        }
    }
}
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 fd0f 	bl	80024e8 <allocateBlock>
 8001aca:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <createTxItem+0x1a>
    {
        return NULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	e005      	b.n	8001ae2 <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8001ad6:	2214      	movs	r2, #20
 8001ad8:	2100      	movs	r1, #0
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f006 f84e 	bl	8007b7c <memset>
    return item;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3710      	adds	r7, #16
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b089      	sub	sp, #36	@ 0x24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001afa:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001b02:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	0fdb      	lsrs	r3, r3, #31
 8001b08:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	0fdb      	lsrs	r3, r3, #31
 8001b0e:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 8001b10:	7dfa      	ldrb	r2, [r7, #23]
 8001b12:	7dbb      	ldrb	r3, [r7, #22]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d01d      	beq.n	8001b54 <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 8001b18:	7dfb      	ldrb	r3, [r7, #23]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d002      	beq.n	8001b24 <isPriorityHigher+0x3a>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	0c9b      	lsrs	r3, r3, #18
 8001b22:	e000      	b.n	8001b26 <isPriorityHigher+0x3c>
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 8001b28:	7dbb      	ldrb	r3, [r7, #22]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <isPriorityHigher+0x4a>
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	0c9b      	lsrs	r3, r3, #18
 8001b32:	e000      	b.n	8001b36 <isPriorityHigher+0x4c>
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d007      	beq.n	8001b50 <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	bf34      	ite	cc
 8001b48:	2301      	movcc	r3, #1
 8001b4a:	2300      	movcs	r3, #0
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	e022      	b.n	8001b96 <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 8001b50:	7dbb      	ldrb	r3, [r7, #22]
 8001b52:	e020      	b.n	8001b96 <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	bf14      	ite	ne
 8001b5e:	2301      	movne	r3, #1
 8001b60:	2300      	moveq	r3, #0
 8001b62:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	bf14      	ite	ne
 8001b6e:	2301      	movne	r3, #1
 8001b70:	2300      	moveq	r3, #0
 8001b72:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 8001b74:	69fa      	ldr	r2, [r7, #28]
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d105      	bne.n	8001b88 <isPriorityHigher+0x9e>
 8001b7c:	7d7a      	ldrb	r2, [r7, #21]
 8001b7e:	7d3b      	ldrb	r3, [r7, #20]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d001      	beq.n	8001b88 <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 8001b84:	7d3b      	ldrb	r3, [r7, #20]
 8001b86:	e006      	b.n	8001b96 <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 8001b88:	69fa      	ldr	r2, [r7, #28]
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	bf34      	ite	cc
 8001b90:	2301      	movcc	r3, #1
 8001b92:	2300      	movcs	r3, #0
 8001b94:	b2db      	uxtb	r3, r3
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3724      	adds	r7, #36	@ 0x24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	7ddb      	ldrb	r3, [r3, #23]
 8001bae:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	f003 031f 	and.w	r3, r3, #31
 8001bba:	b2d9      	uxtb	r1, r3
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	7dd3      	ldrb	r3, [r2, #23]
 8001bc0:	f361 0386 	bfi	r3, r1, #2, #5
 8001bc4:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	8ad3      	ldrh	r3, [r2, #22]
 8001bca:	f36f 0309 	bfc	r3, #0, #10
 8001bce:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	7dd3      	ldrb	r3, [r2, #23]
 8001bd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001bd8:	75d3      	strb	r3, [r2, #23]
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b084      	sub	sp, #16
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 f819 	bl	8001c26 <extractTransferType>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d10e      	bne.n	8001c18 <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	0a1b      	lsrs	r3, r3, #8
 8001bfe:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d103      	bne.n	8001c14 <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 8001c0c:	89fb      	ldrh	r3, [r7, #14]
 8001c0e:	f003 0303 	and.w	r3, r3, #3
 8001c12:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 8001c14:	89fb      	ldrh	r3, [r7, #14]
 8001c16:	e002      	b.n	8001c1e <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	0c1b      	lsrs	r3, r3, #16
 8001c1c:	b2db      	uxtb	r3, r3
    }
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b085      	sub	sp, #20
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	09db      	lsrs	r3, r3, #7
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	bf14      	ite	ne
 8001c3a:	2301      	movne	r3, #1
 8001c3c:	2300      	moveq	r3, #0
 8001c3e:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	f083 0301 	eor.w	r3, r3, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <extractTransferType+0x2a>
    {
        return CanardTransferTypeBroadcast;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	e008      	b.n	8001c62 <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	0bdb      	lsrs	r3, r3, #15
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e000      	b.n	8001c62 <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 8001c60:	2300      	movs	r3, #0
    }
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d110      	bne.n	8001ca6 <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330c      	adds	r3, #12
 8001c88:	6839      	ldr	r1, [r7, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f000 f865 	bl	8001d5a <createRxState>
 8001c90:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <traverseRxStates+0x2e>
        {
            return NULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e013      	b.n	8001cc4 <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	621a      	str	r2, [r3, #32]
        return states;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	e00e      	b.n	8001cc4 <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 8001ca6:	6839      	ldr	r1, [r7, #0]
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f80f 	bl	8001ccc <findRxState>
 8001cae:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <traverseRxStates+0x4c>
    {
        return states;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	e004      	b.n	8001cc4 <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8001cba:	6839      	ldr	r1, [r7, #0]
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f827 	bl	8001d10 <prependRxState>
 8001cc2:	4603      	mov	r3, r0
    }
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8001cdc:	e010      	b.n	8001d00 <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d101      	bne.n	8001cec <findRxState+0x20>
        {
            return state;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	e00d      	b.n	8001d08 <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f103 020c 	add.w	r2, r3, #12
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	f7fe fdd3 	bl	80008a4 <canardRxFromIdx>
 8001cfe:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1eb      	bne.n	8001cde <findRxState+0x12>
    }
    return NULL;
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	330c      	adds	r3, #12
 8001d1e:	6839      	ldr	r1, [r7, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 f81a 	bl	8001d5a <createRxState>
 8001d26:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <prependRxState+0x22>
    {
        return NULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e00f      	b.n	8001d52 <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f103 020c 	add.w	r2, r3, #12
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4610      	mov	r0, r2
 8001d40:	f7fe fdbc 	bl	80008bc <canardRxToIdx>
 8001d44:	4602      	mov	r2, r0
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	621a      	str	r2, [r3, #32]
    return state;
 8001d50:	68fb      	ldr	r3, [r7, #12]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b08c      	sub	sp, #48	@ 0x30
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 8001d64:	f107 0308 	add.w	r3, r7, #8
 8001d68:	2220      	movs	r2, #32
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f005 ff05 	bl	8007b7c <memset>
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 fbb6 	bl	80024e8 <allocateBlock>
 8001d7c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 8001d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <createRxState+0x2e>
    {
        return NULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	e007      	b.n	8001d98 <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 8001d88:	f107 0308 	add.w	r3, r7, #8
 8001d8c:	2220      	movs	r2, #32
 8001d8e:	4619      	mov	r1, r3
 8001d90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001d92:	f005 ff82 	bl	8007c9a <memcpy>

    return state;
 8001d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3730      	adds	r7, #48	@ 0x30
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8001daa:	e01b      	b.n	8001de4 <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f103 020c 	add.w	r2, r3, #12
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	4619      	mov	r1, r3
 8001db8:	4610      	mov	r0, r2
 8001dba:	f7fe fd5b 	bl	8000874 <canardBufferFromIdx>
 8001dbe:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	330c      	adds	r3, #12
 8001dca:	68f9      	ldr	r1, [r7, #12]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f000 fbb4 	bl	800253a <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	330c      	adds	r3, #12
 8001dd6:	68b9      	ldr	r1, [r7, #8]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe fd57 	bl	800088c <canardBufferToIdx>
 8001dde:	4602      	mov	r2, r0
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1df      	bne.n	8001dac <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	8ad3      	ldrh	r3, [r2, #22]
 8001df0:	f36f 0309 	bfc	r3, #0, #10
 8001df4:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	f04f 0300 	mov.w	r3, #0
}
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08a      	sub	sp, #40	@ 0x28
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
 8001e14:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	8adb      	ldrh	r3, [r3, #22]
 8001e1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	2b05      	cmp	r3, #5
 8001e26:	d036      	beq.n	8001e96 <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	8adb      	ldrh	r3, [r3, #22]
 8001e2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001e34:	e00e      	b.n	8001e54 <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 8001e36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	441a      	add	r2, r3
 8001e3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e3e:	7811      	ldrb	r1, [r2, #0]
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	4413      	add	r3, r2
 8001e44:	460a      	mov	r2, r1
 8001e46:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 8001e48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001e4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e50:	3301      	adds	r3, #1
 8001e52:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 8001e54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	d804      	bhi.n	8001e64 <bufferBlockPushBytes+0x5c>
 8001e5a:	78fb      	ldrb	r3, [r7, #3]
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d3e8      	bcc.n	8001e36 <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 8001e64:	78fb      	ldrb	r3, [r7, #3]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d313      	bcc.n	8001e96 <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	8adb      	ldrh	r3, [r3, #22]
 8001e72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	461a      	mov	r2, r3
 8001e7a:	78fb      	ldrb	r3, [r7, #3]
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	4413      	add	r3, r2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e86:	b299      	uxth	r1, r3
            state->payload_len =
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	8ad3      	ldrh	r3, [r2, #22]
 8001e8c:	f361 0309 	bfi	r3, r1, #0, #10
 8001e90:	82d3      	strh	r3, [r2, #22]
            return 1;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e0ae      	b.n	8001ff4 <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	8adb      	ldrh	r3, [r3, #22]
 8001e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	1f5a      	subs	r2, r3, #5
 8001ea2:	0893      	lsrs	r3, r2, #2
 8001ea4:	4955      	ldr	r1, [pc, #340]	@ (8001ffc <bufferBlockPushBytes+0x1f4>)
 8001ea6:	fba1 3103 	umull	r3, r1, r1, r3
 8001eaa:	460b      	mov	r3, r1
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	1a5b      	subs	r3, r3, r1
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 8001eb4:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d113      	bne.n	8001eea <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f000 f89c 	bl	8002000 <createBufferBlock>
 8001ec8:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 8001eca:	69f9      	ldr	r1, [r7, #28]
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f7fe fcdd 	bl	800088c <canardBufferToIdx>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d102      	bne.n	8001ee4 <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001ede:	f06f 0302 	mvn.w	r3, #2
 8001ee2:	e087      	b.n	8001ff4 <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001ee8:	e06c      	b.n	8001fc4 <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 8001eea:	2301      	movs	r3, #1
 8001eec:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f7fe fcbd 	bl	8000874 <canardBufferFromIdx>
 8001efa:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 8001efc:	e005      	b.n	8001f0a <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 8001efe:	8b7b      	ldrh	r3, [r7, #26]
 8001f00:	3301      	adds	r3, #1
 8001f02:	837b      	strh	r3, [r7, #26]
            block = block->next;
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f5      	bne.n	8001efe <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	8adb      	ldrh	r3, [r3, #22]
 8001f16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	78fb      	ldrb	r3, [r7, #3]
 8001f20:	4413      	add	r3, r2
 8001f22:	3b05      	subs	r3, #5
 8001f24:	089b      	lsrs	r3, r3, #2
 8001f26:	4a35      	ldr	r2, [pc, #212]	@ (8001ffc <bufferBlockPushBytes+0x1f4>)
 8001f28:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2c:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 8001f2e:	3301      	adds	r3, #1
 8001f30:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 8001f32:	8afa      	ldrh	r2, [r7, #22]
 8001f34:	8b7b      	ldrh	r3, [r7, #26]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d944      	bls.n	8001fc4 <bufferBlockPushBytes+0x1bc>
 8001f3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d141      	bne.n	8001fc4 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f000 f85d 	bl	8002000 <createBufferBlock>
 8001f46:	4602      	mov	r2, r0
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d102      	bne.n	8001f5a <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8001f54:	f06f 0302 	mvn.w	r3, #2
 8001f58:	e04c      	b.n	8001ff4 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 8001f60:	e030      	b.n	8001fc4 <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 8001f62:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f64:	833b      	strh	r3, [r7, #24]
 8001f66:	e00e      	b.n	8001f86 <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8001f68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	441a      	add	r2, r3
 8001f6e:	8b3b      	ldrh	r3, [r7, #24]
 8001f70:	7811      	ldrb	r1, [r2, #0]
 8001f72:	69fa      	ldr	r2, [r7, #28]
 8001f74:	4413      	add	r3, r2
 8001f76:	460a      	mov	r2, r1
 8001f78:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8001f7a:	8b3b      	ldrh	r3, [r7, #24]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	833b      	strh	r3, [r7, #24]
 8001f80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001f82:	3301      	adds	r3, #1
 8001f84:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 8001f86:	8b3b      	ldrh	r3, [r7, #24]
 8001f88:	2b1b      	cmp	r3, #27
 8001f8a:	d804      	bhi.n	8001f96 <bufferBlockPushBytes+0x18e>
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d3e8      	bcc.n	8001f68 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 8001f96:	78fb      	ldrb	r3, [r7, #3]
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d211      	bcs.n	8001fc4 <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 f82d 	bl	8002000 <createBufferBlock>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d102      	bne.n	8001fba <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8001fb4:	f06f 0302 	mvn.w	r3, #2
 8001fb8:	e01c      	b.n	8001ff4 <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d3c9      	bcc.n	8001f62 <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	8adb      	ldrh	r3, [r3, #22]
 8001fd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	461a      	mov	r2, r3
 8001fda:	78fb      	ldrb	r3, [r7, #3]
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	4413      	add	r3, r2
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fe6:	b299      	uxth	r1, r3
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	8ad3      	ldrh	r3, [r2, #22]
 8001fec:	f361 0309 	bfi	r3, r1, #0, #10
 8001ff0:	82d3      	strh	r3, [r2, #22]

    return 1;
 8001ff2:	2301      	movs	r3, #1
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3728      	adds	r7, #40	@ 0x28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	24924925 	.word	0x24924925

08002000 <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 fa6d 	bl	80024e8 <allocateBlock>
 800200e:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <createBufferBlock+0x1a>
    {
        return NULL;
 8002016:	2300      	movs	r3, #0
 8002018:	e003      	b.n	8002022 <createBufferBlock+0x22>
    }
    block->next = NULL;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
    return block;
 8002020:	68fb      	ldr	r3, [r7, #12]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 800202a:	b480      	push	{r7}
 800202c:	b089      	sub	sp, #36	@ 0x24
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	08db      	lsrs	r3, r3, #3
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4413      	add	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 8002042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002044:	08db      	lsrs	r3, r3, #3
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	4413      	add	r3, r2
 800204a:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 8002054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 8002064:	e04d      	b.n	8002102 <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 8002070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002072:	b2db      	uxtb	r3, r3
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 800207a:	7eba      	ldrb	r2, [r7, #26]
 800207c:	7efb      	ldrb	r3, [r7, #27]
 800207e:	4293      	cmp	r3, r2
 8002080:	bf38      	it	cc
 8002082:	4613      	movcc	r3, r2
 8002084:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 8002086:	7e7b      	ldrb	r3, [r7, #25]
 8002088:	f1c3 0208 	rsb	r2, r3, #8
 800208c:	69f9      	ldr	r1, [r7, #28]
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	1acb      	subs	r3, r1, r3
 8002092:	4293      	cmp	r3, r2
 8002094:	bf28      	it	cs
 8002096:	4613      	movcs	r3, r2
 8002098:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 800209a:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	fa22 f303 	lsr.w	r3, r2, r3
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	461a      	mov	r2, r3
 80020a8:	7ebb      	ldrb	r3, [r7, #26]
 80020aa:	fa42 f303 	asr.w	r3, r2, r3
 80020ae:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	08db      	lsrs	r3, r3, #3
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4413      	add	r3, r2
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	7efb      	ldrb	r3, [r7, #27]
 80020be:	409a      	lsls	r2, r3
 80020c0:	7ebb      	ldrb	r3, [r7, #26]
 80020c2:	fa22 f303 	lsr.w	r3, r2, r3
 80020c6:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80020c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ca:	08db      	lsrs	r3, r3, #3
 80020cc:	683a      	ldr	r2, [r7, #0]
 80020ce:	4413      	add	r3, r2
 80020d0:	781a      	ldrb	r2, [r3, #0]
 80020d2:	7cfb      	ldrb	r3, [r7, #19]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	4013      	ands	r3, r2
 80020da:	b2d9      	uxtb	r1, r3
 80020dc:	7cba      	ldrb	r2, [r7, #18]
 80020de:	7cfb      	ldrb	r3, [r7, #19]
 80020e0:	4013      	ands	r3, r2
 80020e2:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 80020e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e6:	08db      	lsrs	r3, r3, #3
 80020e8:	6838      	ldr	r0, [r7, #0]
 80020ea:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80020ec:	430a      	orrs	r2, r1
 80020ee:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 80020f0:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	4413      	add	r3, r2
 80020f8:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 80020fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	4413      	add	r3, r2
 8002100:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 8002102:	69fa      	ldr	r2, [r7, #28]
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	429a      	cmp	r2, r3
 8002108:	d1ad      	bne.n	8002066 <copyBitArray+0x3c>
    }
}
 800210a:	bf00      	nop
 800210c:	bf00      	nop
 800210e:	3724      	adds	r7, #36	@ 0x24
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <descatterTransferPayload>:

CANARD_INTERNAL int16_t descatterTransferPayload(const CanardRxTransfer* transfer,
                                                 uint32_t bit_offset,
                                                 uint8_t bit_length,
                                                 void* output)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b090      	sub	sp, #64	@ 0x40
 800211c:	af02      	add	r7, sp, #8
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	4613      	mov	r3, r2
 8002126:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(transfer != 0);

    if (bit_offset >= transfer->payload_len * 8)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8a9b      	ldrh	r3, [r3, #20]
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	461a      	mov	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	4293      	cmp	r3, r2
 8002134:	d301      	bcc.n	800213a <descatterTransferPayload+0x22>
    {
        return 0;       // Out of range, reading zero bits
 8002136:	2300      	movs	r3, #0
 8002138:	e0df      	b.n	80022fa <descatterTransferPayload+0x1e2>
    }

    if (bit_offset + bit_length > transfer->payload_len * 8)
 800213a:	79fa      	ldrb	r2, [r7, #7]
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	4413      	add	r3, r2
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	8a92      	ldrh	r2, [r2, #20]
 8002144:	00d2      	lsls	r2, r2, #3
 8002146:	4293      	cmp	r3, r2
 8002148:	d908      	bls.n	800215c <descatterTransferPayload+0x44>
    {
        bit_length = (uint8_t)(transfer->payload_len * 8U - bit_offset);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	8a9b      	ldrh	r3, [r3, #20]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	00db      	lsls	r3, r3, #3
 8002152:	b2da      	uxtb	r2, r3
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	b2db      	uxtb	r3, r3
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	71fb      	strb	r3, [r7, #7]
    }

    CANARD_ASSERT(bit_length > 0);

    if ((transfer->payload_middle != NULL) || (transfer->payload_tail != NULL)) // Multi frame
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d104      	bne.n	800216e <descatterTransferPayload+0x56>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	2b00      	cmp	r3, #0
 800216a:	f000 80b9 	beq.w	80022e0 <descatterTransferPayload+0x1c8>
        /*
         * This part is hideously complicated and probably should be redesigned.
         * The objective here is to copy the requested number of bits from scattered storage into the temporary
         * local storage. We go through great pains to ensure that all corner cases are handled correctly.
         */
        uint32_t input_bit_offset = bit_offset;
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t output_bit_offset = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        uint8_t remaining_bit_length = bit_length;
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        // Reading head
        if (input_bit_offset < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8)
 800217e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002180:	2b27      	cmp	r3, #39	@ 0x27
 8002182:	d82d      	bhi.n	80021e0 <descatterTransferPayload+0xc8>
        {
            const uint8_t amount = (uint8_t)MIN(remaining_bit_length,
 8002184:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800218a:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 800218e:	429a      	cmp	r2, r3
 8002190:	d305      	bcc.n	800219e <descatterTransferPayload+0x86>
 8002192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002194:	b2db      	uxtb	r3, r3
 8002196:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 800219a:	b2db      	uxtb	r3, r3
 800219c:	e001      	b.n	80021a2 <descatterTransferPayload+0x8a>
 800219e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80021a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                                CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U - input_bit_offset);

            copyBitArray(&transfer->payload_head[0], input_bit_offset, amount, (uint8_t*) output, 0);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6898      	ldr	r0, [r3, #8]
 80021aa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021ae:	2300      	movs	r3, #0
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80021b6:	f7ff ff38 	bl	800202a <copyBitArray>

            input_bit_offset += amount;
 80021ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021c0:	4413      	add	r3, r2
 80021c2:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80021c4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80021c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021cc:	4413      	add	r3, r2
 80021ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 80021d2:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80021d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        // Reading middle
        uint32_t remaining_bits = (uint32_t)(transfer->payload_len * 8U - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8a9b      	ldrh	r3, [r3, #20]
 80021e4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80021e8:	3b05      	subs	r3, #5
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t block_bit_offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 80021ee:	2328      	movs	r3, #40	@ 0x28
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
        const CanardBufferBlock* block = transfer->payload_middle;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24

        while ((block != NULL) && (remaining_bit_length > 0))
 80021f8:	e044      	b.n	8002284 <descatterTransferPayload+0x16c>
        {
            CANARD_ASSERT(remaining_bits > 0);
            const uint32_t block_end_bit_offset = block_bit_offset + MIN(CANARD_BUFFER_BLOCK_DATA_SIZE * 8,
 80021fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fc:	2be0      	cmp	r3, #224	@ 0xe0
 80021fe:	bf28      	it	cs
 8002200:	23e0      	movcs	r3, #224	@ 0xe0
 8002202:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002204:	4413      	add	r3, r2
 8002206:	61fb      	str	r3, [r7, #28]
                                                                         remaining_bits);

            // Perform copy if we've reached the requested offset, otherwise jump over this block and try next
            if (block_end_bit_offset > input_bit_offset)
 8002208:	69fa      	ldr	r2, [r7, #28]
 800220a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800220c:	429a      	cmp	r2, r3
 800220e:	d92e      	bls.n	800226e <descatterTransferPayload+0x156>
            {
                const uint8_t amount = (uint8_t) MIN(remaining_bit_length, block_end_bit_offset - input_bit_offset);
 8002210:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002214:	69f9      	ldr	r1, [r7, #28]
 8002216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002218:	1acb      	subs	r3, r1, r3
 800221a:	429a      	cmp	r2, r3
 800221c:	d306      	bcc.n	800222c <descatterTransferPayload+0x114>
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	b2da      	uxtb	r2, r3
 8002222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002224:	b2db      	uxtb	r3, r3
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	b2db      	uxtb	r3, r3
 800222a:	e001      	b.n	8002230 <descatterTransferPayload+0x118>
 800222c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002230:	76fb      	strb	r3, [r7, #27]

                CANARD_ASSERT(input_bit_offset >= block_bit_offset);
                const uint32_t bit_offset_within_block = input_bit_offset - block_bit_offset;
 8002232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	617b      	str	r3, [r7, #20]

                copyBitArray(&block->data[0], bit_offset_within_block, amount, (uint8_t*) output, output_bit_offset);
 800223a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223c:	1d18      	adds	r0, r3, #4
 800223e:	7efa      	ldrb	r2, [r7, #27]
 8002240:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	6979      	ldr	r1, [r7, #20]
 800224a:	f7ff feee 	bl	800202a <copyBitArray>

                input_bit_offset += amount;
 800224e:	7efb      	ldrb	r3, [r7, #27]
 8002250:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002252:	4413      	add	r3, r2
 8002254:	637b      	str	r3, [r7, #52]	@ 0x34
                output_bit_offset = (uint8_t)(output_bit_offset + amount);
 8002256:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800225a:	7efb      	ldrb	r3, [r7, #27]
 800225c:	4413      	add	r3, r2
 800225e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 8002262:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002266:	7efb      	ldrb	r3, [r7, #27]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            }

            CANARD_ASSERT(block_end_bit_offset > block_bit_offset);
            remaining_bits -= block_end_bit_offset - block_bit_offset;
 800226e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002276:	4413      	add	r3, r2
 8002278:	62fb      	str	r3, [r7, #44]	@ 0x2c
            block_bit_offset = block_end_bit_offset;
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	62bb      	str	r3, [r7, #40]	@ 0x28
            block = block->next;
 800227e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24
        while ((block != NULL) && (remaining_bit_length > 0))
 8002284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <descatterTransferPayload+0x17a>
 800228a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1b3      	bne.n	80021fa <descatterTransferPayload+0xe2>
        }

        CANARD_ASSERT(remaining_bit_length <= remaining_bits);

        // Reading tail
        if ((transfer->payload_tail != NULL) && (remaining_bit_length > 0))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d02c      	beq.n	80022f4 <descatterTransferPayload+0x1dc>
 800229a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d028      	beq.n	80022f4 <descatterTransferPayload+0x1dc>
        {
            CANARD_ASSERT(input_bit_offset >= block_bit_offset);
            const uint32_t offset = input_bit_offset - block_bit_offset;
 80022a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	613b      	str	r3, [r7, #16]

            copyBitArray(&transfer->payload_tail[0], offset, remaining_bit_length, (uint8_t*) output,
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6918      	ldr	r0, [r3, #16]
 80022ae:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80022b2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	6939      	ldr	r1, [r7, #16]
 80022bc:	f7ff feb5 	bl	800202a <copyBitArray>
                         output_bit_offset);

            input_bit_offset += remaining_bit_length;
 80022c0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80022c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022c6:	4413      	add	r3, r2
 80022c8:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + remaining_bit_length);
 80022ca:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80022ce:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80022d2:	4413      	add	r3, r2
 80022d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    {
 80022de:	e009      	b.n	80022f4 <descatterTransferPayload+0x1dc>
        CANARD_ASSERT(output_bit_offset <= 64);
        CANARD_ASSERT(remaining_bit_length == 0);
    }
    else                                                                    // Single frame
    {
        copyBitArray(&transfer->payload_head[0], bit_offset, bit_length, (uint8_t*) output, 0);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6898      	ldr	r0, [r3, #8]
 80022e4:	79fa      	ldrb	r2, [r7, #7]
 80022e6:	2300      	movs	r3, #0
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68b9      	ldr	r1, [r7, #8]
 80022ee:	f7ff fe9c 	bl	800202a <copyBitArray>
 80022f2:	e000      	b.n	80022f6 <descatterTransferPayload+0x1de>
    {
 80022f4:	bf00      	nop
    }

    return bit_length;
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	b21b      	sxth	r3, r3
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3738      	adds	r7, #56	@ 0x38
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <isBigEndian>:

CANARD_INTERNAL bool isBigEndian(void)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 8002308:	2301      	movs	r3, #1
 800230a:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 800230c:	797b      	ldrb	r3, [r7, #5]
 800230e:	2b01      	cmp	r3, #1
 8002310:	bf0c      	ite	eq
 8002312:	2301      	moveq	r3, #1
 8002314:	2300      	movne	r3, #0
 8002316:	b2db      	uxtb	r3, r3
#endif
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	3b01      	subs	r3, #1
 800233a:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 800233c:	e017      	b.n	800236e <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	4413      	add	r3, r2
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	441a      	add	r2, r3
 800234e:	68f9      	ldr	r1, [r7, #12]
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	440b      	add	r3, r1
 8002354:	7812      	ldrb	r2, [r2, #0]
 8002356:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4413      	add	r3, r2
 800235e:	7afa      	ldrb	r2, [r7, #11]
 8002360:	701a      	strb	r2, [r3, #0]
        fwd++;
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	3301      	adds	r3, #1
 8002366:	617b      	str	r3, [r7, #20]
        rev--;
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	3b01      	subs	r3, #1
 800236c:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	429a      	cmp	r2, r3
 8002374:	d3e3      	bcc.n	800233e <swapByteOrder+0x1a>
    }
}
 8002376:	bf00      	nop
 8002378:	bf00      	nop
 800237a:	371c      	adds	r7, #28
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	460a      	mov	r2, r1
 800238e:	80fb      	strh	r3, [r7, #6]
 8002390:	4613      	mov	r3, r2
 8002392:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 8002394:	797b      	ldrb	r3, [r7, #5]
 8002396:	b29b      	uxth	r3, r3
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b29a      	uxth	r2, r3
 800239c:	88fb      	ldrh	r3, [r7, #6]
 800239e:	4053      	eors	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80023a2:	2300      	movs	r3, #0
 80023a4:	73fb      	strb	r3, [r7, #15]
 80023a6:	e012      	b.n	80023ce <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 80023a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	da08      	bge.n	80023c2 <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80023ba:	f083 0301 	eor.w	r3, r3, #1
 80023be:	80fb      	strh	r3, [r7, #6]
 80023c0:	e002      	b.n	80023c8 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	3301      	adds	r3, #1
 80023cc:	73fb      	strb	r3, [r7, #15]
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	2b07      	cmp	r3, #7
 80023d2:	d9e9      	bls.n	80023a8 <crcAddByte+0x24>
        }
    }
    return crc_val;
 80023d4:	88fb      	ldrh	r3, [r7, #6]
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 80023e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023e4:	b087      	sub	sp, #28
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4601      	mov	r1, r0
 80023ea:	e9c7 2300 	strd	r2, r3, [r7]
 80023ee:	460b      	mov	r3, r1
 80023f0:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 80023f2:	2300      	movs	r3, #0
 80023f4:	82fb      	strh	r3, [r7, #22]
 80023f6:	e01b      	b.n	8002430 <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 80023f8:	8af9      	ldrh	r1, [r7, #22]
 80023fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023fe:	f1c1 0620 	rsb	r6, r1, #32
 8002402:	f1a1 0020 	sub.w	r0, r1, #32
 8002406:	fa22 f401 	lsr.w	r4, r2, r1
 800240a:	fa03 f606 	lsl.w	r6, r3, r6
 800240e:	4334      	orrs	r4, r6
 8002410:	fa23 f000 	lsr.w	r0, r3, r0
 8002414:	4304      	orrs	r4, r0
 8002416:	fa23 f501 	lsr.w	r5, r3, r1
 800241a:	b2e2      	uxtb	r2, r4
 800241c:	89fb      	ldrh	r3, [r7, #14]
 800241e:	4611      	mov	r1, r2
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ffaf 	bl	8002384 <crcAddByte>
 8002426:	4603      	mov	r3, r0
 8002428:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 800242a:	8afb      	ldrh	r3, [r7, #22]
 800242c:	3308      	adds	r3, #8
 800242e:	82fb      	strh	r3, [r7, #22]
 8002430:	8afb      	ldrh	r3, [r7, #22]
 8002432:	2b3f      	cmp	r3, #63	@ 0x3f
 8002434:	d9e0      	bls.n	80023f8 <crcAddSignature+0x16>
    }
    return crc_val;
 8002436:	89fb      	ldrh	r3, [r7, #14]
}
 8002438:	4618      	mov	r0, r3
 800243a:	371c      	adds	r7, #28
 800243c:	46bd      	mov	sp, r7
 800243e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002440 <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
 800244c:	81fb      	strh	r3, [r7, #14]
    while (len--)
 800244e:	e00a      	b.n	8002466 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	60ba      	str	r2, [r7, #8]
 8002456:	781a      	ldrb	r2, [r3, #0]
 8002458:	89fb      	ldrh	r3, [r7, #14]
 800245a:	4611      	mov	r1, r2
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ff91 	bl	8002384 <crcAddByte>
 8002462:	4603      	mov	r3, r0
 8002464:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	1e5a      	subs	r2, r3, #1
 800246a:	607a      	str	r2, [r7, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1ef      	bne.n	8002450 <crcAdd+0x10>
    }
    return crc_val;
 8002470:	89fb      	ldrh	r3, [r7, #14]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 800247a:	b480      	push	{r7}
 800247c:	b089      	sub	sp, #36	@ 0x24
 800247e:	af00      	add	r7, sp, #0
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	4613      	mov	r3, r2
 8002486:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	3304      	adds	r3, #4
 800249a:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 800249c:	e00b      	b.n	80024b6 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	015b      	lsls	r3, r3, #5
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	441a      	add	r2, r3
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	61bb      	str	r3, [r7, #24]
        current_index++;
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	3301      	adds	r3, #1
 80024b4:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	69fa      	ldr	r2, [r7, #28]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d3ef      	bcc.n	800249e <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	88fa      	ldrh	r2, [r7, #6]
 80024c8:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
}
 80024dc:	bf00      	nop
 80024de:	3724      	adds	r7, #36	@ 0x24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e018      	b.n	800252e <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	895b      	ldrh	r3, [r3, #10]
 8002510:	3301      	adds	r3, #1
 8002512:	b29a      	uxth	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	899a      	ldrh	r2, [r3, #12]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	895b      	ldrh	r3, [r3, #10]
 8002520:	429a      	cmp	r2, r3
 8002522:	d203      	bcs.n	800252c <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	895a      	ldrh	r2, [r3, #10]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 800252c:	68fb      	ldr	r3, [r7, #12]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 800253a:	b480      	push	{r7}
 800253c:	b085      	sub	sp, #20
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	895b      	ldrh	r3, [r3, #10]
 800255a:	3b01      	subs	r3, #1
 800255c:	b29a      	uxth	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 8002562:	bf00      	nop
 8002564:	3714      	adds	r7, #20
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
	...

08002570 <sendNodeStatus>:


// === tx dronecan ===
// uavcan.protocol.nodestatus
static void sendNodeStatus(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08e      	sub	sp, #56	@ 0x38
 8002574:	af00      	add	r7, sp, #0
  nodeStatus.uptime_sec = HAL_GetTick() / 1000U;
 8002576:	f001 fd45 	bl	8004004 <HAL_GetTick>
 800257a:	4603      	mov	r3, r0
 800257c:	4a1a      	ldr	r2, [pc, #104]	@ (80025e8 <sendNodeStatus+0x78>)
 800257e:	fba2 2303 	umull	r2, r3, r2, r3
 8002582:	099b      	lsrs	r3, r3, #6
 8002584:	4a19      	ldr	r2, [pc, #100]	@ (80025ec <sendNodeStatus+0x7c>)
 8002586:	6013      	str	r3, [r2, #0]

  uint8_t txBuffer[UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE] = {0};
 8002588:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	f8c3 2003 	str.w	r2, [r3, #3]
  uint32_t dataLength = uavcan_protocol_NodeStatus_encode(&nodeStatus, txBuffer);
 8002594:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002598:	4619      	mov	r1, r3
 800259a:	4814      	ldr	r0, [pc, #80]	@ (80025ec <sendNodeStatus+0x7c>)
 800259c:	f001 fa4e 	bl	8003a3c <uavcan_protocol_NodeStatus_encode>
 80025a0:	6378      	str	r0, [r7, #52]	@ 0x34

  static uint8_t transferID = 0;
  CanardTxTransfer txFrame = {
 80025a2:	2302      	movs	r3, #2
 80025a4:	703b      	strb	r3, [r7, #0]
 80025a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80025e0 <sendNodeStatus+0x70>)
 80025a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ac:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80025b0:	f240 1355 	movw	r3, #341	@ 0x155
 80025b4:	823b      	strh	r3, [r7, #16]
 80025b6:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <sendNodeStatus+0x80>)
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	2318      	movs	r3, #24
 80025bc:	763b      	strb	r3, [r7, #24]
 80025be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025c2:	61fb      	str	r3, [r7, #28]
 80025c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	843b      	strh	r3, [r7, #32]
    &transferID,
    CANARD_TRANSFER_PRIORITY_LOW,
    txBuffer,
    dataLength
  };
  canardBroadcastObj(&canard, &txFrame);
 80025ca:	463b      	mov	r3, r7
 80025cc:	4619      	mov	r1, r3
 80025ce:	4809      	ldr	r0, [pc, #36]	@ (80025f4 <sendNodeStatus+0x84>)
 80025d0:	f7fe f8c8 	bl	8000764 <canardBroadcastObj>
}
 80025d4:	bf00      	nop
 80025d6:	3738      	adds	r7, #56	@ 0x38
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	f3af 8000 	nop.w
 80025e0:	c1a7c6f1 	.word	0xc1a7c6f1
 80025e4:	0f0868d0 	.word	0x0f0868d0
 80025e8:	10624dd3 	.word	0x10624dd3
 80025ec:	200000cc 	.word	0x200000cc
 80025f0:	20000514 	.word	0x20000514
 80025f4:	200000d8 	.word	0x200000d8

080025f8 <handleFileReadResponse>:

static void handleFileReadResponse(CanardInstance* ins, CanardRxTransfer* transfer){ // This isn't being called
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b0ca      	sub	sp, #296	@ 0x128
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002602:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002606:	6018      	str	r0, [r3, #0]
 8002608:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800260c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002610:	6019      	str	r1, [r3, #0]
	if ((transfer->transfer_id+1)%32 != fwupdate.transfer_id ||
 8002612:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002616:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	7e5b      	ldrb	r3, [r3, #25]
 800261e:	3301      	adds	r3, #1
 8002620:	425a      	negs	r2, r3
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	f002 021f 	and.w	r2, r2, #31
 800262a:	bf58      	it	pl
 800262c:	4253      	negpl	r3, r2
 800262e:	4a66      	ldr	r2, [pc, #408]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 8002630:	f892 2101 	ldrb.w	r2, [r2, #257]	@ 0x101
 8002634:	4293      	cmp	r3, r2
 8002636:	d10a      	bne.n	800264e <handleFileReadResponse+0x56>
		transfer->source_node_id != fwupdate.node_id) {
 8002638:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800263c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	7eda      	ldrb	r2, [r3, #27]
 8002644:	4b60      	ldr	r3, [pc, #384]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 8002646:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
	if ((transfer->transfer_id+1)%32 != fwupdate.transfer_id ||
 800264a:	429a      	cmp	r2, r3
 800264c:	d00e      	beq.n	800266c <handleFileReadResponse+0x74>
		/* not for us */
		printf("Firmware update: not for us id=%u/%u\n", (unsigned)transfer->transfer_id, (unsigned)fwupdate.transfer_id);
 800264e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002652:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	7e5b      	ldrb	r3, [r3, #25]
 800265a:	4619      	mov	r1, r3
 800265c:	4b5a      	ldr	r3, [pc, #360]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 800265e:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8002662:	461a      	mov	r2, r3
 8002664:	4859      	ldr	r0, [pc, #356]	@ (80027cc <handleFileReadResponse+0x1d4>)
 8002666:	f005 f941 	bl	80078ec <iprintf>
		return;
 800266a:	e0a8      	b.n	80027be <handleFileReadResponse+0x1c6>
	}

	struct uavcan_protocol_file_ReadResponse pkt;
	if (uavcan_protocol_file_ReadResponse_decode(transfer, &pkt)) {
 800266c:	f107 0218 	add.w	r2, r7, #24
 8002670:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002674:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002678:	4611      	mov	r1, r2
 800267a:	6818      	ldr	r0, [r3, #0]
 800267c:	f001 fbf1 	bl	8003e62 <uavcan_protocol_file_ReadResponse_decode>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <handleFileReadResponse+0x96>
		/* bad packet */
		printf("Firmware update: bad packet\n");
 8002686:	4852      	ldr	r0, [pc, #328]	@ (80027d0 <handleFileReadResponse+0x1d8>)
 8002688:	f005 f998 	bl	80079bc <puts>
		return;
 800268c:	e097      	b.n	80027be <handleFileReadResponse+0x1c6>
	}

	if (pkt.error.value != UAVCAN_PROTOCOL_FILE_ERROR_OK) {
 800268e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002692:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002696:	f9b3 3000 	ldrsh.w	r3, [r3]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00b      	beq.n	80026b6 <handleFileReadResponse+0xbe>
		/* read failed */
		fwupdate.in_progress = false;
 800269e:	4b4a      	ldr	r3, [pc, #296]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
		fwupdate.node_id = 0;
 80026a6:	4b48      	ldr	r3, [pc, #288]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
		printf("Firmware update read failure\n");
 80026ae:	4849      	ldr	r0, [pc, #292]	@ (80027d4 <handleFileReadResponse+0x1dc>)
 80026b0:	f005 f984 	bl	80079bc <puts>
		return;
 80026b4:	e083      	b.n	80027be <handleFileReadResponse+0x1c6>
	}

	if (pkt.data.len == 0) {
 80026b6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80026ba:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80026be:	885b      	ldrh	r3, [r3, #2]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d10b      	bne.n	80026dc <handleFileReadResponse+0xe4>
	    // No more data  update complete --> need to add flags for this to stop the update now
	    fwupdate.in_progress = false;
 80026c4:	4b40      	ldr	r3, [pc, #256]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
	    fwupdate.node_id = 0;
 80026cc:	4b3e      	ldr	r3, [pc, #248]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
	    printf("Firmware update complete\n");
 80026d4:	4840      	ldr	r0, [pc, #256]	@ (80027d8 <handleFileReadResponse+0x1e0>)
 80026d6:	f005 f971 	bl	80079bc <puts>
	    return;
 80026da:	e070      	b.n	80027be <handleFileReadResponse+0x1c6>
	}

	HAL_FLASH_Unlock();
 80026dc:	f002 fcea 	bl	80050b4 <HAL_FLASH_Unlock>

	uint32_t bytes_written = 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	while(bytes_written < pkt.data.len){
 80026e6:	e04e      	b.n	8002786 <handleFileReadResponse+0x18e>
		uint8_t chunk[8] = {0xFF}; //Default erased value
 80026e8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80026ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026f0:	22ff      	movs	r2, #255	@ 0xff
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	2200      	movs	r2, #0
 80026f6:	605a      	str	r2, [r3, #4]
		uint32_t remain = pkt.data.len - bytes_written;
 80026f8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80026fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002700:	885b      	ldrh	r3, [r3, #2]
 8002702:	461a      	mov	r2, r3
 8002704:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
		uint32_t to_copy = (remain >= 8U) ? 8U : remain;
 800270e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002712:	2b08      	cmp	r3, #8
 8002714:	bf28      	it	cs
 8002716:	2308      	movcs	r3, #8
 8002718:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

		memcpy(chunk, &pkt.data.data[bytes_written], to_copy);
 800271c:	f107 0218 	add.w	r2, r7, #24
 8002720:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002724:	4413      	add	r3, r2
 8002726:	1d19      	adds	r1, r3, #4
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002730:	4618      	mov	r0, r3
 8002732:	f005 fab2 	bl	8007c9a <memcpy>

		uint64_t double_word;

		memcpy(&double_word, chunk, 8); // Makes a 64 bit object for the HAL_FLASH
 8002736:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800273a:	e9c7 2302 	strd	r2, r3, [r7, #8]

		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, fwupdate.flash_address, double_word) != HAL_OK){
 800273e:	4b22      	ldr	r3, [pc, #136]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 8002740:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002744:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002748:	2000      	movs	r0, #0
 800274a:	f002 fc47 	bl	8004fdc <HAL_FLASH_Program>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00a      	beq.n	800276a <handleFileReadResponse+0x172>
			HAL_FLASH_Lock();
 8002754:	f002 fcd0 	bl	80050f8 <HAL_FLASH_Lock>
			fwupdate.in_progress = false;
 8002758:	4b1b      	ldr	r3, [pc, #108]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
			fwupdate.node_id = 0;
 8002760:	4b19      	ldr	r3, [pc, #100]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8002768:	e029      	b.n	80027be <handleFileReadResponse+0x1c6>
			return;
		}
		//Double word means it writes 64 bits at a time (a word is 32 bits)
		//Might have to change around the values
		fwupdate.flash_address += 8U; //8 bytes long = 64 bits
 800276a:	4b17      	ldr	r3, [pc, #92]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 800276c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002770:	3308      	adds	r3, #8
 8002772:	4a15      	ldr	r2, [pc, #84]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 8002774:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
		bytes_written += to_copy;
 8002778:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800277c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002780:	4413      	add	r3, r2
 8002782:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	while(bytes_written < pkt.data.len){
 8002786:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800278a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800278e:	885b      	ldrh	r3, [r3, #2]
 8002790:	461a      	mov	r2, r3
 8002792:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002796:	4293      	cmp	r3, r2
 8002798:	d3a6      	bcc.n	80026e8 <handleFileReadResponse+0xf0>
	}
	HAL_FLASH_Lock();
 800279a:	f002 fcad 	bl	80050f8 <HAL_FLASH_Lock>

	fwupdate.offset += pkt.data.len;
 800279e:	4b0a      	ldr	r3, [pc, #40]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80027a0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80027a4:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80027a8:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80027ac:	8852      	ldrh	r2, [r2, #2]
 80027ae:	4413      	add	r3, r2
 80027b0:	4a05      	ldr	r2, [pc, #20]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80027b2:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
	fwupdate.last_read_ms = 0; // makes it so fwupdate check in sendFirmwareRead will go through right away
 80027b6:	4b04      	ldr	r3, [pc, #16]	@ (80027c8 <handleFileReadResponse+0x1d0>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
}
 80027be:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	2000051c 	.word	0x2000051c
 80027cc:	080086dc 	.word	0x080086dc
 80027d0:	08008704 	.word	0x08008704
 80027d4:	08008720 	.word	0x08008720
 80027d8:	08008740 	.word	0x08008740

080027dc <eraseStagingFlash>:

// === rx dronecan ===
// uavcan.protocol.getnodeinfo


void eraseStagingFlash(void){
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0

	HAL_FLASH_Unlock();
 80027e2:	f002 fc67 	bl	80050b4 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef erase = {0};
 80027e6:	1d3b      	adds	r3, r7, #4
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
	uint32_t page_error = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	603b      	str	r3, [r7, #0]
	// This assumes a 32kb bootloader size. (From 0x08000000 - 0x08008000)
	uint32_t page_num = (0x08020000-0x08000000)/0x800; //0x800 is 2kb which is 1 page length according to data sheet
 80027f6:	2340      	movs	r3, #64	@ 0x40
 80027f8:	617b      	str	r3, [r7, #20]
	// Line above shows starting page for memory wipe
	fwupdate.flash_address = 0x08020000; // Need to change this maybe to make sure that bootloader is not affected
 80027fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <eraseStagingFlash+0x4c>)
 80027fc:	4a0b      	ldr	r2, [pc, #44]	@ (800282c <eraseStagingFlash+0x50>)
 80027fe:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
	erase.Page = page_num;
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	60fb      	str	r3, [r7, #12]
	erase.NbPages = 16; //Assuming 32kb for staging slot
 8002806:	2310      	movs	r3, #16
 8002808:	613b      	str	r3, [r7, #16]
	erase.TypeErase = FLASH_TYPEERASE_PAGES;
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
	//erase.Banks     = FLASH_BANK_1; // Always specify on STM32L4/F4
	if(HAL_FLASHEx_Erase(&erase, &page_error) != HAL_OK){
 800280e:	463a      	mov	r2, r7
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	4611      	mov	r1, r2
 8002814:	4618      	mov	r0, r3
 8002816:	f002 fd31 	bl	800527c <HAL_FLASHEx_Erase>
		//TODO: handle error
	}

	HAL_FLASH_Lock();
 800281a:	f002 fc6d 	bl	80050f8 <HAL_FLASH_Lock>

}
 800281e:	bf00      	nop
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	2000051c 	.word	0x2000051c
 800282c:	08020000 	.word	0x08020000

08002830 <handleBeginFirmwareUpdate>:

static void handleBeginFirmwareUpdate(CanardInstance* ins, CanardRxTransfer *transfer)
{
 8002830:	b590      	push	{r4, r7, lr}
 8002832:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
 8002836:	af06      	add	r7, sp, #24
 8002838:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800283c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002840:	6018      	str	r0, [r3, #0]
 8002842:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002846:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800284a:	6019      	str	r1, [r3, #0]
	nodeStatus.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_SOFTWARE_UPDATE;
 800284c:	4b3e      	ldr	r3, [pc, #248]	@ (8002948 <handleBeginFirmwareUpdate+0x118>)
 800284e:	2203      	movs	r2, #3
 8002850:	715a      	strb	r2, [r3, #5]
	//deconde message to get file path
	struct uavcan_protocol_file_BeginFirmwareUpdateRequest req;
	uavcan_protocol_file_BeginFirmwareUpdateRequest_decode((const)transfer, &req);
 8002852:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8002856:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800285a:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800285e:	4611      	mov	r1, r2
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	f001 f97d 	bl	8003b60 <uavcan_protocol_file_BeginFirmwareUpdateRequest_decode>

	uint8_t source_node_id = 		transfer->source_node_id;
 8002866:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800286a:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	7edb      	ldrb	r3, [r3, #27]
 8002872:	f887 31ef 	strb.w	r3, [r7, #495]	@ 0x1ef
	uint8_t *file_path_bytes = 		req.image_file_remote_path.path.data;
 8002876:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800287a:	3302      	adds	r3, #2
 800287c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
	uint8_t file_len = 				req.image_file_remote_path.path.len;
 8002880:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8002884:	f887 31e7 	strb.w	r3, [r7, #487]	@ 0x1e7

	fwupdate.offset = 0;
 8002888:	4b30      	ldr	r3, [pc, #192]	@ (800294c <handleBeginFirmwareUpdate+0x11c>)
 800288a:	2200      	movs	r2, #0
 800288c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	fwupdate.node_id = source_node_id;
 8002890:	4a2e      	ldr	r2, [pc, #184]	@ (800294c <handleBeginFirmwareUpdate+0x11c>)
 8002892:	f897 31ef 	ldrb.w	r3, [r7, #495]	@ 0x1ef
 8002896:	f882 3100 	strb.w	r3, [r2, #256]	@ 0x100
	strncpy(fwupdate.path, (char*)file_path_bytes, file_len);
 800289a:	f897 31e7 	ldrb.w	r3, [r7, #487]	@ 0x1e7
 800289e:	461a      	mov	r2, r3
 80028a0:	f8d7 11e8 	ldr.w	r1, [r7, #488]	@ 0x1e8
 80028a4:	4829      	ldr	r0, [pc, #164]	@ (800294c <handleBeginFirmwareUpdate+0x11c>)
 80028a6:	f005 f971 	bl	8007b8c <strncpy>

	uint8_t buffer[UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_MAX_SIZE];
	struct uavcan_protocol_file_BeginFirmwareUpdateResponse reply;
	memset(&reply, 0, sizeof(reply));
 80028aa:	f107 030c 	add.w	r3, r7, #12
 80028ae:	2281      	movs	r2, #129	@ 0x81
 80028b0:	2100      	movs	r1, #0
 80028b2:	4618      	mov	r0, r3
 80028b4:	f005 f962 	bl	8007b7c <memset>
	reply.error = UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_ERROR_OK;
 80028b8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80028bc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]

	uint32_t total_size = uavcan_protocol_file_BeginFirmwareUpdateResponse_encode(&reply, buffer);
 80028c4:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 80028c8:	f107 030c 	add.w	r3, r7, #12
 80028cc:	4611      	mov	r1, r2
 80028ce:	4618      	mov	r0, r3
 80028d0:	f001 f9ba 	bl	8003c48 <uavcan_protocol_file_BeginFirmwareUpdateResponse_encode>
 80028d4:	f8c7 01e0 	str.w	r0, [r7, #480]	@ 0x1e0

	canardRequestOrRespond(ins, // Need to pass in CanardInstance ins ex --> static void handle_param_ExecuteOpcode(CanardInstance* ins, CanardRxTransfer* transfer)
 80028d8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80028dc:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	7edc      	ldrb	r4, [r3, #27]
 80028e4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80028e8:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	3319      	adds	r3, #25
 80028f0:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 80028f4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80028f8:	6812      	ldr	r2, [r2, #0]
 80028fa:	7e92      	ldrb	r2, [r2, #26]
 80028fc:	f8d7 11e0 	ldr.w	r1, [r7, #480]	@ 0x1e0
 8002900:	b289      	uxth	r1, r1
 8002902:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8002906:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 800290a:	9105      	str	r1, [sp, #20]
 800290c:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8002910:	9104      	str	r1, [sp, #16]
 8002912:	2100      	movs	r1, #0
 8002914:	9103      	str	r1, [sp, #12]
 8002916:	9202      	str	r2, [sp, #8]
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	2328      	movs	r3, #40	@ 0x28
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	a308      	add	r3, pc, #32	@ (adr r3, 8002940 <handleBeginFirmwareUpdate+0x110>)
 8002920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002924:	4621      	mov	r1, r4
 8002926:	6800      	ldr	r0, [r0, #0]
 8002928:	f7fd fff8 	bl	800091c <canardRequestOrRespond>
						   transfer->priority,
						   CanardResponse,
						   &buffer[0],
						   total_size);

	printf("Started firmware update\n");
 800292c:	4808      	ldr	r0, [pc, #32]	@ (8002950 <handleBeginFirmwareUpdate+0x120>)
 800292e:	f005 f845 	bl	80079bc <puts>
	//erase the flash staging area
	eraseStagingFlash();
 8002932:	f7ff ff53 	bl	80027dc <eraseStagingFlash>

//	return true;
}
 8002936:	bf00      	nop
 8002938:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 800293c:	46bd      	mov	sp, r7
 800293e:	bd90      	pop	{r4, r7, pc}
 8002940:	72724126 	.word	0x72724126
 8002944:	b7d725df 	.word	0xb7d725df
 8002948:	200000cc 	.word	0x200000cc
 800294c:	2000051c 	.word	0x2000051c
 8002950:	0800875c 	.word	0x0800875c
 8002954:	00000000 	.word	0x00000000

08002958 <sendFirmwareRead>:


void sendFirmwareRead(void){
 8002958:	b5b0      	push	{r4, r5, r7, lr}
 800295a:	b0f2      	sub	sp, #456	@ 0x1c8
 800295c:	af06      	add	r7, sp, #24
	uint32_t now = HAL_GetTick();
 800295e:	f001 fb51 	bl	8004004 <HAL_GetTick>
 8002962:	f8c7 01ac 	str.w	r0, [r7, #428]	@ 0x1ac
	if (now - fwupdate.last_read_ms < 750) {
 8002966:	4b32      	ldr	r3, [pc, #200]	@ (8002a30 <sendFirmwareRead+0xd8>)
 8002968:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800296c:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8002976:	4293      	cmp	r3, r2
 8002978:	d94e      	bls.n	8002a18 <sendFirmwareRead+0xc0>
		// the server may still be responding
		return;
	}
	fwupdate.last_read_ms = now;
 800297a:	4a2d      	ldr	r2, [pc, #180]	@ (8002a30 <sendFirmwareRead+0xd8>)
 800297c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002980:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

	uint8_t buffer[UAVCAN_PROTOCOL_FILE_READ_REQUEST_MAX_SIZE];

	struct uavcan_protocol_file_ReadRequest pkt;
	memset(&pkt, 0, sizeof(pkt));
 8002984:	463b      	mov	r3, r7
 8002986:	22d8      	movs	r2, #216	@ 0xd8
 8002988:	2100      	movs	r1, #0
 800298a:	4618      	mov	r0, r3
 800298c:	f005 f8f6 	bl	8007b7c <memset>

	pkt.path.path.len = strlen((const char *)fwupdate.path);
 8002990:	4827      	ldr	r0, [pc, #156]	@ (8002a30 <sendFirmwareRead+0xd8>)
 8002992:	f7fd fc1d 	bl	80001d0 <strlen>
 8002996:	4603      	mov	r3, r0
 8002998:	b2da      	uxtb	r2, r3
 800299a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800299e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80029a2:	721a      	strb	r2, [r3, #8]
	pkt.offset = fwupdate.offset;
 80029a4:	4b22      	ldr	r3, [pc, #136]	@ (8002a30 <sendFirmwareRead+0xd8>)
 80029a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80029aa:	2200      	movs	r2, #0
 80029ac:	461c      	mov	r4, r3
 80029ae:	4615      	mov	r5, r2
 80029b0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80029b4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80029b8:	e9c3 4500 	strd	r4, r5, [r3]
	memcpy(pkt.path.path.data, fwupdate.path, pkt.path.path.len);
 80029bc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80029c0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80029c4:	7a1b      	ldrb	r3, [r3, #8]
 80029c6:	461a      	mov	r2, r3
 80029c8:	463b      	mov	r3, r7
 80029ca:	3309      	adds	r3, #9
 80029cc:	4918      	ldr	r1, [pc, #96]	@ (8002a30 <sendFirmwareRead+0xd8>)
 80029ce:	4618      	mov	r0, r3
 80029d0:	f005 f963 	bl	8007c9a <memcpy>

	uint16_t total_size = uavcan_protocol_file_ReadRequest_encode(&pkt, buffer);
 80029d4:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80029d8:	463b      	mov	r3, r7
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f001 f9ad 	bl	8003d3c <uavcan_protocol_file_ReadRequest_encode>
 80029e2:	4603      	mov	r3, r0
 80029e4:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

	canardRequestOrRespond(&canard,
 80029e8:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <sendFirmwareRead+0xd8>)
 80029ea:	f893 1100 	ldrb.w	r1, [r3, #256]	@ 0x100
 80029ee:	f8b7 31aa 	ldrh.w	r3, [r7, #426]	@ 0x1aa
 80029f2:	9305      	str	r3, [sp, #20]
 80029f4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80029f8:	9304      	str	r3, [sp, #16]
 80029fa:	2301      	movs	r3, #1
 80029fc:	9303      	str	r3, [sp, #12]
 80029fe:	2308      	movs	r3, #8
 8002a00:	9302      	str	r3, [sp, #8]
 8002a02:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <sendFirmwareRead+0xdc>)
 8002a04:	9301      	str	r3, [sp, #4]
 8002a06:	2330      	movs	r3, #48	@ 0x30
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	a307      	add	r3, pc, #28	@ (adr r3, 8002a28 <sendFirmwareRead+0xd0>)
 8002a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a10:	4809      	ldr	r0, [pc, #36]	@ (8002a38 <sendFirmwareRead+0xe0>)
 8002a12:	f7fd ff83 	bl	800091c <canardRequestOrRespond>
 8002a16:	e000      	b.n	8002a1a <sendFirmwareRead+0xc2>
		return;
 8002a18:	bf00      	nop
			   &fwupdate.transfer_id,
						   CANARD_TRANSFER_PRIORITY_HIGH,
						   CanardRequest,
						   &buffer[0],
						   total_size);
}
 8002a1a:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bdb0      	pop	{r4, r5, r7, pc}
 8002a22:	bf00      	nop
 8002a24:	f3af 8000 	nop.w
 8002a28:	9f33f678 	.word	0x9f33f678
 8002a2c:	8dcdca93 	.word	0x8dcdca93
 8002a30:	2000051c 	.word	0x2000051c
 8002a34:	2000061d 	.word	0x2000061d
 8002a38:	200000d8 	.word	0x200000d8
 8002a3c:	00000000 	.word	0x00000000

08002a40 <handleGetNodeInfo>:



static void handleGetNodeInfo(CanardRxTransfer *transfer)
{
 8002a40:	b5b0      	push	{r4, r5, r7, lr}
 8002a42:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002a4c:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002a50:	6018      	str	r0, [r3, #0]
  nodeStatus.uptime_sec = HAL_GetTick() / 1000U;
 8002a52:	f001 fad7 	bl	8004004 <HAL_GetTick>
 8002a56:	4603      	mov	r3, r0
 8002a58:	4a5f      	ldr	r2, [pc, #380]	@ (8002bd8 <handleGetNodeInfo+0x198>)
 8002a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5e:	099b      	lsrs	r3, r3, #6
 8002a60:	4a5e      	ldr	r2, [pc, #376]	@ (8002bdc <handleGetNodeInfo+0x19c>)
 8002a62:	6013      	str	r3, [r2, #0]

  struct uavcan_protocol_GetNodeInfoResponse nodeInfoRes = {0};
 8002a64:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002a68:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f44f 73c4 	mov.w	r3, #392	@ 0x188
 8002a72:	461a      	mov	r2, r3
 8002a74:	2100      	movs	r1, #0
 8002a76:	f005 f881 	bl	8007b7c <memset>
  nodeInfoRes.status                                            = nodeStatus;
 8002a7a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002a7e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a82:	4a56      	ldr	r2, [pc, #344]	@ (8002bdc <handleGetNodeInfo+0x19c>)
 8002a84:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  nodeInfoRes.software_version.major                            = HARDWARE_MAJOR_VERSION;
 8002a8a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002a8e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a92:	2202      	movs	r2, #2
 8002a94:	741a      	strb	r2, [r3, #16]
  nodeInfoRes.software_version.minor                            = HARDWARE_MINOR_VERSION;
 8002a96:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002a9a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	745a      	strb	r2, [r3, #17]
  nodeInfoRes.software_version.optional_field_flags             = UAVCAN_PROTOCOL_SOFTWAREVERSION_OPTIONAL_FIELD_FLAG_VCS_COMMIT;
 8002aa2:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002aa6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002aaa:	2201      	movs	r2, #1
 8002aac:	749a      	strb	r2, [r3, #18]
  nodeInfoRes.software_version.vcs_commit                       = COMMIT_HASH;
 8002aae:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002ab2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	615a      	str	r2, [r3, #20]
  nodeInfoRes.hardware_version.major                            = HARDWARE_MAJOR_VERSION;
 8002aba:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002abe:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2020 	strb.w	r2, [r3, #32]
  nodeInfoRes.hardware_version.minor                            = HARDWARE_MINOR_VERSION;
 8002ac8:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002acc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  nodeInfoRes.hardware_version.certificate_of_authenticity.len  = 0;
 8002ad6:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002ada:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  nodeInfoRes.name.len                                          = sizeof(CAN_NODE_NAME);
 8002ae4:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002ae8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002aec:	2208      	movs	r2, #8
 8002aee:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  memcpy(nodeInfoRes.hardware_version.unique_id, hardwareID, 16);
 8002af2:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002af6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002afa:	4a39      	ldr	r2, [pc, #228]	@ (8002be0 <handleGetNodeInfo+0x1a0>)
 8002afc:	f103 0422 	add.w	r4, r3, #34	@ 0x22
 8002b00:	4615      	mov	r5, r2
 8002b02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b04:	6020      	str	r0, [r4, #0]
 8002b06:	6061      	str	r1, [r4, #4]
 8002b08:	60a2      	str	r2, [r4, #8]
 8002b0a:	60e3      	str	r3, [r4, #12]
  strcpy((char*)nodeInfoRes.name.data, CAN_NODE_NAME);
 8002b0c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002b10:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8002b14:	4933      	ldr	r1, [pc, #204]	@ (8002be4 <handleGetNodeInfo+0x1a4>)
 8002b16:	461a      	mov	r2, r3
 8002b18:	460b      	mov	r3, r1
 8002b1a:	cb03      	ldmia	r3!, {r0, r1}
 8002b1c:	6010      	str	r0, [r2, #0]
 8002b1e:	6051      	str	r1, [r2, #4]

  uint8_t txBuffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE] = {0};
 8002b20:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b24:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f240 1379 	movw	r3, #377	@ 0x179
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2100      	movs	r1, #0
 8002b32:	f005 f823 	bl	8007b7c <memset>
  uint32_t dataLength = uavcan_protocol_GetNodeInfoResponse_encode(&nodeInfoRes, txBuffer);
 8002b36:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002b3a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002b3e:	4611      	mov	r1, r2
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 ff13 	bl	800396c <uavcan_protocol_GetNodeInfoResponse_encode>
 8002b46:	f8c7 033c 	str.w	r0, [r7, #828]	@ 0x33c

  static uint8_t transferID = 0;
  CanardTxTransfer txFrame = {
 8002b4a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b4e:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002b52:	2200      	movs	r2, #0
 8002b54:	701a      	strb	r2, [r3, #0]
 8002b56:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b5a:	f5a3 714e 	sub.w	r1, r3, #824	@ 0x338
 8002b5e:	a31c      	add	r3, pc, #112	@ (adr r3, 8002bd0 <handleGetNodeInfo+0x190>)
 8002b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b64:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002b68:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b6c:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002b70:	2201      	movs	r2, #1
 8002b72:	821a      	strh	r2, [r3, #16]
 8002b74:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b78:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8002be8 <handleGetNodeInfo+0x1a8>)
 8002b7e:	615a      	str	r2, [r3, #20]
 8002b80:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b84:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002b88:	2218      	movs	r2, #24
 8002b8a:	761a      	strb	r2, [r3, #24]
 8002b8c:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002b90:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002b94:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002b98:	61da      	str	r2, [r3, #28]
 8002b9a:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002ba4:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002ba8:	841a      	strh	r2, [r3, #32]
    &transferID,
    CANARD_TRANSFER_PRIORITY_LOW,
    txBuffer,
    dataLength
  };
  canardRequestOrRespondObj(&canard, transfer->source_node_id, &txFrame);
 8002baa:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002bae:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	7edb      	ldrb	r3, [r3, #27]
 8002bb6:	f107 0208 	add.w	r2, r7, #8
 8002bba:	4619      	mov	r1, r3
 8002bbc:	480b      	ldr	r0, [pc, #44]	@ (8002bec <handleGetNodeInfo+0x1ac>)
 8002bbe:	f7fd fedc 	bl	800097a <canardRequestOrRespondObj>
}
 8002bc2:	bf00      	nop
 8002bc4:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bdb0      	pop	{r4, r5, r7, pc}
 8002bcc:	f3af 8000 	nop.w
 8002bd0:	21c46a9e 	.word	0x21c46a9e
 8002bd4:	ee468a81 	.word	0xee468a81
 8002bd8:	10624dd3 	.word	0x10624dd3
 8002bdc:	200000cc 	.word	0x200000cc
 8002be0:	20000504 	.word	0x20000504
 8002be4:	08008774 	.word	0x08008774
 8002be8:	20000515 	.word	0x20000515
 8002bec:	200000d8 	.word	0x200000d8

08002bf0 <handleArrayCommand>:

// uavcan.equipment.actuator.arraycommand
static void handleArrayCommand(CanardRxTransfer *transfer)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	0000      	movs	r0, r0
	...

08002c08 <shouldAcceptTransfer>:

bool shouldAcceptTransfer(const CanardInstance* ins, uint64_t* crcSignature, uint16_t dataTypeID, CanardTransferType transferType, uint8_t srcNodeID)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	4611      	mov	r1, r2
 8002c14:	461a      	mov	r2, r3
 8002c16:	460b      	mov	r3, r1
 8002c18:	80fb      	strh	r3, [r7, #6]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	717b      	strb	r3, [r7, #5]
  if(transferType == CanardTransferTypeResponse)
 8002c1e:	797b      	ldrb	r3, [r7, #5]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10c      	bne.n	8002c3e <shouldAcceptTransfer+0x36>
  {
    switch(dataTypeID)
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	2b30      	cmp	r3, #48	@ 0x30
 8002c28:	d107      	bne.n	8002c3a <shouldAcceptTransfer+0x32>
    {
    case UAVCAN_PROTOCOL_FILE_READ_ID:
			*crcSignature = UAVCAN_PROTOCOL_FILE_READ_SIGNATURE;
 8002c2a:	68b9      	ldr	r1, [r7, #8]
 8002c2c:	a32c      	add	r3, pc, #176	@ (adr r3, 8002ce0 <shouldAcceptTransfer+0xd8>)
 8002c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c32:	e9c1 2300 	strd	r2, r3, [r1]
			return true;   // accept File.Read responses
 8002c36:	2301      	movs	r3, #1
 8002c38:	e04c      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
      default:
        return false;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	e04a      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
    }
  }

  if(transferType == CanardTransferTypeRequest)
 8002c3e:	797b      	ldrb	r3, [r7, #5]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d117      	bne.n	8002c74 <shouldAcceptTransfer+0x6c>
  {
    switch(dataTypeID)
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d002      	beq.n	8002c50 <shouldAcceptTransfer+0x48>
 8002c4a:	2b28      	cmp	r3, #40	@ 0x28
 8002c4c:	d008      	beq.n	8002c60 <shouldAcceptTransfer+0x58>
 8002c4e:	e00f      	b.n	8002c70 <shouldAcceptTransfer+0x68>
    {
      case UAVCAN_PROTOCOL_GETNODEINFO_ID:
        *crcSignature = UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_SIGNATURE;
 8002c50:	68b9      	ldr	r1, [r7, #8]
 8002c52:	a325      	add	r3, pc, #148	@ (adr r3, 8002ce8 <shouldAcceptTransfer+0xe0>)
 8002c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c58:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e039      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
      case UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_ID:
		  *crcSignature = UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_SIGNATURE;
 8002c60:	68b9      	ldr	r1, [r7, #8]
 8002c62:	a323      	add	r3, pc, #140	@ (adr r3, 8002cf0 <shouldAcceptTransfer+0xe8>)
 8002c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c68:	e9c1 2300 	strd	r2, r3, [r1]
		  return true;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e031      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
      default:
        return false;
 8002c70:	2300      	movs	r3, #0
 8002c72:	e02f      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
    }
  }

  if(transferType == CanardTransferTypeBroadcast)
 8002c74:	797b      	ldrb	r3, [r7, #5]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d12b      	bne.n	8002cd2 <shouldAcceptTransfer+0xca>
  {
    switch(dataTypeID)
 8002c7a:	88fb      	ldrh	r3, [r7, #6]
 8002c7c:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d00c      	beq.n	8002c9e <shouldAcceptTransfer+0x96>
 8002c84:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	dc20      	bgt.n	8002cce <shouldAcceptTransfer+0xc6>
 8002c8c:	f240 1255 	movw	r2, #341	@ 0x155
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d014      	beq.n	8002cbe <shouldAcceptTransfer+0xb6>
 8002c94:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d008      	beq.n	8002cae <shouldAcceptTransfer+0xa6>
 8002c9c:	e017      	b.n	8002cce <shouldAcceptTransfer+0xc6>
    {
      case ARDUPILOT_INDICATION_NOTIFYSTATE_ID:
        *crcSignature = ARDUPILOT_INDICATION_NOTIFYSTATE_SIGNATURE;
 8002c9e:	68b9      	ldr	r1, [r7, #8]
 8002ca0:	a315      	add	r3, pc, #84	@ (adr r3, 8002cf8 <shouldAcceptTransfer+0xf0>)
 8002ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca6:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e012      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
      case UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID:
        *crcSignature = UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_SIGNATURE;
 8002cae:	68b9      	ldr	r1, [r7, #8]
 8002cb0:	a313      	add	r3, pc, #76	@ (adr r3, 8002d00 <shouldAcceptTransfer+0xf8>)
 8002cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb6:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e00a      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
      case UAVCAN_PROTOCOL_NODESTATUS_ID:
        *crcSignature = UAVCAN_PROTOCOL_NODESTATUS_SIGNATURE;
 8002cbe:	68b9      	ldr	r1, [r7, #8]
 8002cc0:	a311      	add	r3, pc, #68	@ (adr r3, 8002d08 <shouldAcceptTransfer+0x100>)
 8002cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc6:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e002      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
      default:
        return false;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <shouldAcceptTransfer+0xcc>
    }
  }

  return false;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	9f33f678 	.word	0x9f33f678
 8002ce4:	8dcdca93 	.word	0x8dcdca93
 8002ce8:	21c46a9e 	.word	0x21c46a9e
 8002cec:	ee468a81 	.word	0xee468a81
 8002cf0:	72724126 	.word	0x72724126
 8002cf4:	b7d725df 	.word	0xb7d725df
 8002cf8:	1651fdec 	.word	0x1651fdec
 8002cfc:	631f2a9c 	.word	0x631f2a9c
 8002d00:	38ec3af3 	.word	0x38ec3af3
 8002d04:	d8a74862 	.word	0xd8a74862
 8002d08:	c1a7c6f1 	.word	0xc1a7c6f1
 8002d0c:	0f0868d0 	.word	0x0f0868d0

08002d10 <onTransferReceived>:

void onTransferReceived(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  if(transfer->transfer_type == CanardTransferTypeResponse)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	7e1b      	ldrb	r3, [r3, #24]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d108      	bne.n	8002d34 <onTransferReceived+0x24>
  {
    switch(transfer->data_type_id)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	8adb      	ldrh	r3, [r3, #22]
 8002d26:	2b30      	cmp	r3, #48	@ 0x30
 8002d28:	d12d      	bne.n	8002d86 <onTransferReceived+0x76>
    {
    case UAVCAN_PROTOCOL_FILE_READ_ID:
    	handleFileReadResponse(ins, transfer);
 8002d2a:	6839      	ldr	r1, [r7, #0]
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7ff fc63 	bl	80025f8 <handleFileReadResponse>
    	break;
 8002d32:	bf00      	nop
      default:
        return;
    }
  }

  if(transfer->transfer_type == CanardTransferTypeRequest)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	7e1b      	ldrb	r3, [r3, #24]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d10f      	bne.n	8002d5c <onTransferReceived+0x4c>
  {
    switch(transfer->data_type_id)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	8adb      	ldrh	r3, [r3, #22]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d002      	beq.n	8002d4a <onTransferReceived+0x3a>
 8002d44:	2b28      	cmp	r3, #40	@ 0x28
 8002d46:	d004      	beq.n	8002d52 <onTransferReceived+0x42>
    	  handleBeginFirmwareUpdate(ins, transfer); //Maybe check to see if already updating
    	  return;
//      case UAVCAN_PROTOCOL_FILE_READ_ID:
//          	  handleFileReadResponse(ins, transfer);
      default:
        return;
 8002d48:	e020      	b.n	8002d8c <onTransferReceived+0x7c>
        handleGetNodeInfo(transfer);
 8002d4a:	6838      	ldr	r0, [r7, #0]
 8002d4c:	f7ff fe78 	bl	8002a40 <handleGetNodeInfo>
        return;
 8002d50:	e01c      	b.n	8002d8c <onTransferReceived+0x7c>
    	  handleBeginFirmwareUpdate(ins, transfer); //Maybe check to see if already updating
 8002d52:	6839      	ldr	r1, [r7, #0]
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7ff fd6b 	bl	8002830 <handleBeginFirmwareUpdate>
    	  return;
 8002d5a:	e017      	b.n	8002d8c <onTransferReceived+0x7c>
    }
  }

  if(transfer->transfer_type == CanardTransferTypeBroadcast)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	7e1b      	ldrb	r3, [r3, #24]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d113      	bne.n	8002d8c <onTransferReceived+0x7c>
  {
    switch(transfer->data_type_id)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	8adb      	ldrh	r3, [r3, #22]
 8002d68:	2b30      	cmp	r3, #48	@ 0x30
 8002d6a:	d007      	beq.n	8002d7c <onTransferReceived+0x6c>
 8002d6c:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d10a      	bne.n	8002d8a <onTransferReceived+0x7a>
    {
      case UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID:
        handleArrayCommand(transfer);
 8002d74:	6838      	ldr	r0, [r7, #0]
 8002d76:	f7ff ff3b 	bl	8002bf0 <handleArrayCommand>
        return;
 8002d7a:	e007      	b.n	8002d8c <onTransferReceived+0x7c>
      case UAVCAN_PROTOCOL_FILE_READ_ID:
          	handleFileReadResponse(ins, transfer);
 8002d7c:	6839      	ldr	r1, [r7, #0]
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7ff fc3a 	bl	80025f8 <handleFileReadResponse>
          	break;
 8002d84:	e002      	b.n	8002d8c <onTransferReceived+0x7c>
        return;
 8002d86:	bf00      	nop
 8002d88:	e000      	b.n	8002d8c <onTransferReceived+0x7c>
      default:
        return;
 8002d8a:	bf00      	nop
    }
  }
}
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
	...

08002d94 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d94:	b5b0      	push	{r4, r5, r7, lr}
 8002d96:	b090      	sub	sp, #64	@ 0x40
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  // receive HAL CAN packet
  CAN_RxHeaderTypeDef rxHeader = {0};
 8002d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	611a      	str	r2, [r3, #16]
 8002dac:	615a      	str	r2, [r3, #20]
 8002dae:	619a      	str	r2, [r3, #24]
  uint8_t rxData[8] = {0};
 8002db0:	f107 031c 	add.w	r3, r7, #28
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]

  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f001 fc7f 	bl	80046c8 <HAL_CAN_GetRxMessage>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d105      	bne.n	8002ddc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
  {
    if(rxHeader.IDE != CAN_ID_EXT || rxHeader.RTR != CAN_RTR_DATA)
 8002dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d12d      	bne.n	8002e32 <HAL_CAN_RxFifo0MsgPendingCallback+0x9e>
 8002dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d12a      	bne.n	8002e32 <HAL_CAN_RxFifo0MsgPendingCallback+0x9e>
      return;
    }
  }

  // create canard packet
  CanardCANFrame rxFrame = {0};
 8002ddc:	f107 030c 	add.w	r3, r7, #12
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]

  rxFrame.id = rxHeader.ExtId | CANARD_CAN_FRAME_EFF;
 8002dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002df0:	60fb      	str	r3, [r7, #12]
  rxFrame.data_len = rxHeader.DLC ;
 8002df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	763b      	strb	r3, [r7, #24]
  rxFrame.iface_id = 0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	767b      	strb	r3, [r7, #25]
  memcpy(rxFrame.data, rxData, rxHeader.DLC);
 8002dfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002dfe:	f107 011c 	add.w	r1, r7, #28
 8002e02:	f107 030c 	add.w	r3, r7, #12
 8002e06:	3304      	adds	r3, #4
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f004 ff46 	bl	8007c9a <memcpy>

  canardHandleRxFrame(&canard, &rxFrame, HAL_GetTick() * 1000U);
 8002e0e:	f001 f8f9 	bl	8004004 <HAL_GetTick>
 8002e12:	4603      	mov	r3, r0
 8002e14:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e18:	fb02 f303 	mul.w	r3, r2, r3
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	461c      	mov	r4, r3
 8002e20:	4615      	mov	r5, r2
 8002e22:	f107 010c 	add.w	r1, r7, #12
 8002e26:	4622      	mov	r2, r4
 8002e28:	462b      	mov	r3, r5
 8002e2a:	4804      	ldr	r0, [pc, #16]	@ (8002e3c <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 8002e2c:	f7fd fe26 	bl	8000a7c <canardHandleRxFrame>
 8002e30:	e000      	b.n	8002e34 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
      return;
 8002e32:	bf00      	nop
}
 8002e34:	3740      	adds	r7, #64	@ 0x40
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bdb0      	pop	{r4, r5, r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	200000d8 	.word	0x200000d8

08002e40 <initCAN>:

void initCAN(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b090      	sub	sp, #64	@ 0x40
 8002e44:	af02      	add	r7, sp, #8
  // configure HAL CAN
  CAN_FilterTypeDef canfil;
  canfil.FilterBank = 0;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
  canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
  canfil.FilterIdHigh = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	613b      	str	r3, [r7, #16]
  canfil.FilterIdLow = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  canfil.FilterMaskIdHigh = 0;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61bb      	str	r3, [r7, #24]
  canfil.FilterMaskIdLow = 0;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61fb      	str	r3, [r7, #28]
  canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 8002e62:	2301      	movs	r3, #1
 8002e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  canfil.FilterActivation = ENABLE;
 8002e66:	2301      	movs	r3, #1
 8002e68:	633b      	str	r3, [r7, #48]	@ 0x30
  canfil.SlaveStartFilterBank = 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_CAN_ConfigFilter(&hcan1, &canfil);
 8002e6e:	f107 0310 	add.w	r3, r7, #16
 8002e72:	4619      	mov	r1, r3
 8002e74:	4817      	ldr	r0, [pc, #92]	@ (8002ed4 <initCAN+0x94>)
 8002e76:	f001 fa14 	bl	80042a2 <HAL_CAN_ConfigFilter>

  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002e7a:	2102      	movs	r1, #2
 8002e7c:	4815      	ldr	r0, [pc, #84]	@ (8002ed4 <initCAN+0x94>)
 8002e7e:	f001 fd45 	bl	800490c <HAL_CAN_ActivateNotification>

  // configure Canard
  canardInit(&canard,
 8002e82:	2300      	movs	r3, #0
 8002e84:	9301      	str	r3, [sp, #4]
 8002e86:	4b14      	ldr	r3, [pc, #80]	@ (8002ed8 <initCAN+0x98>)
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	4b14      	ldr	r3, [pc, #80]	@ (8002edc <initCAN+0x9c>)
 8002e8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e90:	4913      	ldr	r1, [pc, #76]	@ (8002ee0 <initCAN+0xa0>)
 8002e92:	4814      	ldr	r0, [pc, #80]	@ (8002ee4 <initCAN+0xa4>)
 8002e94:	f7fd fc0c 	bl	80006b0 <canardInit>
    onTransferReceived,
    shouldAcceptTransfer,
    NULL
  );

  canardSetLocalNodeID(&canard, CAN_NODE_ID);
 8002e98:	2145      	movs	r1, #69	@ 0x45
 8002e9a:	4812      	ldr	r0, [pc, #72]	@ (8002ee4 <initCAN+0xa4>)
 8002e9c:	f7fd fc3c 	bl	8000718 <canardSetLocalNodeID>

  // set hardware id
  uint32_t tmpHID[] = {HAL_GetUIDw2(), HAL_GetUIDw1(), HAL_GetUIDw0()};
 8002ea0:	f001 f8f8 	bl	8004094 <HAL_GetUIDw2>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	607b      	str	r3, [r7, #4]
 8002ea8:	f001 f8e8 	bl	800407c <HAL_GetUIDw1>
 8002eac:	4603      	mov	r3, r0
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	f001 f8d8 	bl	8004064 <HAL_GetUIDw0>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	60fb      	str	r3, [r7, #12]
  memcpy(hardwareID + 4, tmpHID, 12);
 8002eb8:	480b      	ldr	r0, [pc, #44]	@ (8002ee8 <initCAN+0xa8>)
 8002eba:	1d3b      	adds	r3, r7, #4
 8002ebc:	220c      	movs	r2, #12
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	f004 feeb 	bl	8007c9a <memcpy>

  // start HAL driver
  HAL_CAN_Start(&hcan1);
 8002ec4:	4803      	ldr	r0, [pc, #12]	@ (8002ed4 <initCAN+0x94>)
 8002ec6:	f001 fab6 	bl	8004436 <HAL_CAN_Start>
}
 8002eca:	bf00      	nop
 8002ecc:	3738      	adds	r7, #56	@ 0x38
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	200000a4 	.word	0x200000a4
 8002ed8:	08002c09 	.word	0x08002c09
 8002edc:	08002d11 	.word	0x08002d11
 8002ee0:	20000104 	.word	0x20000104
 8002ee4:	200000d8 	.word	0x200000d8
 8002ee8:	20000508 	.word	0x20000508

08002eec <sendCANTx>:

void sendCANTx(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af00      	add	r7, sp, #0
  while(1)
  {
    CanardCANFrame* frame = canardPeekTxQueue(&canard);
 8002ef2:	481b      	ldr	r0, [pc, #108]	@ (8002f60 <sendCANTx+0x74>)
 8002ef4:	f7fd fd9a 	bl	8000a2c <canardPeekTxQueue>
 8002ef8:	61f8      	str	r0, [r7, #28]
    if(frame == NULL)
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d029      	beq.n	8002f54 <sendCANTx+0x68>
    {
      return;
    }

    if(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0)
 8002f00:	4818      	ldr	r0, [pc, #96]	@ (8002f64 <sendCANTx+0x78>)
 8002f02:	f001 fbac 	bl	800465e <HAL_CAN_GetTxMailboxesFreeLevel>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d025      	beq.n	8002f58 <sendCANTx+0x6c>
    {
      CAN_TxHeaderTypeDef txHeader = {0};
 8002f0c:	1d3b      	adds	r3, r7, #4
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	609a      	str	r2, [r3, #8]
 8002f16:	60da      	str	r2, [r3, #12]
 8002f18:	611a      	str	r2, [r3, #16]
 8002f1a:	615a      	str	r2, [r3, #20]
      txHeader.ExtId = frame->id & 0x1FFFFFFF;
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002f24:	60bb      	str	r3, [r7, #8]
      txHeader.IDE = CAN_ID_EXT;
 8002f26:	2304      	movs	r3, #4
 8002f28:	60fb      	str	r3, [r7, #12]
      txHeader.RTR = CAN_RTR_DATA;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
      txHeader.DLC = frame->data_len;
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	7b1b      	ldrb	r3, [r3, #12]
 8002f32:	617b      	str	r3, [r7, #20]

      uint32_t txMailboxUsed = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	603b      	str	r3, [r7, #0]
      if(HAL_CAN_AddTxMessage(&hcan1, &txHeader, frame->data, &txMailboxUsed) == HAL_OK)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	1d1a      	adds	r2, r3, #4
 8002f3c:	463b      	mov	r3, r7
 8002f3e:	1d39      	adds	r1, r7, #4
 8002f40:	4808      	ldr	r0, [pc, #32]	@ (8002f64 <sendCANTx+0x78>)
 8002f42:	f001 fabc 	bl	80044be <HAL_CAN_AddTxMessage>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1d2      	bne.n	8002ef2 <sendCANTx+0x6>
      {
        canardPopTxQueue(&canard);
 8002f4c:	4804      	ldr	r0, [pc, #16]	@ (8002f60 <sendCANTx+0x74>)
 8002f4e:	f7fd fd80 	bl	8000a52 <canardPopTxQueue>
  {
 8002f52:	e7ce      	b.n	8002ef2 <sendCANTx+0x6>
      return;
 8002f54:	bf00      	nop
 8002f56:	e000      	b.n	8002f5a <sendCANTx+0x6e>
      }
    }
    else
    {
      return;
 8002f58:	bf00      	nop
    }
  }
}
 8002f5a:	3720      	adds	r7, #32
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	200000d8 	.word	0x200000d8
 8002f64:	200000a4 	.word	0x200000a4

08002f68 <periodicCANTasks>:

void periodicCANTasks(void)
{
 8002f68:	b5b0      	push	{r4, r5, r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  static uint32_t nextRunTime = 0;

  if(HAL_GetTick() >= nextRunTime)
 8002f6c:	f001 f84a 	bl	8004004 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <periodicCANTasks+0x44>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d316      	bcc.n	8002fa8 <periodicCANTasks+0x40>
  {
    nextRunTime += 1000U;
 8002f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <periodicCANTasks+0x44>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002f82:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <periodicCANTasks+0x44>)
 8002f84:	6013      	str	r3, [r2, #0]

    canardCleanupStaleTransfers(&canard, HAL_GetTick() * 1000U);
 8002f86:	f001 f83d 	bl	8004004 <HAL_GetTick>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f90:	fb02 f303 	mul.w	r3, r2, r3
 8002f94:	2200      	movs	r2, #0
 8002f96:	461c      	mov	r4, r3
 8002f98:	4615      	mov	r5, r2
 8002f9a:	4622      	mov	r2, r4
 8002f9c:	462b      	mov	r3, r5
 8002f9e:	4804      	ldr	r0, [pc, #16]	@ (8002fb0 <periodicCANTasks+0x48>)
 8002fa0:	f7fe f90a 	bl	80011b8 <canardCleanupStaleTransfers>
    sendNodeStatus();
 8002fa4:	f7ff fae4 	bl	8002570 <sendNodeStatus>
  }
}
 8002fa8:	bf00      	nop
 8002faa:	bdb0      	pop	{r4, r5, r7, pc}
 8002fac:	20000518 	.word	0x20000518
 8002fb0:	200000d8 	.word	0x200000d8

08002fb4 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b08a      	sub	sp, #40	@ 0x28
 8002fb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fba:	f107 0314 	add.w	r3, r7, #20
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	605a      	str	r2, [r3, #4]
 8002fc4:	609a      	str	r2, [r3, #8]
 8002fc6:	60da      	str	r2, [r3, #12]
 8002fc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fca:	4b45      	ldr	r3, [pc, #276]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fce:	4a44      	ldr	r2, [pc, #272]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002fd0:	f043 0304 	orr.w	r3, r3, #4
 8002fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fd6:	4b42      	ldr	r3, [pc, #264]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fda:	f003 0304 	and.w	r3, r3, #4
 8002fde:	613b      	str	r3, [r7, #16]
 8002fe0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fe2:	4b3f      	ldr	r3, [pc, #252]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe6:	4a3e      	ldr	r2, [pc, #248]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002fe8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fee:	4b3c      	ldr	r3, [pc, #240]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffa:	4b39      	ldr	r3, [pc, #228]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8002ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ffe:	4a38      	ldr	r2, [pc, #224]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003006:	4b36      	ldr	r3, [pc, #216]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8003008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	60bb      	str	r3, [r7, #8]
 8003010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003012:	4b33      	ldr	r3, [pc, #204]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8003014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003016:	4a32      	ldr	r2, [pc, #200]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8003018:	f043 0302 	orr.w	r3, r3, #2
 800301c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800301e:	4b30      	ldr	r3, [pc, #192]	@ (80030e0 <MX_GPIO_Init+0x12c>)
 8003020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	607b      	str	r3, [r7, #4]
 8003028:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800302a:	2200      	movs	r2, #0
 800302c:	21b0      	movs	r1, #176	@ 0xb0
 800302e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003032:	f002 fbc3 	bl	80057bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8003036:	2200      	movs	r2, #0
 8003038:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800303c:	4829      	ldr	r0, [pc, #164]	@ (80030e4 <MX_GPIO_Init+0x130>)
 800303e:	f002 fbbd 	bl	80057bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003042:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003048:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800304c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003052:	f107 0314 	add.w	r3, r7, #20
 8003056:	4619      	mov	r1, r3
 8003058:	4823      	ldr	r0, [pc, #140]	@ (80030e8 <MX_GPIO_Init+0x134>)
 800305a:	f002 fa35 	bl	80054c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800305e:	230c      	movs	r3, #12
 8003060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003062:	2302      	movs	r3, #2
 8003064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800306a:	2303      	movs	r3, #3
 800306c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800306e:	2307      	movs	r3, #7
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003072:	f107 0314 	add.w	r3, r7, #20
 8003076:	4619      	mov	r1, r3
 8003078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800307c:	f002 fa24 	bl	80054c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8003080:	23b0      	movs	r3, #176	@ 0xb0
 8003082:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003084:	2301      	movs	r3, #1
 8003086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003088:	2300      	movs	r3, #0
 800308a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308c:	2300      	movs	r3, #0
 800308e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003090:	f107 0314 	add.w	r3, r7, #20
 8003094:	4619      	mov	r1, r3
 8003096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800309a:	f002 fa15 	bl	80054c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800309e:	2340      	movs	r3, #64	@ 0x40
 80030a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030a2:	2300      	movs	r3, #0
 80030a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030a6:	2301      	movs	r3, #1
 80030a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80030aa:	f107 0314 	add.w	r3, r7, #20
 80030ae:	4619      	mov	r1, r3
 80030b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030b4:	f002 fa08 	bl	80054c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80030b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030be:	2301      	movs	r3, #1
 80030c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c6:	2300      	movs	r3, #0
 80030c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80030ca:	f107 0314 	add.w	r3, r7, #20
 80030ce:	4619      	mov	r1, r3
 80030d0:	4804      	ldr	r0, [pc, #16]	@ (80030e4 <MX_GPIO_Init+0x130>)
 80030d2:	f002 f9f9 	bl	80054c8 <HAL_GPIO_Init>

}
 80030d6:	bf00      	nop
 80030d8:	3728      	adds	r7, #40	@ 0x28
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	48000400 	.word	0x48000400
 80030e8:	48000800 	.word	0x48000800

080030ec <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80030f4:	1d39      	adds	r1, r7, #4
 80030f6:	f04f 33ff 	mov.w	r3, #4294967295
 80030fa:	2201      	movs	r2, #1
 80030fc:	4803      	ldr	r0, [pc, #12]	@ (800310c <__io_putchar+0x20>)
 80030fe:	f003 fe33 	bl	8006d68 <HAL_UART_Transmit>
	return ch;
 8003102:	687b      	ldr	r3, [r7, #4]
}
 8003104:	4618      	mov	r0, r3
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20000634 	.word	0x20000634

08003110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	nodeStatus.health = UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK;
 8003116:	4b23      	ldr	r3, [pc, #140]	@ (80031a4 <main+0x94>)
 8003118:	2200      	movs	r2, #0
 800311a:	711a      	strb	r2, [r3, #4]
	nodeStatus.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_INITIALIZATION;
 800311c:	4b21      	ldr	r3, [pc, #132]	@ (80031a4 <main+0x94>)
 800311e:	2201      	movs	r2, #1
 8003120:	715a      	strb	r2, [r3, #5]
	nodeStatus.sub_mode = 0;
 8003122:	4b20      	ldr	r3, [pc, #128]	@ (80031a4 <main+0x94>)
 8003124:	2200      	movs	r2, #0
 8003126:	719a      	strb	r2, [r3, #6]
	nodeStatus.vendor_specific_status_code = 0;
 8003128:	4b1e      	ldr	r3, [pc, #120]	@ (80031a4 <main+0x94>)
 800312a:	2200      	movs	r2, #0
 800312c:	811a      	strh	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800312e:	f000 febd 	bl	8003eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003132:	f000 f83f 	bl	80031b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003136:	f7ff ff3d 	bl	8002fb4 <MX_GPIO_Init>
  MX_CAN1_Init();
 800313a:	f7fd fa37 	bl	80005ac <MX_CAN1_Init>
  MX_USART1_UART_Init();
 800313e:	f000 f9f9 	bl	8003534 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("STARTING BOOTLOADER...");
 8003142:	4819      	ldr	r0, [pc, #100]	@ (80031a8 <main+0x98>)
 8003144:	f004 fbd2 	bl	80078ec <iprintf>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8003148:	2201      	movs	r2, #1
 800314a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800314e:	4817      	ldr	r0, [pc, #92]	@ (80031ac <main+0x9c>)
 8003150:	f002 fb34 	bl	80057bc <HAL_GPIO_WritePin>

  initCAN();
 8003154:	f7ff fe74 	bl	8002e40 <initCAN>

  nodeStatus.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL;
 8003158:	4b12      	ldr	r3, [pc, #72]	@ (80031a4 <main+0x94>)
 800315a:	2200      	movs	r2, #0
 800315c:	715a      	strb	r2, [r3, #5]

	for(uint8_t i = 0; i < 100000000; i++){
 800315e:	2300      	movs	r3, #0
 8003160:	71fb      	strb	r3, [r7, #7]
		if(fwupdate.node_id != 0){
 8003162:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <main+0xa0>)
 8003164:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d000      	beq.n	800316e <main+0x5e>
			break;
 800316c:	e00a      	b.n	8003184 <main+0x74>
		}
		HAL_Delay(10);
 800316e:	200a      	movs	r0, #10
 8003170:	f000 ff54 	bl	800401c <HAL_Delay>
//		printf("In Loop\n\r");
		sendCANTx();
 8003174:	f7ff feba 	bl	8002eec <sendCANTx>
		periodicCANTasks();
 8003178:	f7ff fef6 	bl	8002f68 <periodicCANTasks>
	for(uint8_t i = 0; i < 100000000; i++){
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	3301      	adds	r3, #1
 8003180:	71fb      	strb	r3, [r7, #7]
		if(fwupdate.node_id != 0){
 8003182:	e7ee      	b.n	8003162 <main+0x52>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	if(fwupdate.node_id == 0){
 8003184:	4b0a      	ldr	r3, [pc, #40]	@ (80031b0 <main+0xa0>)
 8003186:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800318a:	2b00      	cmp	r3, #0
 800318c:	d102      	bne.n	8003194 <main+0x84>
		goto_application();
 800318e:	f000 f863 	bl	8003258 <goto_application>
 8003192:	e001      	b.n	8003198 <main+0x88>
	}else{
		sendFirmwareRead();
 8003194:	f7ff fbe0 	bl	8002958 <sendFirmwareRead>
	}

	sendCANTx();
 8003198:	f7ff fea8 	bl	8002eec <sendCANTx>
	periodicCANTasks();
 800319c:	f7ff fee4 	bl	8002f68 <periodicCANTasks>
	if(fwupdate.node_id == 0){
 80031a0:	e7f0      	b.n	8003184 <main+0x74>
 80031a2:	bf00      	nop
 80031a4:	200000cc 	.word	0x200000cc
 80031a8:	0800877c 	.word	0x0800877c
 80031ac:	48000400 	.word	0x48000400
 80031b0:	2000051c 	.word	0x2000051c

080031b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b096      	sub	sp, #88	@ 0x58
 80031b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031ba:	f107 0314 	add.w	r3, r7, #20
 80031be:	2244      	movs	r2, #68	@ 0x44
 80031c0:	2100      	movs	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f004 fcda 	bl	8007b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031c8:	463b      	mov	r3, r7
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	609a      	str	r2, [r3, #8]
 80031d2:	60da      	str	r2, [r3, #12]
 80031d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80031d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80031da:	f002 fb15 	bl	8005808 <HAL_PWREx_ControlVoltageScaling>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80031e4:	f000 f88c 	bl	8003300 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80031e8:	2302      	movs	r3, #2
 80031ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031f2:	2310      	movs	r3, #16
 80031f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031f6:	2302      	movs	r3, #2
 80031f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80031fa:	2302      	movs	r3, #2
 80031fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80031fe:	2301      	movs	r3, #1
 8003200:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003202:	230a      	movs	r3, #10
 8003204:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003206:	2307      	movs	r3, #7
 8003208:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800320a:	2302      	movs	r3, #2
 800320c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800320e:	2302      	movs	r3, #2
 8003210:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003212:	f107 0314 	add.w	r3, r7, #20
 8003216:	4618      	mov	r0, r3
 8003218:	f002 fbe4 	bl	80059e4 <HAL_RCC_OscConfig>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8003222:	f000 f86d 	bl	8003300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003226:	230f      	movs	r3, #15
 8003228:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800322a:	2303      	movs	r3, #3
 800322c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800322e:	2300      	movs	r3, #0
 8003230:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003232:	2300      	movs	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003236:	2300      	movs	r3, #0
 8003238:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800323a:	463b      	mov	r3, r7
 800323c:	2104      	movs	r1, #4
 800323e:	4618      	mov	r0, r3
 8003240:	f002 ffe4 	bl	800620c <HAL_RCC_ClockConfig>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800324a:	f000 f859 	bl	8003300 <Error_Handler>
  }
}
 800324e:	bf00      	nop
 8003250:	3758      	adds	r7, #88	@ 0x58
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <goto_application>:

/* USER CODE BEGIN 4 */

static void goto_application(void){
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
	void (*app_reset_handler)(void) = (void (*)(void))(*(volatile uint32_t*)(0x08020000 + 4));
 800325e:	4b22      	ldr	r3, [pc, #136]	@ (80032e8 <goto_application+0x90>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8003264:	2200      	movs	r2, #0
 8003266:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800326a:	4820      	ldr	r0, [pc, #128]	@ (80032ec <goto_application+0x94>)
 800326c:	f002 faa6 	bl	80057bc <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8003270:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003274:	f000 fed2 	bl	800401c <HAL_Delay>

	/* Reset the Clock */
	HAL_RCC_DeInit();
 8003278:	f002 fb1c 	bl	80058b4 <HAL_RCC_DeInit>
	HAL_DeInit();
 800327c:	f000 fe36 	bl	8003eec <HAL_DeInit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003280:	b672      	cpsid	i
}
 8003282:	bf00      	nop
	__disable_irq();

	__set_MSP(*(volatile uint32_t*) 0x08020000);
 8003284:	4b1a      	ldr	r3, [pc, #104]	@ (80032f0 <goto_application+0x98>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f383 8808 	msr	MSP, r3
}
 8003290:	bf00      	nop
	SysTick->CTRL = 0;
 8003292:	4b18      	ldr	r3, [pc, #96]	@ (80032f4 <goto_application+0x9c>)
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 8003298:	4b16      	ldr	r3, [pc, #88]	@ (80032f4 <goto_application+0x9c>)
 800329a:	2200      	movs	r2, #0
 800329c:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 800329e:	4b15      	ldr	r3, [pc, #84]	@ (80032f4 <goto_application+0x9c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	609a      	str	r2, [r3, #8]

	SCB->VTOR = 0x08020000;
 80032a4:	4b14      	ldr	r3, [pc, #80]	@ (80032f8 <goto_application+0xa0>)
 80032a6:	4a12      	ldr	r2, [pc, #72]	@ (80032f0 <goto_application+0x98>)
 80032a8:	609a      	str	r2, [r3, #8]

	// Disable all NVIC interrupts
	for (int i = 0; i < 8; i++) {
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	e010      	b.n	80032d2 <goto_application+0x7a>
		NVIC->ICER[i] = 0xFFFFFFFF;
 80032b0:	4a12      	ldr	r2, [pc, #72]	@ (80032fc <goto_application+0xa4>)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3320      	adds	r3, #32
 80032b6:	f04f 31ff 	mov.w	r1, #4294967295
 80032ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		NVIC->ICPR[i] = 0xFFFFFFFF;
 80032be:	4a0f      	ldr	r2, [pc, #60]	@ (80032fc <goto_application+0xa4>)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3360      	adds	r3, #96	@ 0x60
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295
 80032c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 8; i++) {
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	3301      	adds	r3, #1
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2b07      	cmp	r3, #7
 80032d6:	ddeb      	ble.n	80032b0 <goto_application+0x58>
  __ASM volatile ("cpsie i" : : : "memory");
 80032d8:	b662      	cpsie	i
}
 80032da:	bf00      	nop
	}

	__enable_irq();
	app_reset_handler();
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4798      	blx	r3
}
 80032e0:	bf00      	nop
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	08020004 	.word	0x08020004
 80032ec:	48000400 	.word	0x48000400
 80032f0:	08020000 	.word	0x08020000
 80032f4:	e000e010 	.word	0xe000e010
 80032f8:	e000ed00 	.word	0xe000ed00
 80032fc:	e000e100 	.word	0xe000e100

08003300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003304:	b672      	cpsid	i
}
 8003306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003308:	bf00      	nop
 800330a:	e7fd      	b.n	8003308 <Error_Handler+0x8>

0800330c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003312:	4b0f      	ldr	r3, [pc, #60]	@ (8003350 <HAL_MspInit+0x44>)
 8003314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003316:	4a0e      	ldr	r2, [pc, #56]	@ (8003350 <HAL_MspInit+0x44>)
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	6613      	str	r3, [r2, #96]	@ 0x60
 800331e:	4b0c      	ldr	r3, [pc, #48]	@ (8003350 <HAL_MspInit+0x44>)
 8003320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	607b      	str	r3, [r7, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800332a:	4b09      	ldr	r3, [pc, #36]	@ (8003350 <HAL_MspInit+0x44>)
 800332c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332e:	4a08      	ldr	r2, [pc, #32]	@ (8003350 <HAL_MspInit+0x44>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003334:	6593      	str	r3, [r2, #88]	@ 0x58
 8003336:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <HAL_MspInit+0x44>)
 8003338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800333a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40021000 	.word	0x40021000

08003354 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003358:	bf00      	nop
 800335a:	e7fd      	b.n	8003358 <NMI_Handler+0x4>

0800335c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003360:	bf00      	nop
 8003362:	e7fd      	b.n	8003360 <HardFault_Handler+0x4>

08003364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003368:	bf00      	nop
 800336a:	e7fd      	b.n	8003368 <MemManage_Handler+0x4>

0800336c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <BusFault_Handler+0x4>

08003374 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003378:	bf00      	nop
 800337a:	e7fd      	b.n	8003378 <UsageFault_Handler+0x4>

0800337c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003380:	bf00      	nop
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800338a:	b480      	push	{r7}
 800338c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800338e:	bf00      	nop
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800339c:	bf00      	nop
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033aa:	f000 fe17 	bl	8003fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033ae:	bf00      	nop
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80033b8:	4802      	ldr	r0, [pc, #8]	@ (80033c4 <CAN1_RX0_IRQHandler+0x10>)
 80033ba:	f001 facd 	bl	8004958 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	200000a4 	.word	0x200000a4

080033c8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	e00a      	b.n	80033f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80033da:	f3af 8000 	nop.w
 80033de:	4601      	mov	r1, r0
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	60ba      	str	r2, [r7, #8]
 80033e6:	b2ca      	uxtb	r2, r1
 80033e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	3301      	adds	r3, #1
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	dbf0      	blt.n	80033da <_read+0x12>
  }

  return len;
 80033f8:	687b      	ldr	r3, [r7, #4]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b086      	sub	sp, #24
 8003406:	af00      	add	r7, sp, #0
 8003408:	60f8      	str	r0, [r7, #12]
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800340e:	2300      	movs	r3, #0
 8003410:	617b      	str	r3, [r7, #20]
 8003412:	e009      	b.n	8003428 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	1c5a      	adds	r2, r3, #1
 8003418:	60ba      	str	r2, [r7, #8]
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fe65 	bl	80030ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	3301      	adds	r3, #1
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	429a      	cmp	r2, r3
 800342e:	dbf1      	blt.n	8003414 <_write+0x12>
  }
  return len;
 8003430:	687b      	ldr	r3, [r7, #4]
}
 8003432:	4618      	mov	r0, r3
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <_close>:

int _close(int file)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003442:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003452:	b480      	push	{r7}
 8003454:	b083      	sub	sp, #12
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003462:	605a      	str	r2, [r3, #4]
  return 0;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <_isatty>:

int _isatty(int file)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800347a:	2301      	movs	r3, #1
}
 800347c:	4618      	mov	r0, r3
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3714      	adds	r7, #20
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
	...

080034a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034ac:	4a14      	ldr	r2, [pc, #80]	@ (8003500 <_sbrk+0x5c>)
 80034ae:	4b15      	ldr	r3, [pc, #84]	@ (8003504 <_sbrk+0x60>)
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034b8:	4b13      	ldr	r3, [pc, #76]	@ (8003508 <_sbrk+0x64>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d102      	bne.n	80034c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034c0:	4b11      	ldr	r3, [pc, #68]	@ (8003508 <_sbrk+0x64>)
 80034c2:	4a12      	ldr	r2, [pc, #72]	@ (800350c <_sbrk+0x68>)
 80034c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034c6:	4b10      	ldr	r3, [pc, #64]	@ (8003508 <_sbrk+0x64>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4413      	add	r3, r2
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d207      	bcs.n	80034e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034d4:	f004 fbb4 	bl	8007c40 <__errno>
 80034d8:	4603      	mov	r3, r0
 80034da:	220c      	movs	r2, #12
 80034dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034de:	f04f 33ff 	mov.w	r3, #4294967295
 80034e2:	e009      	b.n	80034f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034e4:	4b08      	ldr	r3, [pc, #32]	@ (8003508 <_sbrk+0x64>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034ea:	4b07      	ldr	r3, [pc, #28]	@ (8003508 <_sbrk+0x64>)
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4413      	add	r3, r2
 80034f2:	4a05      	ldr	r2, [pc, #20]	@ (8003508 <_sbrk+0x64>)
 80034f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034f6:	68fb      	ldr	r3, [r7, #12]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	2000c000 	.word	0x2000c000
 8003504:	00000400 	.word	0x00000400
 8003508:	20000630 	.word	0x20000630
 800350c:	20000810 	.word	0x20000810

08003510 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003514:	4b06      	ldr	r3, [pc, #24]	@ (8003530 <SystemInit+0x20>)
 8003516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351a:	4a05      	ldr	r2, [pc, #20]	@ (8003530 <SystemInit+0x20>)
 800351c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003520:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003524:	bf00      	nop
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	e000ed00 	.word	0xe000ed00

08003534 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003538:	4b14      	ldr	r3, [pc, #80]	@ (800358c <MX_USART1_UART_Init+0x58>)
 800353a:	4a15      	ldr	r2, [pc, #84]	@ (8003590 <MX_USART1_UART_Init+0x5c>)
 800353c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800353e:	4b13      	ldr	r3, [pc, #76]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003540:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003544:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003546:	4b11      	ldr	r3, [pc, #68]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003548:	2200      	movs	r2, #0
 800354a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800354c:	4b0f      	ldr	r3, [pc, #60]	@ (800358c <MX_USART1_UART_Init+0x58>)
 800354e:	2200      	movs	r2, #0
 8003550:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003552:	4b0e      	ldr	r3, [pc, #56]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003554:	2200      	movs	r2, #0
 8003556:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003558:	4b0c      	ldr	r3, [pc, #48]	@ (800358c <MX_USART1_UART_Init+0x58>)
 800355a:	220c      	movs	r2, #12
 800355c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800355e:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003560:	2200      	movs	r2, #0
 8003562:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003564:	4b09      	ldr	r3, [pc, #36]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003566:	2200      	movs	r2, #0
 8003568:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800356a:	4b08      	ldr	r3, [pc, #32]	@ (800358c <MX_USART1_UART_Init+0x58>)
 800356c:	2200      	movs	r2, #0
 800356e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003570:	4b06      	ldr	r3, [pc, #24]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003572:	2200      	movs	r2, #0
 8003574:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003576:	4805      	ldr	r0, [pc, #20]	@ (800358c <MX_USART1_UART_Init+0x58>)
 8003578:	f003 fba8 	bl	8006ccc <HAL_UART_Init>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003582:	f7ff febd 	bl	8003300 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000634 	.word	0x20000634
 8003590:	40013800 	.word	0x40013800

08003594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b0a2      	sub	sp, #136	@ 0x88
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800359c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	605a      	str	r2, [r3, #4]
 80035a6:	609a      	str	r2, [r3, #8]
 80035a8:	60da      	str	r2, [r3, #12]
 80035aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035ac:	f107 0314 	add.w	r3, r7, #20
 80035b0:	2260      	movs	r2, #96	@ 0x60
 80035b2:	2100      	movs	r1, #0
 80035b4:	4618      	mov	r0, r3
 80035b6:	f004 fae1 	bl	8007b7c <memset>
  if(uartHandle->Instance==USART1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a20      	ldr	r2, [pc, #128]	@ (8003640 <HAL_UART_MspInit+0xac>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d139      	bne.n	8003638 <HAL_UART_MspInit+0xa4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80035c4:	2301      	movs	r3, #1
 80035c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80035c8:	2300      	movs	r3, #0
 80035ca:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035cc:	f107 0314 	add.w	r3, r7, #20
 80035d0:	4618      	mov	r0, r3
 80035d2:	f003 f83f 	bl	8006654 <HAL_RCCEx_PeriphCLKConfig>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80035dc:	f7ff fe90 	bl	8003300 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035e0:	4b18      	ldr	r3, [pc, #96]	@ (8003644 <HAL_UART_MspInit+0xb0>)
 80035e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e4:	4a17      	ldr	r2, [pc, #92]	@ (8003644 <HAL_UART_MspInit+0xb0>)
 80035e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80035ec:	4b15      	ldr	r3, [pc, #84]	@ (8003644 <HAL_UART_MspInit+0xb0>)
 80035ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035f8:	4b12      	ldr	r3, [pc, #72]	@ (8003644 <HAL_UART_MspInit+0xb0>)
 80035fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035fc:	4a11      	ldr	r2, [pc, #68]	@ (8003644 <HAL_UART_MspInit+0xb0>)
 80035fe:	f043 0301 	orr.w	r3, r3, #1
 8003602:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003604:	4b0f      	ldr	r3, [pc, #60]	@ (8003644 <HAL_UART_MspInit+0xb0>)
 8003606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	60fb      	str	r3, [r7, #12]
 800360e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003610:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003614:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003616:	2302      	movs	r3, #2
 8003618:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361a:	2300      	movs	r3, #0
 800361c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800361e:	2303      	movs	r3, #3
 8003620:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003624:	2307      	movs	r3, #7
 8003626:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800362a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800362e:	4619      	mov	r1, r3
 8003630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003634:	f001 ff48 	bl	80054c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003638:	bf00      	nop
 800363a:	3788      	adds	r7, #136	@ 0x88
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40013800 	.word	0x40013800
 8003644:	40021000 	.word	0x40021000

08003648 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003648:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003680 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800364c:	f7ff ff60 	bl	8003510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003650:	480c      	ldr	r0, [pc, #48]	@ (8003684 <LoopForever+0x6>)
  ldr r1, =_edata
 8003652:	490d      	ldr	r1, [pc, #52]	@ (8003688 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003654:	4a0d      	ldr	r2, [pc, #52]	@ (800368c <LoopForever+0xe>)
  movs r3, #0
 8003656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003658:	e002      	b.n	8003660 <LoopCopyDataInit>

0800365a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800365a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800365c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800365e:	3304      	adds	r3, #4

08003660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003664:	d3f9      	bcc.n	800365a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003666:	4a0a      	ldr	r2, [pc, #40]	@ (8003690 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003668:	4c0a      	ldr	r4, [pc, #40]	@ (8003694 <LoopForever+0x16>)
  movs r3, #0
 800366a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800366c:	e001      	b.n	8003672 <LoopFillZerobss>

0800366e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800366e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003670:	3204      	adds	r2, #4

08003672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003674:	d3fb      	bcc.n	800366e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003676:	f004 fae9 	bl	8007c4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800367a:	f7ff fd49 	bl	8003110 <main>

0800367e <LoopForever>:

LoopForever:
    b LoopForever
 800367e:	e7fe      	b.n	800367e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003680:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003688:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800368c:	08008824 	.word	0x08008824
  ldr r2, =_sbss
 8003690:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003694:	2000080c 	.word	0x2000080c

08003698 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003698:	e7fe      	b.n	8003698 <ADC1_IRQHandler>

0800369a <_uavcan_protocol_HardwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_HardwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao) {
 800369a:	b580      	push	{r7, lr}
 800369c:	b088      	sub	sp, #32
 800369e:	af00      	add	r7, sp, #0
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	6819      	ldr	r1, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2208      	movs	r2, #8
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f7fd ff76 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 8;
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f103 0208 	add.w	r2, r3, #8
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	6819      	ldr	r1, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3301      	adds	r3, #1
 80036ca:	2208      	movs	r2, #8
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f7fd ff68 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 8;
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f103 0208 	add.w	r2, r3, #8
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	601a      	str	r2, [r3, #0]





    for (size_t i=0; i < 16; i++) {
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	e012      	b.n	800370a <_uavcan_protocol_HardwareVersion_encode+0x70>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->unique_id[i]);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	6819      	ldr	r1, [r3, #0]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	4413      	add	r3, r2
 80036ee:	3302      	adds	r3, #2
 80036f0:	2208      	movs	r2, #8
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f7fd ff55 	bl	80015a2 <canardEncodeScalar>

        *bit_ofs += 8;
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f103 0208 	add.w	r2, r3, #8
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 16; i++) {
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	3301      	adds	r3, #1
 8003708:	61fb      	str	r3, [r7, #28]
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	2b0f      	cmp	r3, #15
 800370e:	d9e9      	bls.n	80036e4 <_uavcan_protocol_HardwareVersion_encode+0x4a>





    if (!tao) {
 8003710:	78fb      	ldrb	r3, [r7, #3]
 8003712:	f083 0301 	eor.w	r3, r3, #1
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00d      	beq.n	8003738 <_uavcan_protocol_HardwareVersion_encode+0x9e>


        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.len);
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	6819      	ldr	r1, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3312      	adds	r3, #18
 8003724:	2208      	movs	r2, #8
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f7fd ff3b 	bl	80015a2 <canardEncodeScalar>
        *bit_ofs += 8;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f103 0208 	add.w	r2, r3, #8
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t certificate_of_authenticity_len = msg->certificate_of_authenticity.len > 255 ? 255 : msg->certificate_of_authenticity.len;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	7c9b      	ldrb	r3, [r3, #18]
 800373c:	617b      	str	r3, [r7, #20]
#pragma GCC diagnostic pop
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 800373e:	2300      	movs	r3, #0
 8003740:	61bb      	str	r3, [r7, #24]
 8003742:	e013      	b.n	800376c <_uavcan_protocol_HardwareVersion_encode+0xd2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.data[i]);
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	6819      	ldr	r1, [r3, #0]
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	3310      	adds	r3, #16
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	4413      	add	r3, r2
 8003750:	3303      	adds	r3, #3
 8003752:	2208      	movs	r2, #8
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f7fd ff24 	bl	80015a2 <canardEncodeScalar>

        *bit_ofs += 8;
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f103 0208 	add.w	r2, r3, #8
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	3301      	adds	r3, #1
 800376a:	61bb      	str	r3, [r7, #24]
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	429a      	cmp	r2, r3
 8003772:	d3e7      	bcc.n	8003744 <_uavcan_protocol_HardwareVersion_encode+0xaa>





}
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	3720      	adds	r7, #32
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 800377e:	b580      	push	{r7, lr}
 8003780:	b084      	sub	sp, #16
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2220      	movs	r2, #32
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f7fd ff04 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 32;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f103 0220 	add.w	r2, r3, #32
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	6819      	ldr	r1, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3304      	adds	r3, #4
 80037ae:	2202      	movs	r2, #2
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f7fd fef6 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 2;
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	1c9a      	adds	r2, r3, #2
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	6819      	ldr	r1, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3305      	adds	r3, #5
 80037c8:	2203      	movs	r2, #3
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f7fd fee9 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 3;
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	1cda      	adds	r2, r3, #3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	6819      	ldr	r1, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	3306      	adds	r3, #6
 80037e2:	2203      	movs	r2, #3
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f7fd fedc 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 3;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	1cda      	adds	r2, r3, #3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	6819      	ldr	r1, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3308      	adds	r3, #8
 80037fc:	2210      	movs	r2, #16
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f7fd fecf 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 16;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f103 0210 	add.w	r2, r3, #16
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	601a      	str	r2, [r3, #0]





}
 8003810:	bf00      	nop
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <_uavcan_protocol_SoftwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_SoftwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao) {
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	6819      	ldr	r1, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2208      	movs	r2, #8
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f7fd feb7 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 8;
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f103 0208 	add.w	r2, r3, #8
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	6819      	ldr	r1, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3301      	adds	r3, #1
 8003848:	2208      	movs	r2, #8
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f7fd fea9 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 8;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f103 0208 	add.w	r2, r3, #8
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->optional_field_flags);
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	6819      	ldr	r1, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3302      	adds	r3, #2
 8003864:	2208      	movs	r2, #8
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f7fd fe9b 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 8;
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f103 0208 	add.w	r2, r3, #8
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->vcs_commit);
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	6819      	ldr	r1, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3304      	adds	r3, #4
 8003880:	2220      	movs	r2, #32
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f7fd fe8d 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 32;
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f103 0220 	add.w	r2, r3, #32
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 64, &msg->image_crc);
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	6819      	ldr	r1, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3308      	adds	r3, #8
 800389c:	2240      	movs	r2, #64	@ 0x40
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f7fd fe7f 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 64;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	601a      	str	r2, [r3, #0]





}
 80038b0:	bf00      	nop
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <_uavcan_protocol_GetNodeInfoResponse_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
static inline bool _uavcan_protocol_GetNodeInfoResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao) {
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	70fb      	strb	r3, [r7, #3]





    _uavcan_protocol_NodeStatus_encode(buffer, bit_ofs, &msg->status, false);
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	2300      	movs	r3, #0
 80038ca:	68b9      	ldr	r1, [r7, #8]
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f7ff ff56 	bl	800377e <_uavcan_protocol_NodeStatus_encode>





    _uavcan_protocol_SoftwareVersion_encode(buffer, bit_ofs, &msg->software_version, false);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f103 0210 	add.w	r2, r3, #16
 80038d8:	2300      	movs	r3, #0
 80038da:	68b9      	ldr	r1, [r7, #8]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f7ff ff9b 	bl	8003818 <_uavcan_protocol_SoftwareVersion_encode>





    _uavcan_protocol_HardwareVersion_encode(buffer, bit_ofs, &msg->hardware_version, false);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f103 0220 	add.w	r2, r3, #32
 80038e8:	2300      	movs	r3, #0
 80038ea:	68b9      	ldr	r1, [r7, #8]
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f7ff fed4 	bl	800369a <_uavcan_protocol_HardwareVersion_encode>





    if (!tao) {
 80038f2:	78fb      	ldrb	r3, [r7, #3]
 80038f4:	f083 0301 	eor.w	r3, r3, #1
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00d      	beq.n	800391a <_uavcan_protocol_GetNodeInfoResponse_encode+0x62>


        canardEncodeScalar(buffer, *bit_ofs, 7, &msg->name.len);
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	6819      	ldr	r1, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 8003908:	2207      	movs	r2, #7
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f7fd fe49 	bl	80015a2 <canardEncodeScalar>
        *bit_ofs += 7;
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	1dda      	adds	r2, r3, #7
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t name_len = msg->name.len > 80 ? 80 : msg->name.len;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003920:	2b50      	cmp	r3, #80	@ 0x50
 8003922:	bf28      	it	cs
 8003924:	2350      	movcs	r3, #80	@ 0x50
 8003926:	b2db      	uxtb	r3, r3
 8003928:	613b      	str	r3, [r7, #16]
#pragma GCC diagnostic pop
    for (size_t i=0; i < name_len; i++) {
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e014      	b.n	800395a <_uavcan_protocol_GetNodeInfoResponse_encode+0xa2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->name.data[i]);
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	6819      	ldr	r1, [r3, #0]
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	4413      	add	r3, r2
 800393e:	3303      	adds	r3, #3
 8003940:	2208      	movs	r2, #8
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f7fd fe2d 	bl	80015a2 <canardEncodeScalar>

        *bit_ofs += 8;
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f103 0208 	add.w	r2, r3, #8
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < name_len; i++) {
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	3301      	adds	r3, #1
 8003958:	617b      	str	r3, [r7, #20]
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	429a      	cmp	r2, r3
 8003960:	d3e6      	bcc.n	8003930 <_uavcan_protocol_GetNodeInfoResponse_encode+0x78>





}
 8003962:	bf00      	nop
 8003964:	bf00      	nop
 8003966:	3718      	adds	r7, #24
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <uavcan_protocol_GetNodeInfoResponse_encode>:

uint32_t uavcan_protocol_GetNodeInfoResponse_encode(struct uavcan_protocol_GetNodeInfoResponse* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8003976:	2300      	movs	r3, #0
 8003978:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE);
 800397a:	f240 1279 	movw	r2, #377	@ 0x179
 800397e:	2100      	movs	r1, #0
 8003980:	6838      	ldr	r0, [r7, #0]
 8003982:	f004 f8fb 	bl	8007b7c <memset>
    _uavcan_protocol_GetNodeInfoResponse_encode(buffer, &bit_ofs, msg, 
 8003986:	f107 010c 	add.w	r1, r7, #12
 800398a:	2301      	movs	r3, #1
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6838      	ldr	r0, [r7, #0]
 8003990:	f7ff ff92 	bl	80038b8 <_uavcan_protocol_GetNodeInfoResponse_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	3307      	adds	r3, #7
 8003998:	08db      	lsrs	r3, r3, #3
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
 80039ae:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	6819      	ldr	r1, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2220      	movs	r2, #32
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f7fd fdf2 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 32;
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f103 0220 	add.w	r2, r3, #32
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	6819      	ldr	r1, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3304      	adds	r3, #4
 80039d2:	2202      	movs	r2, #2
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f7fd fde4 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 2;
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	1c9a      	adds	r2, r3, #2
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	6819      	ldr	r1, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3305      	adds	r3, #5
 80039ec:	2203      	movs	r2, #3
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f7fd fdd7 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 3;
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	1cda      	adds	r2, r3, #3
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	6819      	ldr	r1, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3306      	adds	r3, #6
 8003a06:	2203      	movs	r2, #3
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f7fd fdca 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 3;
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	1cda      	adds	r2, r3, #3
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	6819      	ldr	r1, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3308      	adds	r3, #8
 8003a20:	2210      	movs	r2, #16
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f7fd fdbd 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 16;
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f103 0210 	add.w	r2, r3, #16
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	601a      	str	r2, [r3, #0]





}
 8003a34:	bf00      	nop
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <uavcan_protocol_NodeStatus_encode>:

uint32_t uavcan_protocol_NodeStatus_encode(struct uavcan_protocol_NodeStatus* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8003a46:	2300      	movs	r3, #0
 8003a48:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE);
 8003a4a:	2207      	movs	r2, #7
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	6838      	ldr	r0, [r7, #0]
 8003a50:	f004 f894 	bl	8007b7c <memset>
    _uavcan_protocol_NodeStatus_encode(buffer, &bit_ofs, msg, 
 8003a54:	f107 010c 	add.w	r1, r7, #12
 8003a58:	2301      	movs	r3, #1
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6838      	ldr	r0, [r7, #0]
 8003a5e:	f7ff ffa0 	bl	80039a2 <_uavcan_protocol_NodeStatus_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3307      	adds	r3, #7
 8003a66:	08db      	lsrs	r3, r3, #3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <_uavcan_protocol_file_Path_decode>:
}

/*
 decode uavcan_protocol_file_Path, return true on failure, false on success
*/
bool _uavcan_protocol_file_Path_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_file_Path* msg, bool tao) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
 8003a7c:	70fb      	strb	r3, [r7, #3]





    if (!tao) {
 8003a7e:	78fb      	ldrb	r3, [r7, #3]
 8003a80:	f083 0301 	eor.w	r3, r3, #1
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00f      	beq.n	8003aaa <_uavcan_protocol_file_Path_decode+0x3a>


        canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->path.len);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	6819      	ldr	r1, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	2300      	movs	r3, #0
 8003a94:	2208      	movs	r2, #8
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f7fd fbfa 	bl	8001290 <canardDecodeScalar>
        *bit_ofs += 8;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f103 0208 	add.w	r2, r3, #8
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	e00a      	b.n	8003ac0 <_uavcan_protocol_file_Path_decode+0x50>



    } else {

        msg->path.len = ((transfer->payload_len*8)-*bit_ofs)/8;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8a9b      	ldrh	r3, [r3, #20]
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	08db      	lsrs	r3, r3, #3
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	701a      	strb	r2, [r3, #0]



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    if (msg->path.len > 200) {
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2bc8      	cmp	r3, #200	@ 0xc8
 8003ac6:	d901      	bls.n	8003acc <_uavcan_protocol_file_Path_decode+0x5c>
        return true; /* invalid value */
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e01e      	b.n	8003b0a <_uavcan_protocol_file_Path_decode+0x9a>
    }
#pragma GCC diagnostic pop
    for (size_t i=0; i < msg->path.len; i++) {
 8003acc:	2300      	movs	r3, #0
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	e014      	b.n	8003afc <_uavcan_protocol_file_Path_decode+0x8c>




        canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->path.data[i]);
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	6819      	ldr	r1, [r3, #0]
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	4413      	add	r3, r2
 8003adc:	3301      	adds	r3, #1
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f7fd fbd3 	bl	8001290 <canardDecodeScalar>

        *bit_ofs += 8;
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f103 0208 	add.w	r2, r3, #8
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < msg->path.len; i++) {
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	3301      	adds	r3, #1
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	461a      	mov	r2, r3
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d3e4      	bcc.n	8003ad2 <_uavcan_protocol_file_Path_decode+0x62>





    return false; /* success */
 8003b08:	2300      	movs	r3, #0

}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <_uavcan_protocol_file_BeginFirmwareUpdateRequest_decode>:
}

/*
 decode uavcan_protocol_file_BeginFirmwareUpdateRequest, return true on failure, false on success
*/
bool _uavcan_protocol_file_BeginFirmwareUpdateRequest_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_file_BeginFirmwareUpdateRequest* msg, bool tao) {
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b086      	sub	sp, #24
 8003b16:	af02      	add	r7, sp, #8
 8003b18:	60f8      	str	r0, [r7, #12]
 8003b1a:	60b9      	str	r1, [r7, #8]
 8003b1c:	607a      	str	r2, [r7, #4]
 8003b1e:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->source_node_id);
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	6819      	ldr	r1, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	2300      	movs	r3, #0
 8003b2a:	2208      	movs	r2, #8
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f7fd fbaf 	bl	8001290 <canardDecodeScalar>

    *bit_ofs += 8;
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f103 0208 	add.w	r2, r3, #8
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	601a      	str	r2, [r3, #0]





    if (_uavcan_protocol_file_Path_decode(transfer, bit_ofs, &msg->image_file_remote_path, tao)) {return true;}
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	78fb      	ldrb	r3, [r7, #3]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f7ff ff92 	bl	8003a70 <_uavcan_protocol_file_Path_decode>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <_uavcan_protocol_file_BeginFirmwareUpdateRequest_decode+0x44>
 8003b52:	2301      	movs	r3, #1
 8003b54:	e000      	b.n	8003b58 <_uavcan_protocol_file_BeginFirmwareUpdateRequest_decode+0x46>





    return false; /* success */
 8003b56:	2300      	movs	r3, #0

}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <uavcan_protocol_file_BeginFirmwareUpdateRequest_decode>:
}

/*
  return true if the decode is invalid
 */
bool uavcan_protocol_file_BeginFirmwareUpdateRequest_decode(const CanardRxTransfer* transfer, struct uavcan_protocol_file_BeginFirmwareUpdateRequest* msg) {
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_REQUEST_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60bb      	str	r3, [r7, #8]
    if (_uavcan_protocol_file_BeginFirmwareUpdateRequest_decode(transfer, &bit_ofs, msg,
 8003b6e:	f107 0108 	add.w	r1, r7, #8
 8003b72:	2301      	movs	r3, #1
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7ff ffcb 	bl	8003b12 <_uavcan_protocol_file_BeginFirmwareUpdateRequest_decode>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <uavcan_protocol_file_BeginFirmwareUpdateRequest_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8003b82:	2301      	movs	r3, #1
 8003b84:	e00c      	b.n	8003ba0 <uavcan_protocol_file_BeginFirmwareUpdateRequest_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	3307      	adds	r3, #7
 8003b8a:	08db      	lsrs	r3, r3, #3
 8003b8c:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	8a9b      	ldrh	r3, [r3, #20]
 8003b92:	461a      	mov	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4293      	cmp	r3, r2
 8003b98:	bf14      	ite	ne
 8003b9a:	2301      	movne	r3, #1
 8003b9c:	2300      	moveq	r3, #0
 8003b9e:	b2db      	uxtb	r3, r3
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_file_BeginFirmwareUpdateResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_file_BeginFirmwareUpdateResponse* msg, bool tao);
static inline bool _uavcan_protocol_file_BeginFirmwareUpdateResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_file_BeginFirmwareUpdateResponse* msg, bool tao);
void _uavcan_protocol_file_BeginFirmwareUpdateResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_file_BeginFirmwareUpdateResponse* msg, bool tao) {
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
 8003bb4:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->error);
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	6819      	ldr	r1, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2208      	movs	r2, #8
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f7fd fcef 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 8;
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f103 0208 	add.w	r2, r3, #8
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	601a      	str	r2, [r3, #0]





    if (!tao) {
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	f083 0301 	eor.w	r3, r3, #1
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00c      	beq.n	8003bf6 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode+0x4e>


        canardEncodeScalar(buffer, *bit_ofs, 7, &msg->optional_error_message.len);
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	6819      	ldr	r1, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3301      	adds	r3, #1
 8003be4:	2207      	movs	r2, #7
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f7fd fcdb 	bl	80015a2 <canardEncodeScalar>
        *bit_ofs += 7;
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	1dda      	adds	r2, r3, #7
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t optional_error_message_len = msg->optional_error_message.len > 127 ? 127 : msg->optional_error_message.len;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	785b      	ldrb	r3, [r3, #1]
 8003bfa:	b25b      	sxtb	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	db02      	blt.n	8003c06 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode+0x5e>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	785b      	ldrb	r3, [r3, #1]
 8003c04:	e000      	b.n	8003c08 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode+0x60>
 8003c06:	237f      	movs	r3, #127	@ 0x7f
 8003c08:	613b      	str	r3, [r7, #16]
#pragma GCC diagnostic pop
    for (size_t i=0; i < optional_error_message_len; i++) {
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	e012      	b.n	8003c36 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode+0x8e>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->optional_error_message.data[i]);
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	6819      	ldr	r1, [r3, #0]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	4413      	add	r3, r2
 8003c1a:	3302      	adds	r3, #2
 8003c1c:	2208      	movs	r2, #8
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f7fd fcbf 	bl	80015a2 <canardEncodeScalar>

        *bit_ofs += 8;
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f103 0208 	add.w	r2, r3, #8
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < optional_error_message_len; i++) {
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	3301      	adds	r3, #1
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d3e8      	bcc.n	8003c10 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode+0x68>





}
 8003c3e:	bf00      	nop
 8003c40:	bf00      	nop
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <uavcan_protocol_file_BeginFirmwareUpdateResponse_encode>:

uint32_t uavcan_protocol_file_BeginFirmwareUpdateResponse_encode(struct uavcan_protocol_file_BeginFirmwareUpdateResponse* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_MAX_SIZE);
 8003c56:	2281      	movs	r2, #129	@ 0x81
 8003c58:	2100      	movs	r1, #0
 8003c5a:	6838      	ldr	r0, [r7, #0]
 8003c5c:	f003 ff8e 	bl	8007b7c <memset>
    _uavcan_protocol_file_BeginFirmwareUpdateResponse_encode(buffer, &bit_ofs, msg, 
 8003c60:	f107 010c 	add.w	r1, r7, #12
 8003c64:	2301      	movs	r3, #1
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6838      	ldr	r0, [r7, #0]
 8003c6a:	f7ff ff9d 	bl	8003ba8 <_uavcan_protocol_file_BeginFirmwareUpdateResponse_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	3307      	adds	r3, #7
 8003c72:	08db      	lsrs	r3, r3, #3
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <_uavcan_protocol_file_Path_encode>:
void _uavcan_protocol_file_Path_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_file_Path* msg, bool tao) {
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	70fb      	strb	r3, [r7, #3]
    if (!tao) {
 8003c8a:	78fb      	ldrb	r3, [r7, #3]
 8003c8c:	f083 0301 	eor.w	r3, r3, #1
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00c      	beq.n	8003cb0 <_uavcan_protocol_file_Path_encode+0x34>
        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->path.len);
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	6819      	ldr	r1, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2208      	movs	r2, #8
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f7fd fc7f 	bl	80015a2 <canardEncodeScalar>
        *bit_ofs += 8;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f103 0208 	add.w	r2, r3, #8
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	601a      	str	r2, [r3, #0]
    const size_t path_len = msg->path.len > 200 ? 200 : msg->path.len;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	2bc8      	cmp	r3, #200	@ 0xc8
 8003cb6:	bf28      	it	cs
 8003cb8:	23c8      	movcs	r3, #200	@ 0xc8
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	613b      	str	r3, [r7, #16]
    for (size_t i=0; i < path_len; i++) {
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	e012      	b.n	8003cea <_uavcan_protocol_file_Path_encode+0x6e>
        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->path.data[i]);
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	6819      	ldr	r1, [r3, #0]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	4413      	add	r3, r2
 8003cce:	3301      	adds	r3, #1
 8003cd0:	2208      	movs	r2, #8
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f7fd fc65 	bl	80015a2 <canardEncodeScalar>
        *bit_ofs += 8;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f103 0208 	add.w	r2, r3, #8
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < path_len; i++) {
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	617b      	str	r3, [r7, #20]
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d3e8      	bcc.n	8003cc4 <_uavcan_protocol_file_Path_encode+0x48>
}
 8003cf2:	bf00      	nop
 8003cf4:	bf00      	nop
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <_uavcan_protocol_file_ReadRequest_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_file_ReadRequest_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_file_ReadRequest* msg, bool tao);
static inline bool _uavcan_protocol_file_ReadRequest_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_file_ReadRequest* msg, bool tao);
void _uavcan_protocol_file_ReadRequest_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_file_ReadRequest* msg, bool tao) {
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
 8003d08:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 40, &msg->offset);
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	6819      	ldr	r1, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2228      	movs	r2, #40	@ 0x28
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f7fd fc45 	bl	80015a2 <canardEncodeScalar>

    *bit_ofs += 40;
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	601a      	str	r2, [r3, #0]





    _uavcan_protocol_file_Path_encode(buffer, bit_ofs, &msg->path, tao);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f103 0208 	add.w	r2, r3, #8
 8003d2a:	78fb      	ldrb	r3, [r7, #3]
 8003d2c:	68b9      	ldr	r1, [r7, #8]
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f7ff ffa4 	bl	8003c7c <_uavcan_protocol_file_Path_encode>





}
 8003d34:	bf00      	nop
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <uavcan_protocol_file_ReadRequest_encode>:

uint32_t uavcan_protocol_file_ReadRequest_encode(struct uavcan_protocol_file_ReadRequest* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 8003d46:	2300      	movs	r3, #0
 8003d48:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_FILE_READ_REQUEST_MAX_SIZE);
 8003d4a:	22ce      	movs	r2, #206	@ 0xce
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	6838      	ldr	r0, [r7, #0]
 8003d50:	f003 ff14 	bl	8007b7c <memset>
    _uavcan_protocol_file_ReadRequest_encode(buffer, &bit_ofs, msg, 
 8003d54:	f107 010c 	add.w	r1, r7, #12
 8003d58:	2301      	movs	r3, #1
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6838      	ldr	r0, [r7, #0]
 8003d5e:	f7ff ffcd 	bl	8003cfc <_uavcan_protocol_file_ReadRequest_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	3307      	adds	r3, #7
 8003d66:	08db      	lsrs	r3, r3, #3
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <_uavcan_protocol_file_Error_decode>:
}

/*
 decode uavcan_protocol_file_Error, return true on failure, false on success
*/
bool _uavcan_protocol_file_Error_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_file_Error* msg, bool tao) {
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	70fb      	strb	r3, [r7, #3]





    canardDecodeScalar(transfer, *bit_ofs, 16, true, &msg->value);
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	6819      	ldr	r1, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	2301      	movs	r3, #1
 8003d88:	2210      	movs	r2, #16
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f7fd fa80 	bl	8001290 <canardDecodeScalar>

    *bit_ofs += 16;
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f103 0210 	add.w	r2, r3, #16
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	601a      	str	r2, [r3, #0]





    return false; /* success */
 8003d9c:	2300      	movs	r3, #0

}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <_uavcan_protocol_file_ReadResponse_decode>:
}

/*
 decode uavcan_protocol_file_ReadResponse, return true on failure, false on success
*/
bool _uavcan_protocol_file_ReadResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_file_ReadResponse* msg, bool tao) {
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b088      	sub	sp, #32
 8003daa:	af02      	add	r7, sp, #8
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	70fb      	strb	r3, [r7, #3]
    (void)tao;




    if (_uavcan_protocol_file_Error_decode(transfer, bit_ofs, &msg->error, false)) {return true;}
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	2300      	movs	r3, #0
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f7ff ffd8 	bl	8003d70 <_uavcan_protocol_file_Error_decode>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <_uavcan_protocol_file_ReadResponse_decode+0x24>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e047      	b.n	8003e5a <_uavcan_protocol_file_ReadResponse_decode+0xb4>





    if (!tao) {
 8003dca:	78fb      	ldrb	r3, [r7, #3]
 8003dcc:	f083 0301 	eor.w	r3, r3, #1
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d010      	beq.n	8003df8 <_uavcan_protocol_file_ReadResponse_decode+0x52>


        canardDecodeScalar(transfer, *bit_ofs, 9, false, &msg->data.len);
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	6819      	ldr	r1, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3302      	adds	r3, #2
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	2300      	movs	r3, #0
 8003de2:	2209      	movs	r2, #9
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f7fd fa53 	bl	8001290 <canardDecodeScalar>
        *bit_ofs += 9;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f103 0209 	add.w	r2, r3, #9
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e00a      	b.n	8003e0e <_uavcan_protocol_file_ReadResponse_decode+0x68>



    } else {

        msg->data.len = ((transfer->payload_len*8)-*bit_ofs)/8;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8a9b      	ldrh	r3, [r3, #20]
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	08db      	lsrs	r3, r3, #3
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	805a      	strh	r2, [r3, #2]



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    if (msg->data.len > 256) {
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	885b      	ldrh	r3, [r3, #2]
 8003e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e16:	d901      	bls.n	8003e1c <_uavcan_protocol_file_ReadResponse_decode+0x76>
        return true; /* invalid value */
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e01e      	b.n	8003e5a <_uavcan_protocol_file_ReadResponse_decode+0xb4>
    }
#pragma GCC diagnostic pop
    for (size_t i=0; i < msg->data.len; i++) {
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	e014      	b.n	8003e4c <_uavcan_protocol_file_ReadResponse_decode+0xa6>




        canardDecodeScalar(transfer, *bit_ofs, 8, false, &msg->data.data[i]);
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	6819      	ldr	r1, [r3, #0]
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2300      	movs	r3, #0
 8003e32:	2208      	movs	r2, #8
 8003e34:	68f8      	ldr	r0, [r7, #12]
 8003e36:	f7fd fa2b 	bl	8001290 <canardDecodeScalar>

        *bit_ofs += 8;
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f103 0208 	add.w	r2, r3, #8
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < msg->data.len; i++) {
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	3301      	adds	r3, #1
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	885b      	ldrh	r3, [r3, #2]
 8003e50:	461a      	mov	r2, r3
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d3e4      	bcc.n	8003e22 <_uavcan_protocol_file_ReadResponse_decode+0x7c>





    return false; /* success */
 8003e58:	2300      	movs	r3, #0

}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <uavcan_protocol_file_ReadResponse_decode>:
}

/*
  return true if the decode is invalid
 */
bool uavcan_protocol_file_ReadResponse_decode(const CanardRxTransfer* transfer, struct uavcan_protocol_file_ReadResponse* msg) {
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b084      	sub	sp, #16
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	6039      	str	r1, [r7, #0]
#if CANARD_ENABLE_TAO_OPTION
    if (transfer->tao && (transfer->payload_len > UAVCAN_PROTOCOL_FILE_READ_RESPONSE_MAX_SIZE)) {
        return true; /* invalid payload length */
    }
#endif
    uint32_t bit_ofs = 0;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60bb      	str	r3, [r7, #8]
    if (_uavcan_protocol_file_ReadResponse_decode(transfer, &bit_ofs, msg,
 8003e70:	f107 0108 	add.w	r1, r7, #8
 8003e74:	2301      	movs	r3, #1
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff ff94 	bl	8003da6 <_uavcan_protocol_file_ReadResponse_decode>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <uavcan_protocol_file_ReadResponse_decode+0x26>
    transfer->tao
#else
    true
#endif
    )) {
        return true; /* invalid payload */
 8003e84:	2301      	movs	r3, #1
 8003e86:	e00c      	b.n	8003ea2 <uavcan_protocol_file_ReadResponse_decode+0x40>
    }

    const uint32_t byte_len = (bit_ofs+7U)/8U;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	3307      	adds	r3, #7
 8003e8c:	08db      	lsrs	r3, r3, #3
 8003e8e:	60fb      	str	r3, [r7, #12]
    // we actually have
    if (!transfer->tao) {
        return byte_len > transfer->payload_len;
    }
#endif
    return byte_len != transfer->payload_len;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	8a9b      	ldrh	r3, [r3, #20]
 8003e94:	461a      	mov	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	bf14      	ite	ne
 8003e9c:	2301      	movne	r3, #1
 8003e9e:	2300      	moveq	r3, #0
 8003ea0:	b2db      	uxtb	r3, r3
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
	...

08003eac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee8 <HAL_Init+0x3c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a0b      	ldr	r2, [pc, #44]	@ (8003ee8 <HAL_Init+0x3c>)
 8003ebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ec0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ec2:	2003      	movs	r0, #3
 8003ec4:	f001 f848 	bl	8004f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ec8:	2000      	movs	r0, #0
 8003eca:	f000 f84b 	bl	8003f64 <HAL_InitTick>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	71fb      	strb	r3, [r7, #7]
 8003ed8:	e001      	b.n	8003ede <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003eda:	f7ff fa17 	bl	800330c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ede:	79fb      	ldrb	r3, [r7, #7]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3708      	adds	r7, #8
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40022000 	.word	0x40022000

08003eec <HAL_DeInit>:
  * @brief De-initialize common part of the HAL and stop the source of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8003ef0:	4b17      	ldr	r3, [pc, #92]	@ (8003f50 <HAL_DeInit+0x64>)
 8003ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef6:	639a      	str	r2, [r3, #56]	@ 0x38
 8003ef8:	4b15      	ldr	r3, [pc, #84]	@ (8003f50 <HAL_DeInit+0x64>)
 8003efa:	f04f 32ff 	mov.w	r2, #4294967295
 8003efe:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_RCC_APB1_RELEASE_RESET();
 8003f00:	4b13      	ldr	r3, [pc, #76]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f06:	4b12      	ldr	r3, [pc, #72]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	63da      	str	r2, [r3, #60]	@ 0x3c

  __HAL_RCC_APB2_FORCE_RESET();
 8003f0c:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f12:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 8003f14:	4b0e      	ldr	r3, [pc, #56]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	641a      	str	r2, [r3, #64]	@ 0x40

  __HAL_RCC_AHB1_FORCE_RESET();
 8003f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f20:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 8003f22:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	629a      	str	r2, [r3, #40]	@ 0x28

  __HAL_RCC_AHB2_FORCE_RESET();
 8003f28:	4b09      	ldr	r3, [pc, #36]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 8003f30:	4b07      	ldr	r3, [pc, #28]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	62da      	str	r2, [r3, #44]	@ 0x2c

  __HAL_RCC_AHB3_FORCE_RESET();
 8003f36:	4b06      	ldr	r3, [pc, #24]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f38:	f04f 32ff 	mov.w	r2, #4294967295
 8003f3c:	631a      	str	r2, [r3, #48]	@ 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 8003f3e:	4b04      	ldr	r3, [pc, #16]	@ (8003f50 <HAL_DeInit+0x64>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	631a      	str	r2, [r3, #48]	@ 0x30

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8003f44:	f000 f806 	bl	8003f54 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000

08003f54 <HAL_MspDeInit>:
/**
  * @brief  DeInitialize the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8003f54:	b480      	push	{r7}
 8003f56:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8003f58:	bf00      	nop
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
	...

08003f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003f70:	4b17      	ldr	r3, [pc, #92]	@ (8003fd0 <HAL_InitTick+0x6c>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d023      	beq.n	8003fc0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003f78:	4b16      	ldr	r3, [pc, #88]	@ (8003fd4 <HAL_InitTick+0x70>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	4b14      	ldr	r3, [pc, #80]	@ (8003fd0 <HAL_InitTick+0x6c>)
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	4619      	mov	r1, r3
 8003f82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f86:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f001 f817 	bl	8004fc2 <HAL_SYSTICK_Config>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10f      	bne.n	8003fba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b0f      	cmp	r3, #15
 8003f9e:	d809      	bhi.n	8003fb4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa8:	f000 ffe1 	bl	8004f6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003fac:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd8 <HAL_InitTick+0x74>)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6013      	str	r3, [r2, #0]
 8003fb2:	e007      	b.n	8003fc4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
 8003fb8:	e004      	b.n	8003fc4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	73fb      	strb	r3, [r7, #15]
 8003fbe:	e001      	b.n	8003fc4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	20000008 	.word	0x20000008
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	20000004 	.word	0x20000004

08003fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003fe0:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <HAL_IncTick+0x20>)
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4b06      	ldr	r3, [pc, #24]	@ (8004000 <HAL_IncTick+0x24>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4413      	add	r3, r2
 8003fec:	4a04      	ldr	r2, [pc, #16]	@ (8004000 <HAL_IncTick+0x24>)
 8003fee:	6013      	str	r3, [r2, #0]
}
 8003ff0:	bf00      	nop
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	20000008 	.word	0x20000008
 8004000:	200006bc 	.word	0x200006bc

08004004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  return uwTick;
 8004008:	4b03      	ldr	r3, [pc, #12]	@ (8004018 <HAL_GetTick+0x14>)
 800400a:	681b      	ldr	r3, [r3, #0]
}
 800400c:	4618      	mov	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	200006bc 	.word	0x200006bc

0800401c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004024:	f7ff ffee 	bl	8004004 <HAL_GetTick>
 8004028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004034:	d005      	beq.n	8004042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004036:	4b0a      	ldr	r3, [pc, #40]	@ (8004060 <HAL_Delay+0x44>)
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4413      	add	r3, r2
 8004040:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004042:	bf00      	nop
 8004044:	f7ff ffde 	bl	8004004 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	429a      	cmp	r2, r3
 8004052:	d8f7      	bhi.n	8004044 <HAL_Delay+0x28>
  {
  }
}
 8004054:	bf00      	nop
 8004056:	bf00      	nop
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000008 	.word	0x20000008

08004064 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8004068:	4b03      	ldr	r3, [pc, #12]	@ (8004078 <HAL_GetUIDw0+0x14>)
 800406a:	681b      	ldr	r3, [r3, #0]
}
 800406c:	4618      	mov	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	1fff7590 	.word	0x1fff7590

0800407c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8004080:	4b03      	ldr	r3, [pc, #12]	@ (8004090 <HAL_GetUIDw1+0x14>)
 8004082:	681b      	ldr	r3, [r3, #0]
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	1fff7594 	.word	0x1fff7594

08004094 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8004098:	4b03      	ldr	r3, [pc, #12]	@ (80040a8 <HAL_GetUIDw2+0x14>)
 800409a:	681b      	ldr	r3, [r3, #0]
}
 800409c:	4618      	mov	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	1fff7598 	.word	0x1fff7598

080040ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e0ed      	b.n	800429a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d102      	bne.n	80040d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7fc faa4 	bl	8000618 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040e0:	f7ff ff90 	bl	8004004 <HAL_GetTick>
 80040e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80040e6:	e012      	b.n	800410e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040e8:	f7ff ff8c 	bl	8004004 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b0a      	cmp	r3, #10
 80040f4:	d90b      	bls.n	800410e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2205      	movs	r2, #5
 8004106:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e0c5      	b.n	800429a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0e5      	beq.n	80040e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0202 	bic.w	r2, r2, #2
 800412a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800412c:	f7ff ff6a 	bl	8004004 <HAL_GetTick>
 8004130:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004132:	e012      	b.n	800415a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004134:	f7ff ff66 	bl	8004004 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b0a      	cmp	r3, #10
 8004140:	d90b      	bls.n	800415a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2205      	movs	r2, #5
 8004152:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e09f      	b.n	800429a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d1e5      	bne.n	8004134 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	7e1b      	ldrb	r3, [r3, #24]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d108      	bne.n	8004182 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	e007      	b.n	8004192 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004190:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	7e5b      	ldrb	r3, [r3, #25]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d108      	bne.n	80041ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	e007      	b.n	80041bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	7e9b      	ldrb	r3, [r3, #26]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d108      	bne.n	80041d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0220 	orr.w	r2, r2, #32
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	e007      	b.n	80041e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0220 	bic.w	r2, r2, #32
 80041e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	7edb      	ldrb	r3, [r3, #27]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d108      	bne.n	8004200 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0210 	bic.w	r2, r2, #16
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	e007      	b.n	8004210 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0210 	orr.w	r2, r2, #16
 800420e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	7f1b      	ldrb	r3, [r3, #28]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d108      	bne.n	800422a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0208 	orr.w	r2, r2, #8
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	e007      	b.n	800423a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0208 	bic.w	r2, r2, #8
 8004238:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7f5b      	ldrb	r3, [r3, #29]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d108      	bne.n	8004254 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f042 0204 	orr.w	r2, r2, #4
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	e007      	b.n	8004264 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0204 	bic.w	r2, r2, #4
 8004262:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	ea42 0103 	orr.w	r1, r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	1e5a      	subs	r2, r3, #1
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	430a      	orrs	r2, r1
 8004288:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b087      	sub	sp, #28
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
 80042aa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042b8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80042ba:	7cfb      	ldrb	r3, [r7, #19]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d003      	beq.n	80042c8 <HAL_CAN_ConfigFilter+0x26>
 80042c0:	7cfb      	ldrb	r3, [r7, #19]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	f040 80aa 	bne.w	800441c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80042ce:	f043 0201 	orr.w	r2, r3, #1
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	f003 031f 	and.w	r3, r3, #31
 80042e0:	2201      	movs	r2, #1
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	43db      	mvns	r3, r3
 80042f2:	401a      	ands	r2, r3
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d123      	bne.n	800434a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	43db      	mvns	r3, r3
 800430c:	401a      	ands	r2, r3
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004324:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	3248      	adds	r2, #72	@ 0x48
 800432a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800433e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004340:	6979      	ldr	r1, [r7, #20]
 8004342:	3348      	adds	r3, #72	@ 0x48
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	440b      	add	r3, r1
 8004348:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d122      	bne.n	8004398 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	431a      	orrs	r2, r3
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004372:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	3248      	adds	r2, #72	@ 0x48
 8004378:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800438c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800438e:	6979      	ldr	r1, [r7, #20]
 8004390:	3348      	adds	r3, #72	@ 0x48
 8004392:	00db      	lsls	r3, r3, #3
 8004394:	440b      	add	r3, r1
 8004396:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d109      	bne.n	80043b4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	43db      	mvns	r3, r3
 80043aa:	401a      	ands	r2, r3
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80043b2:	e007      	b.n	80043c4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	431a      	orrs	r2, r3
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d109      	bne.n	80043e0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	43db      	mvns	r3, r3
 80043d6:	401a      	ands	r2, r3
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80043de:	e007      	b.n	80043f0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	431a      	orrs	r2, r3
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d107      	bne.n	8004408 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	431a      	orrs	r2, r3
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800440e:	f023 0201 	bic.w	r2, r3, #1
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004418:	2300      	movs	r3, #0
 800441a:	e006      	b.n	800442a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
  }
}
 800442a:	4618      	mov	r0, r3
 800442c:	371c      	adds	r7, #28
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b084      	sub	sp, #16
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b01      	cmp	r3, #1
 8004448:	d12e      	bne.n	80044a8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2202      	movs	r2, #2
 800444e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 0201 	bic.w	r2, r2, #1
 8004460:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004462:	f7ff fdcf 	bl	8004004 <HAL_GetTick>
 8004466:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004468:	e012      	b.n	8004490 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800446a:	f7ff fdcb 	bl	8004004 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b0a      	cmp	r3, #10
 8004476:	d90b      	bls.n	8004490 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2205      	movs	r2, #5
 8004488:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e012      	b.n	80044b6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1e5      	bne.n	800446a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e006      	b.n	80044b6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ac:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
  }
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80044be:	b480      	push	{r7}
 80044c0:	b089      	sub	sp, #36	@ 0x24
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	60b9      	str	r1, [r7, #8]
 80044c8:	607a      	str	r2, [r7, #4]
 80044ca:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80044dc:	7ffb      	ldrb	r3, [r7, #31]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d003      	beq.n	80044ea <HAL_CAN_AddTxMessage+0x2c>
 80044e2:	7ffb      	ldrb	r3, [r7, #31]
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	f040 80ad 	bne.w	8004644 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10a      	bne.n	800450a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d105      	bne.n	800450a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004504:	2b00      	cmp	r3, #0
 8004506:	f000 8095 	beq.w	8004634 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	0e1b      	lsrs	r3, r3, #24
 800450e:	f003 0303 	and.w	r3, r3, #3
 8004512:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004514:	2201      	movs	r2, #1
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	409a      	lsls	r2, r3
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10d      	bne.n	8004542 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004530:	68f9      	ldr	r1, [r7, #12]
 8004532:	6809      	ldr	r1, [r1, #0]
 8004534:	431a      	orrs	r2, r3
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	3318      	adds	r3, #24
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	440b      	add	r3, r1
 800453e:	601a      	str	r2, [r3, #0]
 8004540:	e00f      	b.n	8004562 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800454c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004552:	68f9      	ldr	r1, [r7, #12]
 8004554:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004556:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	3318      	adds	r3, #24
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	440b      	add	r3, r1
 8004560:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6819      	ldr	r1, [r3, #0]
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	691a      	ldr	r2, [r3, #16]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	3318      	adds	r3, #24
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	440b      	add	r3, r1
 8004572:	3304      	adds	r3, #4
 8004574:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	7d1b      	ldrb	r3, [r3, #20]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d111      	bne.n	80045a2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	3318      	adds	r3, #24
 8004586:	011b      	lsls	r3, r3, #4
 8004588:	4413      	add	r3, r2
 800458a:	3304      	adds	r3, #4
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	6811      	ldr	r1, [r2, #0]
 8004592:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	3318      	adds	r3, #24
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	440b      	add	r3, r1
 800459e:	3304      	adds	r3, #4
 80045a0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3307      	adds	r3, #7
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	061a      	lsls	r2, r3, #24
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3306      	adds	r3, #6
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	041b      	lsls	r3, r3, #16
 80045b2:	431a      	orrs	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3305      	adds	r3, #5
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	021b      	lsls	r3, r3, #8
 80045bc:	4313      	orrs	r3, r2
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	3204      	adds	r2, #4
 80045c2:	7812      	ldrb	r2, [r2, #0]
 80045c4:	4610      	mov	r0, r2
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	6811      	ldr	r1, [r2, #0]
 80045ca:	ea43 0200 	orr.w	r2, r3, r0
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	440b      	add	r3, r1
 80045d4:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80045d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	3303      	adds	r3, #3
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	061a      	lsls	r2, r3, #24
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	3302      	adds	r3, #2
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	041b      	lsls	r3, r3, #16
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	3301      	adds	r3, #1
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	4313      	orrs	r3, r2
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	7812      	ldrb	r2, [r2, #0]
 80045fa:	4610      	mov	r0, r2
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	6811      	ldr	r1, [r2, #0]
 8004600:	ea43 0200 	orr.w	r2, r3, r0
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	011b      	lsls	r3, r3, #4
 8004608:	440b      	add	r3, r1
 800460a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800460e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	3318      	adds	r3, #24
 8004618:	011b      	lsls	r3, r3, #4
 800461a:	4413      	add	r3, r2
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	6811      	ldr	r1, [r2, #0]
 8004622:	f043 0201 	orr.w	r2, r3, #1
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	3318      	adds	r3, #24
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	440b      	add	r3, r1
 800462e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	e00e      	b.n	8004652 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004638:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e006      	b.n	8004652 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
  }
}
 8004652:	4618      	mov	r0, r3
 8004654:	3724      	adds	r7, #36	@ 0x24
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800465e:	b480      	push	{r7}
 8004660:	b085      	sub	sp, #20
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004670:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8004672:	7afb      	ldrb	r3, [r7, #11]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d002      	beq.n	800467e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8004678:	7afb      	ldrb	r3, [r7, #11]
 800467a:	2b02      	cmp	r3, #2
 800467c:	d11d      	bne.n	80046ba <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	3301      	adds	r3, #1
 8004690:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	3301      	adds	r3, #1
 80046a4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	3301      	adds	r3, #1
 80046b8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80046ba:	68fb      	ldr	r3, [r7, #12]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3714      	adds	r7, #20
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
 80046d4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046dc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80046de:	7dfb      	ldrb	r3, [r7, #23]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d003      	beq.n	80046ec <HAL_CAN_GetRxMessage+0x24>
 80046e4:	7dfb      	ldrb	r3, [r7, #23]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	f040 8103 	bne.w	80048f2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10e      	bne.n	8004710 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d116      	bne.n	800472e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004704:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e0f7      	b.n	8004900 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d107      	bne.n	800472e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004722:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e0e8      	b.n	8004900 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	331b      	adds	r3, #27
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	4413      	add	r3, r2
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0204 	and.w	r2, r3, #4
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10c      	bne.n	8004766 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	331b      	adds	r3, #27
 8004754:	011b      	lsls	r3, r3, #4
 8004756:	4413      	add	r3, r2
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	0d5b      	lsrs	r3, r3, #21
 800475c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e00b      	b.n	800477e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	331b      	adds	r3, #27
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	4413      	add	r3, r2
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	08db      	lsrs	r3, r3, #3
 8004776:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	331b      	adds	r3, #27
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	4413      	add	r3, r2
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0202 	and.w	r2, r3, #2
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	331b      	adds	r3, #27
 800479c:	011b      	lsls	r3, r3, #4
 800479e:	4413      	add	r3, r2
 80047a0:	3304      	adds	r3, #4
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0308 	and.w	r3, r3, #8
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2208      	movs	r2, #8
 80047b0:	611a      	str	r2, [r3, #16]
 80047b2:	e00b      	b.n	80047cc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	331b      	adds	r3, #27
 80047bc:	011b      	lsls	r3, r3, #4
 80047be:	4413      	add	r3, r2
 80047c0:	3304      	adds	r3, #4
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 020f 	and.w	r2, r3, #15
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	331b      	adds	r3, #27
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	4413      	add	r3, r2
 80047d8:	3304      	adds	r3, #4
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	0a1b      	lsrs	r3, r3, #8
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	331b      	adds	r3, #27
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	4413      	add	r3, r2
 80047f0:	3304      	adds	r3, #4
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	0c1b      	lsrs	r3, r3, #16
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	4413      	add	r3, r2
 8004806:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	b2da      	uxtb	r2, r3
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	4413      	add	r3, r2
 800481c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	0a1a      	lsrs	r2, r3, #8
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	3301      	adds	r3, #1
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	011b      	lsls	r3, r3, #4
 8004834:	4413      	add	r3, r2
 8004836:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	0c1a      	lsrs	r2, r3, #16
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	3302      	adds	r3, #2
 8004842:	b2d2      	uxtb	r2, r2
 8004844:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	011b      	lsls	r3, r3, #4
 800484e:	4413      	add	r3, r2
 8004850:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	0e1a      	lsrs	r2, r3, #24
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	3303      	adds	r3, #3
 800485c:	b2d2      	uxtb	r2, r2
 800485e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	4413      	add	r3, r2
 800486a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	3304      	adds	r3, #4
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	4413      	add	r3, r2
 8004882:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	0a1a      	lsrs	r2, r3, #8
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	3305      	adds	r3, #5
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	4413      	add	r3, r2
 800489c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	0c1a      	lsrs	r2, r3, #16
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	3306      	adds	r3, #6
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	0e1a      	lsrs	r2, r3, #24
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	3307      	adds	r3, #7
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d108      	bne.n	80048de <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0220 	orr.w	r2, r2, #32
 80048da:	60da      	str	r2, [r3, #12]
 80048dc:	e007      	b.n	80048ee <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	691a      	ldr	r2, [r3, #16]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0220 	orr.w	r2, r2, #32
 80048ec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	e006      	b.n	8004900 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
  }
}
 8004900:	4618      	mov	r0, r3
 8004902:	371c      	adds	r7, #28
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3020 	ldrb.w	r3, [r3, #32]
 800491c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800491e:	7bfb      	ldrb	r3, [r7, #15]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d002      	beq.n	800492a <HAL_CAN_ActivateNotification+0x1e>
 8004924:	7bfb      	ldrb	r3, [r7, #15]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d109      	bne.n	800493e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6959      	ldr	r1, [r3, #20]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	683a      	ldr	r2, [r7, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800493a:	2300      	movs	r3, #0
 800493c:	e006      	b.n	800494c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004942:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
  }
}
 800494c:	4618      	mov	r0, r3
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08a      	sub	sp, #40	@ 0x28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	d07c      	beq.n	8004a98 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d023      	beq.n	80049f0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2201      	movs	r2, #1
 80049ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f983 	bl	8004cc6 <HAL_CAN_TxMailbox0CompleteCallback>
 80049c0:	e016      	b.n	80049f0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d004      	beq.n	80049d6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80049d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80049d4:	e00c      	b.n	80049f0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	f003 0308 	and.w	r3, r3, #8
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d004      	beq.n	80049ea <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e8:	e002      	b.n	80049f0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f989 	bl	8004d02 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d024      	beq.n	8004a44 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a02:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d003      	beq.n	8004a16 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f963 	bl	8004cda <HAL_CAN_TxMailbox1CompleteCallback>
 8004a14:	e016      	b.n	8004a44 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d004      	beq.n	8004a2a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a28:	e00c      	b.n	8004a44 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d004      	beq.n	8004a3e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a3c:	e002      	b.n	8004a44 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f969 	bl	8004d16 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d024      	beq.n	8004a98 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004a56:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f943 	bl	8004cee <HAL_CAN_TxMailbox2CompleteCallback>
 8004a68:	e016      	b.n	8004a98 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d004      	beq.n	8004a7e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a7c:	e00c      	b.n	8004a98 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d004      	beq.n	8004a92 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a90:	e002      	b.n	8004a98 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f949 	bl	8004d2a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004a98:	6a3b      	ldr	r3, [r7, #32]
 8004a9a:	f003 0308 	and.w	r3, r3, #8
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00c      	beq.n	8004abc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f003 0310 	and.w	r3, r3, #16
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d007      	beq.n	8004abc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ab2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2210      	movs	r2, #16
 8004aba:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004abc:	6a3b      	ldr	r3, [r7, #32]
 8004abe:	f003 0304 	and.w	r3, r3, #4
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00b      	beq.n	8004ade <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f003 0308 	and.w	r3, r3, #8
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d006      	beq.n	8004ade <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f930 	bl	8004d3e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d009      	beq.n	8004afc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d002      	beq.n	8004afc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fe f94c 	bl	8002d94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004afc:	6a3b      	ldr	r3, [r7, #32]
 8004afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00c      	beq.n	8004b20 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f003 0310 	and.w	r3, r3, #16
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d007      	beq.n	8004b20 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b16:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2210      	movs	r2, #16
 8004b1e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	f003 0320 	and.w	r3, r3, #32
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00b      	beq.n	8004b42 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d006      	beq.n	8004b42 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2208      	movs	r2, #8
 8004b3a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f912 	bl	8004d66 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004b42:	6a3b      	ldr	r3, [r7, #32]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d009      	beq.n	8004b60 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f8f9 	bl	8004d52 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004b60:	6a3b      	ldr	r3, [r7, #32]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00b      	beq.n	8004b82 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d006      	beq.n	8004b82 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2210      	movs	r2, #16
 8004b7a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f8fc 	bl	8004d7a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004b82:	6a3b      	ldr	r3, [r7, #32]
 8004b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00b      	beq.n	8004ba4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f003 0308 	and.w	r3, r3, #8
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d006      	beq.n	8004ba4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2208      	movs	r2, #8
 8004b9c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 f8f5 	bl	8004d8e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d07b      	beq.n	8004ca6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d072      	beq.n	8004c9e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d008      	beq.n	8004bd4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d003      	beq.n	8004bd4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bce:	f043 0301 	orr.w	r3, r3, #1
 8004bd2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d008      	beq.n	8004bf0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bea:	f043 0302 	orr.w	r3, r3, #2
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004bf0:	6a3b      	ldr	r3, [r7, #32]
 8004bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d008      	beq.n	8004c0c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c06:	f043 0304 	orr.w	r3, r3, #4
 8004c0a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d043      	beq.n	8004c9e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d03e      	beq.n	8004c9e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c26:	2b60      	cmp	r3, #96	@ 0x60
 8004c28:	d02b      	beq.n	8004c82 <HAL_CAN_IRQHandler+0x32a>
 8004c2a:	2b60      	cmp	r3, #96	@ 0x60
 8004c2c:	d82e      	bhi.n	8004c8c <HAL_CAN_IRQHandler+0x334>
 8004c2e:	2b50      	cmp	r3, #80	@ 0x50
 8004c30:	d022      	beq.n	8004c78 <HAL_CAN_IRQHandler+0x320>
 8004c32:	2b50      	cmp	r3, #80	@ 0x50
 8004c34:	d82a      	bhi.n	8004c8c <HAL_CAN_IRQHandler+0x334>
 8004c36:	2b40      	cmp	r3, #64	@ 0x40
 8004c38:	d019      	beq.n	8004c6e <HAL_CAN_IRQHandler+0x316>
 8004c3a:	2b40      	cmp	r3, #64	@ 0x40
 8004c3c:	d826      	bhi.n	8004c8c <HAL_CAN_IRQHandler+0x334>
 8004c3e:	2b30      	cmp	r3, #48	@ 0x30
 8004c40:	d010      	beq.n	8004c64 <HAL_CAN_IRQHandler+0x30c>
 8004c42:	2b30      	cmp	r3, #48	@ 0x30
 8004c44:	d822      	bhi.n	8004c8c <HAL_CAN_IRQHandler+0x334>
 8004c46:	2b10      	cmp	r3, #16
 8004c48:	d002      	beq.n	8004c50 <HAL_CAN_IRQHandler+0x2f8>
 8004c4a:	2b20      	cmp	r3, #32
 8004c4c:	d005      	beq.n	8004c5a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004c4e:	e01d      	b.n	8004c8c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c52:	f043 0308 	orr.w	r3, r3, #8
 8004c56:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004c58:	e019      	b.n	8004c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	f043 0310 	orr.w	r3, r3, #16
 8004c60:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004c62:	e014      	b.n	8004c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c66:	f043 0320 	orr.w	r3, r3, #32
 8004c6a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004c6c:	e00f      	b.n	8004c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004c76:	e00a      	b.n	8004c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c7e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004c80:	e005      	b.n	8004c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c88:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004c8a:	e000      	b.n	8004c8e <HAL_CAN_IRQHandler+0x336>
            break;
 8004c8c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699a      	ldr	r2, [r3, #24]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004c9c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2204      	movs	r2, #4
 8004ca4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d008      	beq.n	8004cbe <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f872 	bl	8004da2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004cbe:	bf00      	nop
 8004cc0:	3728      	adds	r7, #40	@ 0x28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004cce:	bf00      	nop
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr

08004cda <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004cda:	b480      	push	{r7}
 8004cdc:	b083      	sub	sp, #12
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b083      	sub	sp, #12
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr

08004d02 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004d0a:	bf00      	nop
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b083      	sub	sp, #12
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004d1e:	bf00      	nop
 8004d20:	370c      	adds	r7, #12
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b083      	sub	sp, #12
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004d6e:	bf00      	nop
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <__NVIC_SetPriorityGrouping+0x44>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004de0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004dea:	4a04      	ldr	r2, [pc, #16]	@ (8004dfc <__NVIC_SetPriorityGrouping+0x44>)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	60d3      	str	r3, [r2, #12]
}
 8004df0:	bf00      	nop
 8004df2:	3714      	adds	r7, #20
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr
 8004dfc:	e000ed00 	.word	0xe000ed00

08004e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e04:	4b04      	ldr	r3, [pc, #16]	@ (8004e18 <__NVIC_GetPriorityGrouping+0x18>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	0a1b      	lsrs	r3, r3, #8
 8004e0a:	f003 0307 	and.w	r3, r3, #7
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr
 8004e18:	e000ed00 	.word	0xe000ed00

08004e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	4603      	mov	r3, r0
 8004e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	db0b      	blt.n	8004e46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	f003 021f 	and.w	r2, r3, #31
 8004e34:	4907      	ldr	r1, [pc, #28]	@ (8004e54 <__NVIC_EnableIRQ+0x38>)
 8004e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	2001      	movs	r0, #1
 8004e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	e000e100 	.word	0xe000e100

08004e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	6039      	str	r1, [r7, #0]
 8004e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	db0a      	blt.n	8004e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	490c      	ldr	r1, [pc, #48]	@ (8004ea4 <__NVIC_SetPriority+0x4c>)
 8004e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e76:	0112      	lsls	r2, r2, #4
 8004e78:	b2d2      	uxtb	r2, r2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e80:	e00a      	b.n	8004e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	b2da      	uxtb	r2, r3
 8004e86:	4908      	ldr	r1, [pc, #32]	@ (8004ea8 <__NVIC_SetPriority+0x50>)
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	f003 030f 	and.w	r3, r3, #15
 8004e8e:	3b04      	subs	r3, #4
 8004e90:	0112      	lsls	r2, r2, #4
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	440b      	add	r3, r1
 8004e96:	761a      	strb	r2, [r3, #24]
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr
 8004ea4:	e000e100 	.word	0xe000e100
 8004ea8:	e000ed00 	.word	0xe000ed00

08004eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b089      	sub	sp, #36	@ 0x24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f1c3 0307 	rsb	r3, r3, #7
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	bf28      	it	cs
 8004eca:	2304      	movcs	r3, #4
 8004ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	2b06      	cmp	r3, #6
 8004ed4:	d902      	bls.n	8004edc <NVIC_EncodePriority+0x30>
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	3b03      	subs	r3, #3
 8004eda:	e000      	b.n	8004ede <NVIC_EncodePriority+0x32>
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eea:	43da      	mvns	r2, r3
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	401a      	ands	r2, r3
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	fa01 f303 	lsl.w	r3, r1, r3
 8004efe:	43d9      	mvns	r1, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f04:	4313      	orrs	r3, r2
         );
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3724      	adds	r7, #36	@ 0x24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
	...

08004f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f24:	d301      	bcc.n	8004f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f26:	2301      	movs	r3, #1
 8004f28:	e00f      	b.n	8004f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004f54 <SysTick_Config+0x40>)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f32:	210f      	movs	r1, #15
 8004f34:	f04f 30ff 	mov.w	r0, #4294967295
 8004f38:	f7ff ff8e 	bl	8004e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f3c:	4b05      	ldr	r3, [pc, #20]	@ (8004f54 <SysTick_Config+0x40>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f42:	4b04      	ldr	r3, [pc, #16]	@ (8004f54 <SysTick_Config+0x40>)
 8004f44:	2207      	movs	r2, #7
 8004f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	e000e010 	.word	0xe000e010

08004f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f7ff ff29 	bl	8004db8 <__NVIC_SetPriorityGrouping>
}
 8004f66:	bf00      	nop
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b086      	sub	sp, #24
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	4603      	mov	r3, r0
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
 8004f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004f80:	f7ff ff3e 	bl	8004e00 <__NVIC_GetPriorityGrouping>
 8004f84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	68b9      	ldr	r1, [r7, #8]
 8004f8a:	6978      	ldr	r0, [r7, #20]
 8004f8c:	f7ff ff8e 	bl	8004eac <NVIC_EncodePriority>
 8004f90:	4602      	mov	r2, r0
 8004f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f96:	4611      	mov	r1, r2
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7ff ff5d 	bl	8004e58 <__NVIC_SetPriority>
}
 8004f9e:	bf00      	nop
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b082      	sub	sp, #8
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	4603      	mov	r3, r0
 8004fae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7ff ff31 	bl	8004e1c <__NVIC_EnableIRQ>
}
 8004fba:	bf00      	nop
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b082      	sub	sp, #8
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7ff ffa2 	bl	8004f14 <SysTick_Config>
 8004fd0:	4603      	mov	r3, r0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
	...

08004fdc <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b086      	sub	sp, #24
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004fee:	4b2f      	ldr	r3, [pc, #188]	@ (80050ac <HAL_FLASH_Program+0xd0>)
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d101      	bne.n	8004ffa <HAL_FLASH_Program+0x1e>
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	e053      	b.n	80050a2 <HAL_FLASH_Program+0xc6>
 8004ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80050ac <HAL_FLASH_Program+0xd0>)
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005000:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005004:	f000 f888 	bl	8005118 <FLASH_WaitForLastOperation>
 8005008:	4603      	mov	r3, r0
 800500a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800500c:	7dfb      	ldrb	r3, [r7, #23]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d143      	bne.n	800509a <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005012:	4b26      	ldr	r3, [pc, #152]	@ (80050ac <HAL_FLASH_Program+0xd0>)
 8005014:	2200      	movs	r2, #0
 8005016:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005018:	4b25      	ldr	r3, [pc, #148]	@ (80050b0 <HAL_FLASH_Program+0xd4>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005020:	2b00      	cmp	r3, #0
 8005022:	d009      	beq.n	8005038 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005024:	4b22      	ldr	r3, [pc, #136]	@ (80050b0 <HAL_FLASH_Program+0xd4>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a21      	ldr	r2, [pc, #132]	@ (80050b0 <HAL_FLASH_Program+0xd4>)
 800502a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800502e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005030:	4b1e      	ldr	r3, [pc, #120]	@ (80050ac <HAL_FLASH_Program+0xd0>)
 8005032:	2202      	movs	r2, #2
 8005034:	771a      	strb	r2, [r3, #28]
 8005036:	e002      	b.n	800503e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005038:	4b1c      	ldr	r3, [pc, #112]	@ (80050ac <HAL_FLASH_Program+0xd0>)
 800503a:	2200      	movs	r2, #0
 800503c:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d107      	bne.n	8005054 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8005044:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005048:	68b8      	ldr	r0, [r7, #8]
 800504a:	f000 f8bb 	bl	80051c4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800504e:	2301      	movs	r3, #1
 8005050:	613b      	str	r3, [r7, #16]
 8005052:	e010      	b.n	8005076 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d002      	beq.n	8005060 <HAL_FLASH_Program+0x84>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2b02      	cmp	r3, #2
 800505e:	d10a      	bne.n	8005076 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	4619      	mov	r1, r3
 8005064:	68b8      	ldr	r0, [r7, #8]
 8005066:	f000 f8d3 	bl	8005210 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b02      	cmp	r3, #2
 800506e:	d102      	bne.n	8005076 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8005070:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005074:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005076:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800507a:	f000 f84d 	bl	8005118 <FLASH_WaitForLastOperation>
 800507e:	4603      	mov	r3, r0
 8005080:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d006      	beq.n	8005096 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8005088:	4b09      	ldr	r3, [pc, #36]	@ (80050b0 <HAL_FLASH_Program+0xd4>)
 800508a:	695a      	ldr	r2, [r3, #20]
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	43db      	mvns	r3, r3
 8005090:	4907      	ldr	r1, [pc, #28]	@ (80050b0 <HAL_FLASH_Program+0xd4>)
 8005092:	4013      	ands	r3, r2
 8005094:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005096:	f000 f9cd 	bl	8005434 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800509a:	4b04      	ldr	r3, [pc, #16]	@ (80050ac <HAL_FLASH_Program+0xd0>)
 800509c:	2200      	movs	r2, #0
 800509e:	701a      	strb	r2, [r3, #0]

  return status;
 80050a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	2000000c 	.word	0x2000000c
 80050b0:	40022000 	.word	0x40022000

080050b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80050ba:	2300      	movs	r3, #0
 80050bc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80050be:	4b0b      	ldr	r3, [pc, #44]	@ (80050ec <HAL_FLASH_Unlock+0x38>)
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	da0b      	bge.n	80050de <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80050c6:	4b09      	ldr	r3, [pc, #36]	@ (80050ec <HAL_FLASH_Unlock+0x38>)
 80050c8:	4a09      	ldr	r2, [pc, #36]	@ (80050f0 <HAL_FLASH_Unlock+0x3c>)
 80050ca:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80050cc:	4b07      	ldr	r3, [pc, #28]	@ (80050ec <HAL_FLASH_Unlock+0x38>)
 80050ce:	4a09      	ldr	r2, [pc, #36]	@ (80050f4 <HAL_FLASH_Unlock+0x40>)
 80050d0:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80050d2:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <HAL_FLASH_Unlock+0x38>)
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	da01      	bge.n	80050de <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80050de:	79fb      	ldrb	r3, [r7, #7]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	40022000 	.word	0x40022000
 80050f0:	45670123 	.word	0x45670123
 80050f4:	cdef89ab 	.word	0xcdef89ab

080050f8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80050fc:	4b05      	ldr	r3, [pc, #20]	@ (8005114 <HAL_FLASH_Lock+0x1c>)
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	4a04      	ldr	r2, [pc, #16]	@ (8005114 <HAL_FLASH_Lock+0x1c>)
 8005102:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005106:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	40022000 	.word	0x40022000

08005118 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8005120:	f7fe ff70 	bl	8004004 <HAL_GetTick>
 8005124:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005126:	e00d      	b.n	8005144 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512e:	d009      	beq.n	8005144 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8005130:	f7fe ff68 	bl	8004004 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	429a      	cmp	r2, r3
 800513e:	d801      	bhi.n	8005144 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e035      	b.n	80051b0 <FLASH_WaitForLastOperation+0x98>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005144:	4b1c      	ldr	r3, [pc, #112]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1eb      	bne.n	8005128 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8005150:	4b19      	ldr	r3, [pc, #100]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 8005152:	691a      	ldr	r2, [r3, #16]
 8005154:	4b19      	ldr	r3, [pc, #100]	@ (80051bc <FLASH_WaitForLastOperation+0xa4>)
 8005156:	4013      	ands	r3, r2
 8005158:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01d      	beq.n	800519c <FLASH_WaitForLastOperation+0x84>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8005160:	4b17      	ldr	r3, [pc, #92]	@ (80051c0 <FLASH_WaitForLastOperation+0xa8>)
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4313      	orrs	r3, r2
 8005168:	4a15      	ldr	r2, [pc, #84]	@ (80051c0 <FLASH_WaitForLastOperation+0xa8>)
 800516a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005172:	d307      	bcc.n	8005184 <FLASH_WaitForLastOperation+0x6c>
 8005174:	4b10      	ldr	r3, [pc, #64]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 8005176:	699a      	ldr	r2, [r3, #24]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800517e:	490e      	ldr	r1, [pc, #56]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 8005180:	4313      	orrs	r3, r2
 8005182:	618b      	str	r3, [r1, #24]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d004      	beq.n	8005198 <FLASH_WaitForLastOperation+0x80>
 800518e:	4a0a      	ldr	r2, [pc, #40]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005196:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e009      	b.n	80051b0 <FLASH_WaitForLastOperation+0x98>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800519c:	4b06      	ldr	r3, [pc, #24]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	f003 0301 	and.w	r3, r3, #1
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d002      	beq.n	80051ae <FLASH_WaitForLastOperation+0x96>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80051a8:	4b03      	ldr	r3, [pc, #12]	@ (80051b8 <FLASH_WaitForLastOperation+0xa0>)
 80051aa:	2201      	movs	r2, #1
 80051ac:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	40022000 	.word	0x40022000
 80051bc:	0002c3fa 	.word	0x0002c3fa
 80051c0:	2000000c 	.word	0x2000000c

080051c4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80051d0:	4b0e      	ldr	r3, [pc, #56]	@ (800520c <FLASH_Program_DoubleWord+0x48>)
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	4a0d      	ldr	r2, [pc, #52]	@ (800520c <FLASH_Program_DoubleWord+0x48>)
 80051d6:	f043 0301 	orr.w	r3, r3, #1
 80051da:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80051e2:	f3bf 8f6f 	isb	sy
}
 80051e6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80051e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	000a      	movs	r2, r1
 80051f6:	2300      	movs	r3, #0
 80051f8:	68f9      	ldr	r1, [r7, #12]
 80051fa:	3104      	adds	r1, #4
 80051fc:	4613      	mov	r3, r2
 80051fe:	600b      	str	r3, [r1, #0]
}
 8005200:	bf00      	nop
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr
 800520c:	40022000 	.word	0x40022000

08005210 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8005210:	b480      	push	{r7}
 8005212:	b089      	sub	sp, #36	@ 0x24
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800521a:	2340      	movs	r3, #64	@ 0x40
 800521c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005226:	4b14      	ldr	r3, [pc, #80]	@ (8005278 <FLASH_Program_Fast+0x68>)
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	4a13      	ldr	r2, [pc, #76]	@ (8005278 <FLASH_Program_Fast+0x68>)
 800522c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005230:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005232:	f3ef 8310 	mrs	r3, PRIMASK
 8005236:	60fb      	str	r3, [r7, #12]
  return(result);
 8005238:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800523a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800523c:	b672      	cpsid	i
}
 800523e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	3304      	adds	r3, #4
 800524c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	3304      	adds	r3, #4
 8005252:	617b      	str	r3, [r7, #20]
    row_index--;
 8005254:	7ffb      	ldrb	r3, [r7, #31]
 8005256:	3b01      	subs	r3, #1
 8005258:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800525a:	7ffb      	ldrb	r3, [r7, #31]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1ef      	bne.n	8005240 <FLASH_Program_Fast+0x30>
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	f383 8810 	msr	PRIMASK, r3
}
 800526a:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800526c:	bf00      	nop
 800526e:	3724      	adds	r7, #36	@ 0x24
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	40022000 	.word	0x40022000

0800527c <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005286:	4b48      	ldr	r3, [pc, #288]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <HAL_FLASHEx_Erase+0x16>
 800528e:	2302      	movs	r3, #2
 8005290:	e085      	b.n	800539e <HAL_FLASHEx_Erase+0x122>
 8005292:	4b45      	ldr	r3, [pc, #276]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 8005294:	2201      	movs	r2, #1
 8005296:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005298:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800529c:	f7ff ff3c 	bl	8005118 <FLASH_WaitForLastOperation>
 80052a0:	4603      	mov	r3, r0
 80052a2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d175      	bne.n	8005396 <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80052aa:	4b3f      	ldr	r3, [pc, #252]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80052b0:	4b3e      	ldr	r3, [pc, #248]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d013      	beq.n	80052e4 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80052bc:	4b3b      	ldr	r3, [pc, #236]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d009      	beq.n	80052dc <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80052c8:	4b38      	ldr	r3, [pc, #224]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a37      	ldr	r2, [pc, #220]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052d2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80052d4:	4b34      	ldr	r3, [pc, #208]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 80052d6:	2203      	movs	r2, #3
 80052d8:	771a      	strb	r2, [r3, #28]
 80052da:	e016      	b.n	800530a <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80052dc:	4b32      	ldr	r3, [pc, #200]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 80052de:	2201      	movs	r2, #1
 80052e0:	771a      	strb	r2, [r3, #28]
 80052e2:	e012      	b.n	800530a <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80052e4:	4b31      	ldr	r3, [pc, #196]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d009      	beq.n	8005304 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80052f0:	4b2e      	ldr	r3, [pc, #184]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a2d      	ldr	r2, [pc, #180]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 80052f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052fa:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80052fc:	4b2a      	ldr	r3, [pc, #168]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 80052fe:	2202      	movs	r2, #2
 8005300:	771a      	strb	r2, [r3, #28]
 8005302:	e002      	b.n	800530a <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005304:	4b28      	ldr	r3, [pc, #160]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 8005306:	2200      	movs	r2, #0
 8005308:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d111      	bne.n	8005336 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	4618      	mov	r0, r3
 8005318:	f000 f84a 	bl	80053b0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800531c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005320:	f7ff fefa 	bl	8005118 <FLASH_WaitForLastOperation>
 8005324:	4603      	mov	r3, r0
 8005326:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8005328:	4b20      	ldr	r3, [pc, #128]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 800532a:	695b      	ldr	r3, [r3, #20]
 800532c:	4a1f      	ldr	r2, [pc, #124]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 800532e:	f023 0304 	bic.w	r3, r3, #4
 8005332:	6153      	str	r3, [r2, #20]
 8005334:	e02d      	b.n	8005392 <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	f04f 32ff 	mov.w	r2, #4294967295
 800533c:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	60bb      	str	r3, [r7, #8]
 8005344:	e01d      	b.n	8005382 <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	4619      	mov	r1, r3
 800534c:	68b8      	ldr	r0, [r7, #8]
 800534e:	f000 f84d 	bl	80053ec <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005352:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005356:	f7ff fedf 	bl	8005118 <FLASH_WaitForLastOperation>
 800535a:	4603      	mov	r3, r0
 800535c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800535e:	4b13      	ldr	r3, [pc, #76]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	4a12      	ldr	r2, [pc, #72]	@ (80053ac <HAL_FLASHEx_Erase+0x130>)
 8005364:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8005368:	f023 0302 	bic.w	r3, r3, #2
 800536c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800536e:	7bfb      	ldrb	r3, [r7, #15]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d003      	beq.n	800537c <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68ba      	ldr	r2, [r7, #8]
 8005378:	601a      	str	r2, [r3, #0]
          break;
 800537a:	e00a      	b.n	8005392 <HAL_FLASHEx_Erase+0x116>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	3301      	adds	r3, #1
 8005380:	60bb      	str	r3, [r7, #8]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689a      	ldr	r2, [r3, #8]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	4413      	add	r3, r2
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	429a      	cmp	r2, r3
 8005390:	d3d9      	bcc.n	8005346 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005392:	f000 f84f 	bl	8005434 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005396:	4b04      	ldr	r3, [pc, #16]	@ (80053a8 <HAL_FLASHEx_Erase+0x12c>)
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]

  return status;
 800539c:	7bfb      	ldrb	r3, [r7, #15]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	2000000c 	.word	0x2000000c
 80053ac:	40022000 	.word	0x40022000

080053b0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80053c2:	4b09      	ldr	r3, [pc, #36]	@ (80053e8 <FLASH_MassErase+0x38>)
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	4a08      	ldr	r2, [pc, #32]	@ (80053e8 <FLASH_MassErase+0x38>)
 80053c8:	f043 0304 	orr.w	r3, r3, #4
 80053cc:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80053ce:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <FLASH_MassErase+0x38>)
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	4a05      	ldr	r2, [pc, #20]	@ (80053e8 <FLASH_MassErase+0x38>)
 80053d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053d8:	6153      	str	r3, [r2, #20]
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	40022000 	.word	0x40022000

080053ec <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80053f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005430 <FLASH_PageErase+0x44>)
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	00db      	lsls	r3, r3, #3
 8005402:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8005406:	490a      	ldr	r1, [pc, #40]	@ (8005430 <FLASH_PageErase+0x44>)
 8005408:	4313      	orrs	r3, r2
 800540a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800540c:	4b08      	ldr	r3, [pc, #32]	@ (8005430 <FLASH_PageErase+0x44>)
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	4a07      	ldr	r2, [pc, #28]	@ (8005430 <FLASH_PageErase+0x44>)
 8005412:	f043 0302 	orr.w	r3, r3, #2
 8005416:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005418:	4b05      	ldr	r3, [pc, #20]	@ (8005430 <FLASH_PageErase+0x44>)
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	4a04      	ldr	r2, [pc, #16]	@ (8005430 <FLASH_PageErase+0x44>)
 800541e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005422:	6153      	str	r3, [r2, #20]
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr
 8005430:	40022000 	.word	0x40022000

08005434 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800543a:	4b21      	ldr	r3, [pc, #132]	@ (80054c0 <FLASH_FlushCaches+0x8c>)
 800543c:	7f1b      	ldrb	r3, [r3, #28]
 800543e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8005440:	79fb      	ldrb	r3, [r7, #7]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d002      	beq.n	800544c <FLASH_FlushCaches+0x18>
 8005446:	79fb      	ldrb	r3, [r7, #7]
 8005448:	2b03      	cmp	r3, #3
 800544a:	d117      	bne.n	800547c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800544c:	4b1d      	ldr	r3, [pc, #116]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a1c      	ldr	r2, [pc, #112]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 8005452:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005456:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005458:	4b1a      	ldr	r3, [pc, #104]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a19      	ldr	r2, [pc, #100]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800545e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	4b17      	ldr	r3, [pc, #92]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a16      	ldr	r2, [pc, #88]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800546a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800546e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005470:	4b14      	ldr	r3, [pc, #80]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a13      	ldr	r2, [pc, #76]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 8005476:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800547a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800547c:	79fb      	ldrb	r3, [r7, #7]
 800547e:	2b02      	cmp	r3, #2
 8005480:	d002      	beq.n	8005488 <FLASH_FlushCaches+0x54>
 8005482:	79fb      	ldrb	r3, [r7, #7]
 8005484:	2b03      	cmp	r3, #3
 8005486:	d111      	bne.n	80054ac <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005488:	4b0e      	ldr	r3, [pc, #56]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a0d      	ldr	r2, [pc, #52]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800548e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a0a      	ldr	r2, [pc, #40]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 800549a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800549e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80054a0:	4b08      	ldr	r3, [pc, #32]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a07      	ldr	r2, [pc, #28]	@ (80054c4 <FLASH_FlushCaches+0x90>)
 80054a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054aa:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80054ac:	4b04      	ldr	r3, [pc, #16]	@ (80054c0 <FLASH_FlushCaches+0x8c>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	771a      	strb	r2, [r3, #28]
}
 80054b2:	bf00      	nop
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	2000000c 	.word	0x2000000c
 80054c4:	40022000 	.word	0x40022000

080054c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80054d2:	2300      	movs	r3, #0
 80054d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054d6:	e154      	b.n	8005782 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	2101      	movs	r1, #1
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	fa01 f303 	lsl.w	r3, r1, r3
 80054e4:	4013      	ands	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 8146 	beq.w	800577c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f003 0303 	and.w	r3, r3, #3
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d005      	beq.n	8005508 <HAL_GPIO_Init+0x40>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f003 0303 	and.w	r3, r3, #3
 8005504:	2b02      	cmp	r3, #2
 8005506:	d130      	bne.n	800556a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	2203      	movs	r2, #3
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	43db      	mvns	r3, r3
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4013      	ands	r3, r2
 800551e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	68da      	ldr	r2, [r3, #12]
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	fa02 f303 	lsl.w	r3, r2, r3
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	4313      	orrs	r3, r2
 8005530:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800553e:	2201      	movs	r2, #1
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	fa02 f303 	lsl.w	r3, r2, r3
 8005546:	43db      	mvns	r3, r3
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4013      	ands	r3, r2
 800554c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	091b      	lsrs	r3, r3, #4
 8005554:	f003 0201 	and.w	r2, r3, #1
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	fa02 f303 	lsl.w	r3, r2, r3
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f003 0303 	and.w	r3, r3, #3
 8005572:	2b03      	cmp	r3, #3
 8005574:	d017      	beq.n	80055a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	2203      	movs	r2, #3
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43db      	mvns	r3, r3
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4013      	ands	r3, r2
 800558c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	fa02 f303 	lsl.w	r3, r2, r3
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	4313      	orrs	r3, r2
 800559e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d123      	bne.n	80055fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	08da      	lsrs	r2, r3, #3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	3208      	adds	r2, #8
 80055ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	220f      	movs	r2, #15
 80055ca:	fa02 f303 	lsl.w	r3, r2, r3
 80055ce:	43db      	mvns	r3, r3
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	4013      	ands	r3, r2
 80055d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	691a      	ldr	r2, [r3, #16]
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f003 0307 	and.w	r3, r3, #7
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	fa02 f303 	lsl.w	r3, r2, r3
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	08da      	lsrs	r2, r3, #3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3208      	adds	r2, #8
 80055f4:	6939      	ldr	r1, [r7, #16]
 80055f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	2203      	movs	r2, #3
 8005606:	fa02 f303 	lsl.w	r3, r2, r3
 800560a:	43db      	mvns	r3, r3
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4013      	ands	r3, r2
 8005610:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f003 0203 	and.w	r2, r3, #3
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	fa02 f303 	lsl.w	r3, r2, r3
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	4313      	orrs	r3, r2
 8005626:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 80a0 	beq.w	800577c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800563c:	4b58      	ldr	r3, [pc, #352]	@ (80057a0 <HAL_GPIO_Init+0x2d8>)
 800563e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005640:	4a57      	ldr	r2, [pc, #348]	@ (80057a0 <HAL_GPIO_Init+0x2d8>)
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	6613      	str	r3, [r2, #96]	@ 0x60
 8005648:	4b55      	ldr	r3, [pc, #340]	@ (80057a0 <HAL_GPIO_Init+0x2d8>)
 800564a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	60bb      	str	r3, [r7, #8]
 8005652:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005654:	4a53      	ldr	r2, [pc, #332]	@ (80057a4 <HAL_GPIO_Init+0x2dc>)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	089b      	lsrs	r3, r3, #2
 800565a:	3302      	adds	r3, #2
 800565c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005660:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f003 0303 	and.w	r3, r3, #3
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	220f      	movs	r2, #15
 800566c:	fa02 f303 	lsl.w	r3, r2, r3
 8005670:	43db      	mvns	r3, r3
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	4013      	ands	r3, r2
 8005676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800567e:	d019      	beq.n	80056b4 <HAL_GPIO_Init+0x1ec>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a49      	ldr	r2, [pc, #292]	@ (80057a8 <HAL_GPIO_Init+0x2e0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d013      	beq.n	80056b0 <HAL_GPIO_Init+0x1e8>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a48      	ldr	r2, [pc, #288]	@ (80057ac <HAL_GPIO_Init+0x2e4>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d00d      	beq.n	80056ac <HAL_GPIO_Init+0x1e4>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a47      	ldr	r2, [pc, #284]	@ (80057b0 <HAL_GPIO_Init+0x2e8>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d007      	beq.n	80056a8 <HAL_GPIO_Init+0x1e0>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a46      	ldr	r2, [pc, #280]	@ (80057b4 <HAL_GPIO_Init+0x2ec>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d101      	bne.n	80056a4 <HAL_GPIO_Init+0x1dc>
 80056a0:	2304      	movs	r3, #4
 80056a2:	e008      	b.n	80056b6 <HAL_GPIO_Init+0x1ee>
 80056a4:	2307      	movs	r3, #7
 80056a6:	e006      	b.n	80056b6 <HAL_GPIO_Init+0x1ee>
 80056a8:	2303      	movs	r3, #3
 80056aa:	e004      	b.n	80056b6 <HAL_GPIO_Init+0x1ee>
 80056ac:	2302      	movs	r3, #2
 80056ae:	e002      	b.n	80056b6 <HAL_GPIO_Init+0x1ee>
 80056b0:	2301      	movs	r3, #1
 80056b2:	e000      	b.n	80056b6 <HAL_GPIO_Init+0x1ee>
 80056b4:	2300      	movs	r3, #0
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	f002 0203 	and.w	r2, r2, #3
 80056bc:	0092      	lsls	r2, r2, #2
 80056be:	4093      	lsls	r3, r2
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80056c6:	4937      	ldr	r1, [pc, #220]	@ (80057a4 <HAL_GPIO_Init+0x2dc>)
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	089b      	lsrs	r3, r3, #2
 80056cc:	3302      	adds	r3, #2
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056d4:	4b38      	ldr	r3, [pc, #224]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	43db      	mvns	r3, r3
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	4013      	ands	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80056f8:	4a2f      	ldr	r2, [pc, #188]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80056fe:	4b2e      	ldr	r3, [pc, #184]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	43db      	mvns	r3, r3
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4013      	ands	r3, r2
 800570c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005722:	4a25      	ldr	r2, [pc, #148]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005728:	4b23      	ldr	r3, [pc, #140]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	43db      	mvns	r3, r3
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	4013      	ands	r3, r2
 8005736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d003      	beq.n	800574c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	4313      	orrs	r3, r2
 800574a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800574c:	4a1a      	ldr	r2, [pc, #104]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005752:	4b19      	ldr	r3, [pc, #100]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	43db      	mvns	r3, r3
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	4013      	ands	r3, r2
 8005760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4313      	orrs	r3, r2
 8005774:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005776:	4a10      	ldr	r2, [pc, #64]	@ (80057b8 <HAL_GPIO_Init+0x2f0>)
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	3301      	adds	r3, #1
 8005780:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	f47f aea3 	bne.w	80054d8 <HAL_GPIO_Init+0x10>
  }
}
 8005792:	bf00      	nop
 8005794:	bf00      	nop
 8005796:	371c      	adds	r7, #28
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr
 80057a0:	40021000 	.word	0x40021000
 80057a4:	40010000 	.word	0x40010000
 80057a8:	48000400 	.word	0x48000400
 80057ac:	48000800 	.word	0x48000800
 80057b0:	48000c00 	.word	0x48000c00
 80057b4:	48001000 	.word	0x48001000
 80057b8:	40010400 	.word	0x40010400

080057bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	460b      	mov	r3, r1
 80057c6:	807b      	strh	r3, [r7, #2]
 80057c8:	4613      	mov	r3, r2
 80057ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057cc:	787b      	ldrb	r3, [r7, #1]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80057d2:	887a      	ldrh	r2, [r7, #2]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80057d8:	e002      	b.n	80057e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80057da:	887a      	ldrh	r2, [r7, #2]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80057ec:	b480      	push	{r7}
 80057ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80057f0:	4b04      	ldr	r3, [pc, #16]	@ (8005804 <HAL_PWREx_GetVoltageRange+0x18>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	40007000 	.word	0x40007000

08005808 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005816:	d130      	bne.n	800587a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005818:	4b23      	ldr	r3, [pc, #140]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005824:	d038      	beq.n	8005898 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005826:	4b20      	ldr	r3, [pc, #128]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800582e:	4a1e      	ldr	r2, [pc, #120]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005830:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005834:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005836:	4b1d      	ldr	r3, [pc, #116]	@ (80058ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2232      	movs	r2, #50	@ 0x32
 800583c:	fb02 f303 	mul.w	r3, r2, r3
 8005840:	4a1b      	ldr	r2, [pc, #108]	@ (80058b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005842:	fba2 2303 	umull	r2, r3, r2, r3
 8005846:	0c9b      	lsrs	r3, r3, #18
 8005848:	3301      	adds	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800584c:	e002      	b.n	8005854 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	3b01      	subs	r3, #1
 8005852:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005854:	4b14      	ldr	r3, [pc, #80]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005856:	695b      	ldr	r3, [r3, #20]
 8005858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800585c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005860:	d102      	bne.n	8005868 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1f2      	bne.n	800584e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005868:	4b0f      	ldr	r3, [pc, #60]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005874:	d110      	bne.n	8005898 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e00f      	b.n	800589a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800587a:	4b0b      	ldr	r3, [pc, #44]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005886:	d007      	beq.n	8005898 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005888:	4b07      	ldr	r3, [pc, #28]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005890:	4a05      	ldr	r2, [pc, #20]	@ (80058a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005892:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005896:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40007000 	.word	0x40007000
 80058ac:	20000000 	.word	0x20000000
 80058b0:	431bde83 	.word	0x431bde83

080058b4 <HAL_RCC_DeInit>:
  *            - Peripheral clock sources
  *            - LSI, LSE and RTC clocks (Backup domain)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Reset to default System clock */
  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80058ba:	4b45      	ldr	r3, [pc, #276]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a44      	ldr	r2, [pc, #272]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80058c0:	f043 0301 	orr.w	r3, r3, #1
 80058c4:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  /* Get start tick */
  tickstart = HAL_GetTick();
 80058c6:	f7fe fb9d 	bl	8004004 <HAL_GetTick>
 80058ca:	6078      	str	r0, [r7, #4]

  /* Wait till MSI is ready */
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058cc:	e008      	b.n	80058e0 <HAL_RCC_DeInit+0x2c>
  {
    if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058ce:	f7fe fb99 	bl	8004004 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d901      	bls.n	80058e0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	e073      	b.n	80059c8 <HAL_RCC_DeInit+0x114>
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058e0:	4b3b      	ldr	r3, [pc, #236]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d0f0      	beq.n	80058ce <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 80058ec:	4b38      	ldr	r3, [pc, #224]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058f4:	4a36      	ldr	r2, [pc, #216]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80058f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80058fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 80058fc:	4b34      	ldr	r3, [pc, #208]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80058fe:	2200      	movs	r2, #0
 8005900:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 8005902:	4b34      	ldr	r3, [pc, #208]	@ (80059d4 <HAL_RCC_DeInit+0x120>)
 8005904:	4a34      	ldr	r2, [pc, #208]	@ (80059d8 <HAL_RCC_DeInit+0x124>)
 8005906:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8005908:	4b34      	ldr	r3, [pc, #208]	@ (80059dc <HAL_RCC_DeInit+0x128>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4618      	mov	r0, r3
 800590e:	f7fe fb29 	bl	8003f64 <HAL_InitTick>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e055      	b.n	80059c8 <HAL_RCC_DeInit+0x114>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 800591c:	f7fe fb72 	bl	8004004 <HAL_GetTick>
 8005920:	6078      	str	r0, [r7, #4]

  /* Wait till system clock source is ready */
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 8005922:	e00a      	b.n	800593a <HAL_RCC_DeInit+0x86>
  {
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005924:	f7fe fb6e 	bl	8004004 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005932:	4293      	cmp	r3, r2
 8005934:	d901      	bls.n	800593a <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e046      	b.n	80059c8 <HAL_RCC_DeInit+0x114>
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 800593a:	4b25      	ldr	r3, [pc, #148]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 030c 	and.w	r3, r3, #12
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1ee      	bne.n	8005924 <HAL_RCC_DeInit+0x70>

  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON);

#elif defined(RCC_PLLSAI1_SUPPORT)

  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON);
 8005946:	4b22      	ldr	r3, [pc, #136]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	4921      	ldr	r1, [pc, #132]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 800594c:	4b24      	ldr	r3, [pc, #144]	@ (80059e0 <HAL_RCC_DeInit+0x12c>)
 800594e:	4013      	ands	r3, r2
 8005950:	600b      	str	r3, [r1, #0]

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
  /* Get start tick */
  tickstart = HAL_GetTick();
 8005952:	f7fe fb57 	bl	8004004 <HAL_GetTick>
 8005956:	6078      	str	r0, [r7, #4]

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)

#elif defined(RCC_PLLSAI1_SUPPORT)

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 8005958:	e008      	b.n	800596c <HAL_RCC_DeInit+0xb8>

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)

#endif
  {
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800595a:	f7fe fb53 	bl	8004004 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d901      	bls.n	800596c <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e02d      	b.n	80059c8 <HAL_RCC_DeInit+0x114>
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 800596c:	4b18      	ldr	r3, [pc, #96]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 6320 	and.w	r3, r3, #167772160	@ 0xa000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1f0      	bne.n	800595a <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 8005978:	4b15      	ldr	r3, [pc, #84]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 800597a:	2200      	movs	r2, #0
 800597c:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 800597e:	4b14      	ldr	r3, [pc, #80]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	4a13      	ldr	r2, [pc, #76]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 8005984:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005988:	60d3      	str	r3, [r2, #12]

#if defined(RCC_PLLSAI1_SUPPORT)

  /* Reset PLLSAI1CFGR register */
  CLEAR_REG(RCC->PLLSAI1CFGR);
 800598a:	4b11      	ldr	r3, [pc, #68]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 800598c:	2200      	movs	r2, #0
 800598e:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 8005990:	4b0f      	ldr	r3, [pc, #60]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	4a0e      	ldr	r2, [pc, #56]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 8005996:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800599a:	6113      	str	r3, [r2, #16]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800599c:	4b0c      	ldr	r3, [pc, #48]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a0b      	ldr	r2, [pc, #44]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80059a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 80059a8:	4b09      	ldr	r3, [pc, #36]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 80059ae:	4b08      	ldr	r3, [pc, #32]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80059b0:	f04f 32ff 	mov.w	r2, #4294967295
 80059b4:	621a      	str	r2, [r3, #32]

  /* Clear all reset flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80059b6:	4b06      	ldr	r3, [pc, #24]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80059b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059bc:	4a04      	ldr	r2, [pc, #16]	@ (80059d0 <HAL_RCC_DeInit+0x11c>)
 80059be:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80059c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40021000 	.word	0x40021000
 80059d4:	20000000 	.word	0x20000000
 80059d8:	003d0900 	.word	0x003d0900
 80059dc:	20000004 	.word	0x20000004
 80059e0:	fafef4ff 	.word	0xfafef4ff

080059e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b088      	sub	sp, #32
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d102      	bne.n	80059f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	f000 bc02 	b.w	80061fc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059f8:	4b96      	ldr	r3, [pc, #600]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f003 030c 	and.w	r3, r3, #12
 8005a00:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a02:	4b94      	ldr	r3, [pc, #592]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f003 0303 	and.w	r3, r3, #3
 8005a0a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0310 	and.w	r3, r3, #16
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 80e4 	beq.w	8005be2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d007      	beq.n	8005a30 <HAL_RCC_OscConfig+0x4c>
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	2b0c      	cmp	r3, #12
 8005a24:	f040 808b 	bne.w	8005b3e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	f040 8087 	bne.w	8005b3e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a30:	4b88      	ldr	r3, [pc, #544]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d005      	beq.n	8005a48 <HAL_RCC_OscConfig+0x64>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d101      	bne.n	8005a48 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e3d9      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1a      	ldr	r2, [r3, #32]
 8005a4c:	4b81      	ldr	r3, [pc, #516]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d004      	beq.n	8005a62 <HAL_RCC_OscConfig+0x7e>
 8005a58:	4b7e      	ldr	r3, [pc, #504]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a60:	e005      	b.n	8005a6e <HAL_RCC_OscConfig+0x8a>
 8005a62:	4b7c      	ldr	r3, [pc, #496]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a68:	091b      	lsrs	r3, r3, #4
 8005a6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d223      	bcs.n	8005aba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 fd8c 	bl	8006594 <RCC_SetFlashLatencyFromMSIRange>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e3ba      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a86:	4b73      	ldr	r3, [pc, #460]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a72      	ldr	r2, [pc, #456]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a8c:	f043 0308 	orr.w	r3, r3, #8
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	4b70      	ldr	r3, [pc, #448]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	496d      	ldr	r1, [pc, #436]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005aa4:	4b6b      	ldr	r3, [pc, #428]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	69db      	ldr	r3, [r3, #28]
 8005ab0:	021b      	lsls	r3, r3, #8
 8005ab2:	4968      	ldr	r1, [pc, #416]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	604b      	str	r3, [r1, #4]
 8005ab8:	e025      	b.n	8005b06 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005aba:	4b66      	ldr	r3, [pc, #408]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a65      	ldr	r2, [pc, #404]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ac0:	f043 0308 	orr.w	r3, r3, #8
 8005ac4:	6013      	str	r3, [r2, #0]
 8005ac6:	4b63      	ldr	r3, [pc, #396]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	4960      	ldr	r1, [pc, #384]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	69db      	ldr	r3, [r3, #28]
 8005ae4:	021b      	lsls	r3, r3, #8
 8005ae6:	495b      	ldr	r1, [pc, #364]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 fd4c 	bl	8006594 <RCC_SetFlashLatencyFromMSIRange>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e37a      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b06:	f000 fc81 	bl	800640c <HAL_RCC_GetSysClockFreq>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	4b51      	ldr	r3, [pc, #324]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	091b      	lsrs	r3, r3, #4
 8005b12:	f003 030f 	and.w	r3, r3, #15
 8005b16:	4950      	ldr	r1, [pc, #320]	@ (8005c58 <HAL_RCC_OscConfig+0x274>)
 8005b18:	5ccb      	ldrb	r3, [r1, r3]
 8005b1a:	f003 031f 	and.w	r3, r3, #31
 8005b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b22:	4a4e      	ldr	r2, [pc, #312]	@ (8005c5c <HAL_RCC_OscConfig+0x278>)
 8005b24:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005b26:	4b4e      	ldr	r3, [pc, #312]	@ (8005c60 <HAL_RCC_OscConfig+0x27c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fe fa1a 	bl	8003f64 <HAL_InitTick>
 8005b30:	4603      	mov	r3, r0
 8005b32:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005b34:	7bfb      	ldrb	r3, [r7, #15]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d052      	beq.n	8005be0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	e35e      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d032      	beq.n	8005bac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005b46:	4b43      	ldr	r3, [pc, #268]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a42      	ldr	r2, [pc, #264]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b4c:	f043 0301 	orr.w	r3, r3, #1
 8005b50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005b52:	f7fe fa57 	bl	8004004 <HAL_GetTick>
 8005b56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b58:	e008      	b.n	8005b6c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b5a:	f7fe fa53 	bl	8004004 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e347      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b6c:	4b39      	ldr	r3, [pc, #228]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0f0      	beq.n	8005b5a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b78:	4b36      	ldr	r3, [pc, #216]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a35      	ldr	r2, [pc, #212]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b7e:	f043 0308 	orr.w	r3, r3, #8
 8005b82:	6013      	str	r3, [r2, #0]
 8005b84:	4b33      	ldr	r3, [pc, #204]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	4930      	ldr	r1, [pc, #192]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b96:	4b2f      	ldr	r3, [pc, #188]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	021b      	lsls	r3, r3, #8
 8005ba4:	492b      	ldr	r1, [pc, #172]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	604b      	str	r3, [r1, #4]
 8005baa:	e01a      	b.n	8005be2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005bac:	4b29      	ldr	r3, [pc, #164]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a28      	ldr	r2, [pc, #160]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005bb2:	f023 0301 	bic.w	r3, r3, #1
 8005bb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005bb8:	f7fe fa24 	bl	8004004 <HAL_GetTick>
 8005bbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005bbe:	e008      	b.n	8005bd2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005bc0:	f7fe fa20 	bl	8004004 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d901      	bls.n	8005bd2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e314      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005bd2:	4b20      	ldr	r3, [pc, #128]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1f0      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x1dc>
 8005bde:	e000      	b.n	8005be2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005be0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d073      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d005      	beq.n	8005c00 <HAL_RCC_OscConfig+0x21c>
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	2b0c      	cmp	r3, #12
 8005bf8:	d10e      	bne.n	8005c18 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d10b      	bne.n	8005c18 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c00:	4b14      	ldr	r3, [pc, #80]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d063      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x2f0>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d15f      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e2f1      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c20:	d106      	bne.n	8005c30 <HAL_RCC_OscConfig+0x24c>
 8005c22:	4b0c      	ldr	r3, [pc, #48]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a0b      	ldr	r2, [pc, #44]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	e025      	b.n	8005c7c <HAL_RCC_OscConfig+0x298>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c38:	d114      	bne.n	8005c64 <HAL_RCC_OscConfig+0x280>
 8005c3a:	4b06      	ldr	r3, [pc, #24]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a05      	ldr	r2, [pc, #20]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c44:	6013      	str	r3, [r2, #0]
 8005c46:	4b03      	ldr	r3, [pc, #12]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a02      	ldr	r2, [pc, #8]	@ (8005c54 <HAL_RCC_OscConfig+0x270>)
 8005c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e013      	b.n	8005c7c <HAL_RCC_OscConfig+0x298>
 8005c54:	40021000 	.word	0x40021000
 8005c58:	08008798 	.word	0x08008798
 8005c5c:	20000000 	.word	0x20000000
 8005c60:	20000004 	.word	0x20000004
 8005c64:	4ba0      	ldr	r3, [pc, #640]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a9f      	ldr	r2, [pc, #636]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c6e:	6013      	str	r3, [r2, #0]
 8005c70:	4b9d      	ldr	r3, [pc, #628]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a9c      	ldr	r2, [pc, #624]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d013      	beq.n	8005cac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c84:	f7fe f9be 	bl	8004004 <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c8c:	f7fe f9ba 	bl	8004004 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b64      	cmp	r3, #100	@ 0x64
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e2ae      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c9e:	4b92      	ldr	r3, [pc, #584]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d0f0      	beq.n	8005c8c <HAL_RCC_OscConfig+0x2a8>
 8005caa:	e014      	b.n	8005cd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cac:	f7fe f9aa 	bl	8004004 <HAL_GetTick>
 8005cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cb2:	e008      	b.n	8005cc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cb4:	f7fe f9a6 	bl	8004004 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b64      	cmp	r3, #100	@ 0x64
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e29a      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cc6:	4b88      	ldr	r3, [pc, #544]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1f0      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x2d0>
 8005cd2:	e000      	b.n	8005cd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d060      	beq.n	8005da4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	2b04      	cmp	r3, #4
 8005ce6:	d005      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x310>
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	2b0c      	cmp	r3, #12
 8005cec:	d119      	bne.n	8005d22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d116      	bne.n	8005d22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d005      	beq.n	8005d0c <HAL_RCC_OscConfig+0x328>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e277      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d0c:	4b76      	ldr	r3, [pc, #472]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	061b      	lsls	r3, r3, #24
 8005d1a:	4973      	ldr	r1, [pc, #460]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d20:	e040      	b.n	8005da4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d023      	beq.n	8005d72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d36:	f7fe f965 	bl	8004004 <HAL_GetTick>
 8005d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d3c:	e008      	b.n	8005d50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d3e:	f7fe f961 	bl	8004004 <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d901      	bls.n	8005d50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e255      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d50:	4b65      	ldr	r3, [pc, #404]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d0f0      	beq.n	8005d3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d5c:	4b62      	ldr	r3, [pc, #392]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	061b      	lsls	r3, r3, #24
 8005d6a:	495f      	ldr	r1, [pc, #380]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	604b      	str	r3, [r1, #4]
 8005d70:	e018      	b.n	8005da4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d72:	4b5d      	ldr	r3, [pc, #372]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a5c      	ldr	r2, [pc, #368]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7e:	f7fe f941 	bl	8004004 <HAL_GetTick>
 8005d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d84:	e008      	b.n	8005d98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d86:	f7fe f93d 	bl	8004004 <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d901      	bls.n	8005d98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e231      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d98:	4b53      	ldr	r3, [pc, #332]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1f0      	bne.n	8005d86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d03c      	beq.n	8005e2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d01c      	beq.n	8005df2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005db8:	4b4b      	ldr	r3, [pc, #300]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dbe:	4a4a      	ldr	r2, [pc, #296]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005dc0:	f043 0301 	orr.w	r3, r3, #1
 8005dc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc8:	f7fe f91c 	bl	8004004 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dd0:	f7fe f918 	bl	8004004 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e20c      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005de2:	4b41      	ldr	r3, [pc, #260]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0ef      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x3ec>
 8005df0:	e01b      	b.n	8005e2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005df2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005df8:	4a3b      	ldr	r2, [pc, #236]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005dfa:	f023 0301 	bic.w	r3, r3, #1
 8005dfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e02:	f7fe f8ff 	bl	8004004 <HAL_GetTick>
 8005e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e08:	e008      	b.n	8005e1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e0a:	f7fe f8fb 	bl	8004004 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e1ef      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e1c:	4b32      	ldr	r3, [pc, #200]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e22:	f003 0302 	and.w	r3, r3, #2
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1ef      	bne.n	8005e0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0304 	and.w	r3, r3, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 80a6 	beq.w	8005f84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10d      	bne.n	8005e64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e48:	4b27      	ldr	r3, [pc, #156]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e4c:	4a26      	ldr	r2, [pc, #152]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e54:	4b24      	ldr	r3, [pc, #144]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e5c:	60bb      	str	r3, [r7, #8]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e60:	2301      	movs	r3, #1
 8005e62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e64:	4b21      	ldr	r3, [pc, #132]	@ (8005eec <HAL_RCC_OscConfig+0x508>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d118      	bne.n	8005ea2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e70:	4b1e      	ldr	r3, [pc, #120]	@ (8005eec <HAL_RCC_OscConfig+0x508>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a1d      	ldr	r2, [pc, #116]	@ (8005eec <HAL_RCC_OscConfig+0x508>)
 8005e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e7c:	f7fe f8c2 	bl	8004004 <HAL_GetTick>
 8005e80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e82:	e008      	b.n	8005e96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e84:	f7fe f8be 	bl	8004004 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e1b2      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e96:	4b15      	ldr	r3, [pc, #84]	@ (8005eec <HAL_RCC_OscConfig+0x508>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0f0      	beq.n	8005e84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d108      	bne.n	8005ebc <HAL_RCC_OscConfig+0x4d8>
 8005eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005eb2:	f043 0301 	orr.w	r3, r3, #1
 8005eb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005eba:	e029      	b.n	8005f10 <HAL_RCC_OscConfig+0x52c>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	2b05      	cmp	r3, #5
 8005ec2:	d115      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x50c>
 8005ec4:	4b08      	ldr	r3, [pc, #32]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eca:	4a07      	ldr	r2, [pc, #28]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005ecc:	f043 0304 	orr.w	r3, r3, #4
 8005ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ed4:	4b04      	ldr	r3, [pc, #16]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eda:	4a03      	ldr	r2, [pc, #12]	@ (8005ee8 <HAL_RCC_OscConfig+0x504>)
 8005edc:	f043 0301 	orr.w	r3, r3, #1
 8005ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ee4:	e014      	b.n	8005f10 <HAL_RCC_OscConfig+0x52c>
 8005ee6:	bf00      	nop
 8005ee8:	40021000 	.word	0x40021000
 8005eec:	40007000 	.word	0x40007000
 8005ef0:	4b9a      	ldr	r3, [pc, #616]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef6:	4a99      	ldr	r2, [pc, #612]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005ef8:	f023 0301 	bic.w	r3, r3, #1
 8005efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005f00:	4b96      	ldr	r3, [pc, #600]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f06:	4a95      	ldr	r2, [pc, #596]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f08:	f023 0304 	bic.w	r3, r3, #4
 8005f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d016      	beq.n	8005f46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f18:	f7fe f874 	bl	8004004 <HAL_GetTick>
 8005f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f1e:	e00a      	b.n	8005f36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f20:	f7fe f870 	bl	8004004 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d901      	bls.n	8005f36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e162      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f36:	4b89      	ldr	r3, [pc, #548]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0ed      	beq.n	8005f20 <HAL_RCC_OscConfig+0x53c>
 8005f44:	e015      	b.n	8005f72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f46:	f7fe f85d 	bl	8004004 <HAL_GetTick>
 8005f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005f4c:	e00a      	b.n	8005f64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f4e:	f7fe f859 	bl	8004004 <HAL_GetTick>
 8005f52:	4602      	mov	r2, r0
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e14b      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005f64:	4b7d      	ldr	r3, [pc, #500]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d1ed      	bne.n	8005f4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f72:	7ffb      	ldrb	r3, [r7, #31]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d105      	bne.n	8005f84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f78:	4b78      	ldr	r3, [pc, #480]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f7c:	4a77      	ldr	r2, [pc, #476]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0320 	and.w	r3, r3, #32
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d03c      	beq.n	800600a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d01c      	beq.n	8005fd2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f98:	4b70      	ldr	r3, [pc, #448]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f9e:	4a6f      	ldr	r2, [pc, #444]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005fa0:	f043 0301 	orr.w	r3, r3, #1
 8005fa4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fa8:	f7fe f82c 	bl	8004004 <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005fb0:	f7fe f828 	bl	8004004 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e11c      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005fc2:	4b66      	ldr	r3, [pc, #408]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005fc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d0ef      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x5cc>
 8005fd0:	e01b      	b.n	800600a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005fd2:	4b62      	ldr	r3, [pc, #392]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005fd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005fd8:	4a60      	ldr	r2, [pc, #384]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005fda:	f023 0301 	bic.w	r3, r3, #1
 8005fde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fe2:	f7fe f80f 	bl	8004004 <HAL_GetTick>
 8005fe6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005fe8:	e008      	b.n	8005ffc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005fea:	f7fe f80b 	bl	8004004 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d901      	bls.n	8005ffc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e0ff      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ffc:	4b57      	ldr	r3, [pc, #348]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8005ffe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1ef      	bne.n	8005fea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 80f3 	beq.w	80061fa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	2b02      	cmp	r3, #2
 800601a:	f040 80c9 	bne.w	80061b0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800601e:	4b4f      	ldr	r3, [pc, #316]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	f003 0203 	and.w	r2, r3, #3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602e:	429a      	cmp	r2, r3
 8006030:	d12c      	bne.n	800608c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603c:	3b01      	subs	r3, #1
 800603e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006040:	429a      	cmp	r2, r3
 8006042:	d123      	bne.n	800608c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800604e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006050:	429a      	cmp	r2, r3
 8006052:	d11b      	bne.n	800608c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800605e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006060:	429a      	cmp	r2, r3
 8006062:	d113      	bne.n	800608c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800606e:	085b      	lsrs	r3, r3, #1
 8006070:	3b01      	subs	r3, #1
 8006072:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006074:	429a      	cmp	r2, r3
 8006076:	d109      	bne.n	800608c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006082:	085b      	lsrs	r3, r3, #1
 8006084:	3b01      	subs	r3, #1
 8006086:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006088:	429a      	cmp	r2, r3
 800608a:	d06b      	beq.n	8006164 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	2b0c      	cmp	r3, #12
 8006090:	d062      	beq.n	8006158 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006092:	4b32      	ldr	r3, [pc, #200]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e0ac      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80060a2:	4b2e      	ldr	r3, [pc, #184]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a2d      	ldr	r2, [pc, #180]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 80060a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060ac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80060ae:	f7fd ffa9 	bl	8004004 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060b6:	f7fd ffa5 	bl	8004004 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e099      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060c8:	4b24      	ldr	r3, [pc, #144]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d1f0      	bne.n	80060b6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060d4:	4b21      	ldr	r3, [pc, #132]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 80060d6:	68da      	ldr	r2, [r3, #12]
 80060d8:	4b21      	ldr	r3, [pc, #132]	@ (8006160 <HAL_RCC_OscConfig+0x77c>)
 80060da:	4013      	ands	r3, r2
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80060e4:	3a01      	subs	r2, #1
 80060e6:	0112      	lsls	r2, r2, #4
 80060e8:	4311      	orrs	r1, r2
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80060ee:	0212      	lsls	r2, r2, #8
 80060f0:	4311      	orrs	r1, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060f6:	0852      	lsrs	r2, r2, #1
 80060f8:	3a01      	subs	r2, #1
 80060fa:	0552      	lsls	r2, r2, #21
 80060fc:	4311      	orrs	r1, r2
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006102:	0852      	lsrs	r2, r2, #1
 8006104:	3a01      	subs	r2, #1
 8006106:	0652      	lsls	r2, r2, #25
 8006108:	4311      	orrs	r1, r2
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800610e:	06d2      	lsls	r2, r2, #27
 8006110:	430a      	orrs	r2, r1
 8006112:	4912      	ldr	r1, [pc, #72]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8006114:	4313      	orrs	r3, r2
 8006116:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006118:	4b10      	ldr	r3, [pc, #64]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a0f      	ldr	r2, [pc, #60]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 800611e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006122:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006124:	4b0d      	ldr	r3, [pc, #52]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	4a0c      	ldr	r2, [pc, #48]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 800612a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800612e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006130:	f7fd ff68 	bl	8004004 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006136:	e008      	b.n	800614a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006138:	f7fd ff64 	bl	8004004 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b02      	cmp	r3, #2
 8006144:	d901      	bls.n	800614a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e058      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800614a:	4b04      	ldr	r3, [pc, #16]	@ (800615c <HAL_RCC_OscConfig+0x778>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d0f0      	beq.n	8006138 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006156:	e050      	b.n	80061fa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e04f      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
 800615c:	40021000 	.word	0x40021000
 8006160:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006164:	4b27      	ldr	r3, [pc, #156]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d144      	bne.n	80061fa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006170:	4b24      	ldr	r3, [pc, #144]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a23      	ldr	r2, [pc, #140]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 8006176:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800617a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800617c:	4b21      	ldr	r3, [pc, #132]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	4a20      	ldr	r2, [pc, #128]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 8006182:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006186:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006188:	f7fd ff3c 	bl	8004004 <HAL_GetTick>
 800618c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800618e:	e008      	b.n	80061a2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006190:	f7fd ff38 	bl	8004004 <HAL_GetTick>
 8006194:	4602      	mov	r2, r0
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	2b02      	cmp	r3, #2
 800619c:	d901      	bls.n	80061a2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e02c      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061a2:	4b18      	ldr	r3, [pc, #96]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d0f0      	beq.n	8006190 <HAL_RCC_OscConfig+0x7ac>
 80061ae:	e024      	b.n	80061fa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	2b0c      	cmp	r3, #12
 80061b4:	d01f      	beq.n	80061f6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061b6:	4b13      	ldr	r3, [pc, #76]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a12      	ldr	r2, [pc, #72]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 80061bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061c2:	f7fd ff1f 	bl	8004004 <HAL_GetTick>
 80061c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061c8:	e008      	b.n	80061dc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061ca:	f7fd ff1b 	bl	8004004 <HAL_GetTick>
 80061ce:	4602      	mov	r2, r0
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	d901      	bls.n	80061dc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e00f      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061dc:	4b09      	ldr	r3, [pc, #36]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1f0      	bne.n	80061ca <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80061e8:	4b06      	ldr	r3, [pc, #24]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 80061ea:	68da      	ldr	r2, [r3, #12]
 80061ec:	4905      	ldr	r1, [pc, #20]	@ (8006204 <HAL_RCC_OscConfig+0x820>)
 80061ee:	4b06      	ldr	r3, [pc, #24]	@ (8006208 <HAL_RCC_OscConfig+0x824>)
 80061f0:	4013      	ands	r3, r2
 80061f2:	60cb      	str	r3, [r1, #12]
 80061f4:	e001      	b.n	80061fa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e000      	b.n	80061fc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3720      	adds	r7, #32
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	40021000 	.word	0x40021000
 8006208:	feeefffc 	.word	0xfeeefffc

0800620c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d101      	bne.n	8006220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e0e7      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006220:	4b75      	ldr	r3, [pc, #468]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0307 	and.w	r3, r3, #7
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	429a      	cmp	r2, r3
 800622c:	d910      	bls.n	8006250 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800622e:	4b72      	ldr	r3, [pc, #456]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f023 0207 	bic.w	r2, r3, #7
 8006236:	4970      	ldr	r1, [pc, #448]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	4313      	orrs	r3, r2
 800623c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800623e:	4b6e      	ldr	r3, [pc, #440]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0307 	and.w	r3, r3, #7
 8006246:	683a      	ldr	r2, [r7, #0]
 8006248:	429a      	cmp	r2, r3
 800624a:	d001      	beq.n	8006250 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e0cf      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0302 	and.w	r3, r3, #2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d010      	beq.n	800627e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	4b66      	ldr	r3, [pc, #408]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006268:	429a      	cmp	r2, r3
 800626a:	d908      	bls.n	800627e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800626c:	4b63      	ldr	r3, [pc, #396]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	4960      	ldr	r1, [pc, #384]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 800627a:	4313      	orrs	r3, r2
 800627c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d04c      	beq.n	8006324 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	2b03      	cmp	r3, #3
 8006290:	d107      	bne.n	80062a2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006292:	4b5a      	ldr	r3, [pc, #360]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800629a:	2b00      	cmp	r3, #0
 800629c:	d121      	bne.n	80062e2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e0a6      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d107      	bne.n	80062ba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062aa:	4b54      	ldr	r3, [pc, #336]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d115      	bne.n	80062e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e09a      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d107      	bne.n	80062d2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80062c2:	4b4e      	ldr	r3, [pc, #312]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d109      	bne.n	80062e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e08e      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062d2:	4b4a      	ldr	r3, [pc, #296]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e086      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80062e2:	4b46      	ldr	r3, [pc, #280]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f023 0203 	bic.w	r2, r3, #3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	4943      	ldr	r1, [pc, #268]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80062f0:	4313      	orrs	r3, r2
 80062f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062f4:	f7fd fe86 	bl	8004004 <HAL_GetTick>
 80062f8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062fa:	e00a      	b.n	8006312 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062fc:	f7fd fe82 	bl	8004004 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800630a:	4293      	cmp	r3, r2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e06e      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006312:	4b3a      	ldr	r3, [pc, #232]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 020c 	and.w	r2, r3, #12
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	429a      	cmp	r2, r3
 8006322:	d1eb      	bne.n	80062fc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0302 	and.w	r3, r3, #2
 800632c:	2b00      	cmp	r3, #0
 800632e:	d010      	beq.n	8006352 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	4b31      	ldr	r3, [pc, #196]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800633c:	429a      	cmp	r2, r3
 800633e:	d208      	bcs.n	8006352 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006340:	4b2e      	ldr	r3, [pc, #184]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	492b      	ldr	r1, [pc, #172]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 800634e:	4313      	orrs	r3, r2
 8006350:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006352:	4b29      	ldr	r3, [pc, #164]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0307 	and.w	r3, r3, #7
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	429a      	cmp	r2, r3
 800635e:	d210      	bcs.n	8006382 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006360:	4b25      	ldr	r3, [pc, #148]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f023 0207 	bic.w	r2, r3, #7
 8006368:	4923      	ldr	r1, [pc, #140]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	4313      	orrs	r3, r2
 800636e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006370:	4b21      	ldr	r3, [pc, #132]	@ (80063f8 <HAL_RCC_ClockConfig+0x1ec>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0307 	and.w	r3, r3, #7
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	429a      	cmp	r2, r3
 800637c:	d001      	beq.n	8006382 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e036      	b.n	80063f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b00      	cmp	r3, #0
 800638c:	d008      	beq.n	80063a0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800638e:	4b1b      	ldr	r3, [pc, #108]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	4918      	ldr	r1, [pc, #96]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 800639c:	4313      	orrs	r3, r2
 800639e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d009      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063ac:	4b13      	ldr	r3, [pc, #76]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	00db      	lsls	r3, r3, #3
 80063ba:	4910      	ldr	r1, [pc, #64]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80063c0:	f000 f824 	bl	800640c <HAL_RCC_GetSysClockFreq>
 80063c4:	4602      	mov	r2, r0
 80063c6:	4b0d      	ldr	r3, [pc, #52]	@ (80063fc <HAL_RCC_ClockConfig+0x1f0>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	091b      	lsrs	r3, r3, #4
 80063cc:	f003 030f 	and.w	r3, r3, #15
 80063d0:	490b      	ldr	r1, [pc, #44]	@ (8006400 <HAL_RCC_ClockConfig+0x1f4>)
 80063d2:	5ccb      	ldrb	r3, [r1, r3]
 80063d4:	f003 031f 	and.w	r3, r3, #31
 80063d8:	fa22 f303 	lsr.w	r3, r2, r3
 80063dc:	4a09      	ldr	r2, [pc, #36]	@ (8006404 <HAL_RCC_ClockConfig+0x1f8>)
 80063de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80063e0:	4b09      	ldr	r3, [pc, #36]	@ (8006408 <HAL_RCC_ClockConfig+0x1fc>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7fd fdbd 	bl	8003f64 <HAL_InitTick>
 80063ea:	4603      	mov	r3, r0
 80063ec:	72fb      	strb	r3, [r7, #11]

  return status;
 80063ee:	7afb      	ldrb	r3, [r7, #11]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	40022000 	.word	0x40022000
 80063fc:	40021000 	.word	0x40021000
 8006400:	08008798 	.word	0x08008798
 8006404:	20000000 	.word	0x20000000
 8006408:	20000004 	.word	0x20000004

0800640c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800640c:	b480      	push	{r7}
 800640e:	b089      	sub	sp, #36	@ 0x24
 8006410:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006412:	2300      	movs	r3, #0
 8006414:	61fb      	str	r3, [r7, #28]
 8006416:	2300      	movs	r3, #0
 8006418:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800641a:	4b3e      	ldr	r3, [pc, #248]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f003 030c 	and.w	r3, r3, #12
 8006422:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006424:	4b3b      	ldr	r3, [pc, #236]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f003 0303 	and.w	r3, r3, #3
 800642c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d005      	beq.n	8006440 <HAL_RCC_GetSysClockFreq+0x34>
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	2b0c      	cmp	r3, #12
 8006438:	d121      	bne.n	800647e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d11e      	bne.n	800647e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006440:	4b34      	ldr	r3, [pc, #208]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0308 	and.w	r3, r3, #8
 8006448:	2b00      	cmp	r3, #0
 800644a:	d107      	bne.n	800645c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800644c:	4b31      	ldr	r3, [pc, #196]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 800644e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006452:	0a1b      	lsrs	r3, r3, #8
 8006454:	f003 030f 	and.w	r3, r3, #15
 8006458:	61fb      	str	r3, [r7, #28]
 800645a:	e005      	b.n	8006468 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800645c:	4b2d      	ldr	r3, [pc, #180]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	091b      	lsrs	r3, r3, #4
 8006462:	f003 030f 	and.w	r3, r3, #15
 8006466:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006468:	4a2b      	ldr	r2, [pc, #172]	@ (8006518 <HAL_RCC_GetSysClockFreq+0x10c>)
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006470:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10d      	bne.n	8006494 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800647c:	e00a      	b.n	8006494 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	2b04      	cmp	r3, #4
 8006482:	d102      	bne.n	800648a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006484:	4b25      	ldr	r3, [pc, #148]	@ (800651c <HAL_RCC_GetSysClockFreq+0x110>)
 8006486:	61bb      	str	r3, [r7, #24]
 8006488:	e004      	b.n	8006494 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	2b08      	cmp	r3, #8
 800648e:	d101      	bne.n	8006494 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006490:	4b23      	ldr	r3, [pc, #140]	@ (8006520 <HAL_RCC_GetSysClockFreq+0x114>)
 8006492:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	2b0c      	cmp	r3, #12
 8006498:	d134      	bne.n	8006504 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800649a:	4b1e      	ldr	r3, [pc, #120]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	f003 0303 	and.w	r3, r3, #3
 80064a2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d003      	beq.n	80064b2 <HAL_RCC_GetSysClockFreq+0xa6>
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	2b03      	cmp	r3, #3
 80064ae:	d003      	beq.n	80064b8 <HAL_RCC_GetSysClockFreq+0xac>
 80064b0:	e005      	b.n	80064be <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80064b2:	4b1a      	ldr	r3, [pc, #104]	@ (800651c <HAL_RCC_GetSysClockFreq+0x110>)
 80064b4:	617b      	str	r3, [r7, #20]
      break;
 80064b6:	e005      	b.n	80064c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80064b8:	4b19      	ldr	r3, [pc, #100]	@ (8006520 <HAL_RCC_GetSysClockFreq+0x114>)
 80064ba:	617b      	str	r3, [r7, #20]
      break;
 80064bc:	e002      	b.n	80064c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	617b      	str	r3, [r7, #20]
      break;
 80064c2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064c4:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	091b      	lsrs	r3, r3, #4
 80064ca:	f003 0307 	and.w	r3, r3, #7
 80064ce:	3301      	adds	r3, #1
 80064d0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80064d2:	4b10      	ldr	r3, [pc, #64]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	0a1b      	lsrs	r3, r3, #8
 80064d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	fb03 f202 	mul.w	r2, r3, r2
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80064ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006514 <HAL_RCC_GetSysClockFreq+0x108>)
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	0e5b      	lsrs	r3, r3, #25
 80064f0:	f003 0303 	and.w	r3, r3, #3
 80064f4:	3301      	adds	r3, #1
 80064f6:	005b      	lsls	r3, r3, #1
 80064f8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006502:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006504:	69bb      	ldr	r3, [r7, #24]
}
 8006506:	4618      	mov	r0, r3
 8006508:	3724      	adds	r7, #36	@ 0x24
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	40021000 	.word	0x40021000
 8006518:	080087b0 	.word	0x080087b0
 800651c:	00f42400 	.word	0x00f42400
 8006520:	007a1200 	.word	0x007a1200

08006524 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006528:	4b03      	ldr	r3, [pc, #12]	@ (8006538 <HAL_RCC_GetHCLKFreq+0x14>)
 800652a:	681b      	ldr	r3, [r3, #0]
}
 800652c:	4618      	mov	r0, r3
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	20000000 	.word	0x20000000

0800653c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006540:	f7ff fff0 	bl	8006524 <HAL_RCC_GetHCLKFreq>
 8006544:	4602      	mov	r2, r0
 8006546:	4b06      	ldr	r3, [pc, #24]	@ (8006560 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	0a1b      	lsrs	r3, r3, #8
 800654c:	f003 0307 	and.w	r3, r3, #7
 8006550:	4904      	ldr	r1, [pc, #16]	@ (8006564 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006552:	5ccb      	ldrb	r3, [r1, r3]
 8006554:	f003 031f 	and.w	r3, r3, #31
 8006558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800655c:	4618      	mov	r0, r3
 800655e:	bd80      	pop	{r7, pc}
 8006560:	40021000 	.word	0x40021000
 8006564:	080087a8 	.word	0x080087a8

08006568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800656c:	f7ff ffda 	bl	8006524 <HAL_RCC_GetHCLKFreq>
 8006570:	4602      	mov	r2, r0
 8006572:	4b06      	ldr	r3, [pc, #24]	@ (800658c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	0adb      	lsrs	r3, r3, #11
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	4904      	ldr	r1, [pc, #16]	@ (8006590 <HAL_RCC_GetPCLK2Freq+0x28>)
 800657e:	5ccb      	ldrb	r3, [r1, r3]
 8006580:	f003 031f 	and.w	r3, r3, #31
 8006584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006588:	4618      	mov	r0, r3
 800658a:	bd80      	pop	{r7, pc}
 800658c:	40021000 	.word	0x40021000
 8006590:	080087a8 	.word	0x080087a8

08006594 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b086      	sub	sp, #24
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800659c:	2300      	movs	r3, #0
 800659e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80065a0:	4b2a      	ldr	r3, [pc, #168]	@ (800664c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80065a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d003      	beq.n	80065b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80065ac:	f7ff f91e 	bl	80057ec <HAL_PWREx_GetVoltageRange>
 80065b0:	6178      	str	r0, [r7, #20]
 80065b2:	e014      	b.n	80065de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80065b4:	4b25      	ldr	r3, [pc, #148]	@ (800664c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80065b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b8:	4a24      	ldr	r2, [pc, #144]	@ (800664c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80065ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065be:	6593      	str	r3, [r2, #88]	@ 0x58
 80065c0:	4b22      	ldr	r3, [pc, #136]	@ (800664c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80065c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065c8:	60fb      	str	r3, [r7, #12]
 80065ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80065cc:	f7ff f90e 	bl	80057ec <HAL_PWREx_GetVoltageRange>
 80065d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80065d2:	4b1e      	ldr	r3, [pc, #120]	@ (800664c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80065d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d6:	4a1d      	ldr	r2, [pc, #116]	@ (800664c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80065d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065e4:	d10b      	bne.n	80065fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b80      	cmp	r3, #128	@ 0x80
 80065ea:	d919      	bls.n	8006620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80065f0:	d902      	bls.n	80065f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80065f2:	2302      	movs	r3, #2
 80065f4:	613b      	str	r3, [r7, #16]
 80065f6:	e013      	b.n	8006620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80065f8:	2301      	movs	r3, #1
 80065fa:	613b      	str	r3, [r7, #16]
 80065fc:	e010      	b.n	8006620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2b80      	cmp	r3, #128	@ 0x80
 8006602:	d902      	bls.n	800660a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006604:	2303      	movs	r3, #3
 8006606:	613b      	str	r3, [r7, #16]
 8006608:	e00a      	b.n	8006620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2b80      	cmp	r3, #128	@ 0x80
 800660e:	d102      	bne.n	8006616 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006610:	2302      	movs	r3, #2
 8006612:	613b      	str	r3, [r7, #16]
 8006614:	e004      	b.n	8006620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b70      	cmp	r3, #112	@ 0x70
 800661a:	d101      	bne.n	8006620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800661c:	2301      	movs	r3, #1
 800661e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006620:	4b0b      	ldr	r3, [pc, #44]	@ (8006650 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f023 0207 	bic.w	r2, r3, #7
 8006628:	4909      	ldr	r1, [pc, #36]	@ (8006650 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	4313      	orrs	r3, r2
 800662e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006630:	4b07      	ldr	r3, [pc, #28]	@ (8006650 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	429a      	cmp	r2, r3
 800663c:	d001      	beq.n	8006642 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e000      	b.n	8006644 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3718      	adds	r7, #24
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	40021000 	.word	0x40021000
 8006650:	40022000 	.word	0x40022000

08006654 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b086      	sub	sp, #24
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800665c:	2300      	movs	r3, #0
 800665e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006660:	2300      	movs	r3, #0
 8006662:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800666c:	2b00      	cmp	r3, #0
 800666e:	d031      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006674:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006678:	d01a      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800667a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800667e:	d814      	bhi.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006680:	2b00      	cmp	r3, #0
 8006682:	d009      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006684:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006688:	d10f      	bne.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800668a:	4b5d      	ldr	r3, [pc, #372]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	4a5c      	ldr	r2, [pc, #368]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006694:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006696:	e00c      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	3304      	adds	r3, #4
 800669c:	2100      	movs	r1, #0
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 fa22 	bl	8006ae8 <RCCEx_PLLSAI1_Config>
 80066a4:	4603      	mov	r3, r0
 80066a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066a8:	e003      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	74fb      	strb	r3, [r7, #19]
      break;
 80066ae:	e000      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80066b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066b2:	7cfb      	ldrb	r3, [r7, #19]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10b      	bne.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066b8:	4b51      	ldr	r3, [pc, #324]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c6:	494e      	ldr	r1, [pc, #312]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80066ce:	e001      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d0:	7cfb      	ldrb	r3, [r7, #19]
 80066d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 809e 	beq.w	800681e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066e2:	2300      	movs	r3, #0
 80066e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80066e6:	4b46      	ldr	r3, [pc, #280]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80066f2:	2301      	movs	r3, #1
 80066f4:	e000      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80066f6:	2300      	movs	r3, #0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00d      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066fc:	4b40      	ldr	r3, [pc, #256]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006700:	4a3f      	ldr	r2, [pc, #252]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006706:	6593      	str	r3, [r2, #88]	@ 0x58
 8006708:	4b3d      	ldr	r3, [pc, #244]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800670a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800670c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006710:	60bb      	str	r3, [r7, #8]
 8006712:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006714:	2301      	movs	r3, #1
 8006716:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006718:	4b3a      	ldr	r3, [pc, #232]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a39      	ldr	r2, [pc, #228]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800671e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006722:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006724:	f7fd fc6e 	bl	8004004 <HAL_GetTick>
 8006728:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800672a:	e009      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800672c:	f7fd fc6a 	bl	8004004 <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	2b02      	cmp	r3, #2
 8006738:	d902      	bls.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	74fb      	strb	r3, [r7, #19]
        break;
 800673e:	e005      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006740:	4b30      	ldr	r3, [pc, #192]	@ (8006804 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006748:	2b00      	cmp	r3, #0
 800674a:	d0ef      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800674c:	7cfb      	ldrb	r3, [r7, #19]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d15a      	bne.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006752:	4b2b      	ldr	r3, [pc, #172]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006758:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800675c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d01e      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	429a      	cmp	r2, r3
 800676c:	d019      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800676e:	4b24      	ldr	r3, [pc, #144]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006778:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800677a:	4b21      	ldr	r3, [pc, #132]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800677c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006780:	4a1f      	ldr	r2, [pc, #124]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006786:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800678a:	4b1d      	ldr	r3, [pc, #116]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800678c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006790:	4a1b      	ldr	r2, [pc, #108]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006796:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800679a:	4a19      	ldr	r2, [pc, #100]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d016      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ac:	f7fd fc2a 	bl	8004004 <HAL_GetTick>
 80067b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067b2:	e00b      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067b4:	f7fd fc26 	bl	8004004 <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d902      	bls.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80067c6:	2303      	movs	r3, #3
 80067c8:	74fb      	strb	r3, [r7, #19]
            break;
 80067ca:	e006      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d0ec      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80067da:	7cfb      	ldrb	r3, [r7, #19]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d10b      	bne.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067e0:	4b07      	ldr	r3, [pc, #28]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ee:	4904      	ldr	r1, [pc, #16]	@ (8006800 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80067f6:	e009      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80067f8:	7cfb      	ldrb	r3, [r7, #19]
 80067fa:	74bb      	strb	r3, [r7, #18]
 80067fc:	e006      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80067fe:	bf00      	nop
 8006800:	40021000 	.word	0x40021000
 8006804:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006808:	7cfb      	ldrb	r3, [r7, #19]
 800680a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800680c:	7c7b      	ldrb	r3, [r7, #17]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d105      	bne.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006812:	4b8d      	ldr	r3, [pc, #564]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006816:	4a8c      	ldr	r2, [pc, #560]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006818:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800681c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00a      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800682a:	4b87      	ldr	r3, [pc, #540]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800682c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006830:	f023 0203 	bic.w	r2, r3, #3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	4983      	ldr	r1, [pc, #524]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800683a:	4313      	orrs	r3, r2
 800683c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0302 	and.w	r3, r3, #2
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00a      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800684c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800684e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006852:	f023 020c 	bic.w	r2, r3, #12
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	497b      	ldr	r1, [pc, #492]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800685c:	4313      	orrs	r3, r2
 800685e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0304 	and.w	r3, r3, #4
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00a      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800686e:	4b76      	ldr	r3, [pc, #472]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006874:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687c:	4972      	ldr	r1, [pc, #456]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800687e:	4313      	orrs	r3, r2
 8006880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 0320 	and.w	r3, r3, #32
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00a      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006890:	4b6d      	ldr	r3, [pc, #436]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006896:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689e:	496a      	ldr	r1, [pc, #424]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00a      	beq.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80068b2:	4b65      	ldr	r3, [pc, #404]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80068b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068c0:	4961      	ldr	r1, [pc, #388]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00a      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80068d4:	4b5c      	ldr	r3, [pc, #368]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80068d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e2:	4959      	ldr	r1, [pc, #356]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00a      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068f6:	4b54      	ldr	r3, [pc, #336]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80068f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006904:	4950      	ldr	r1, [pc, #320]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006906:	4313      	orrs	r3, r2
 8006908:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00a      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006918:	4b4b      	ldr	r3, [pc, #300]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800691a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006926:	4948      	ldr	r1, [pc, #288]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006928:	4313      	orrs	r3, r2
 800692a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800693a:	4b43      	ldr	r3, [pc, #268]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800693c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006940:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	493f      	ldr	r1, [pc, #252]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d028      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800695c:	4b3a      	ldr	r3, [pc, #232]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800695e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006962:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800696a:	4937      	ldr	r1, [pc, #220]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800696c:	4313      	orrs	r3, r2
 800696e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800697a:	d106      	bne.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800697c:	4b32      	ldr	r3, [pc, #200]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	4a31      	ldr	r2, [pc, #196]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006986:	60d3      	str	r3, [r2, #12]
 8006988:	e011      	b.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800698e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006992:	d10c      	bne.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3304      	adds	r3, #4
 8006998:	2101      	movs	r1, #1
 800699a:	4618      	mov	r0, r3
 800699c:	f000 f8a4 	bl	8006ae8 <RCCEx_PLLSAI1_Config>
 80069a0:	4603      	mov	r3, r0
 80069a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80069a4:	7cfb      	ldrb	r3, [r7, #19]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80069aa:	7cfb      	ldrb	r3, [r7, #19]
 80069ac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d028      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80069ba:	4b23      	ldr	r3, [pc, #140]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80069bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069c8:	491f      	ldr	r1, [pc, #124]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069d8:	d106      	bne.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069da:	4b1b      	ldr	r3, [pc, #108]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	4a1a      	ldr	r2, [pc, #104]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80069e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069e4:	60d3      	str	r3, [r2, #12]
 80069e6:	e011      	b.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069f0:	d10c      	bne.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	3304      	adds	r3, #4
 80069f6:	2101      	movs	r1, #1
 80069f8:	4618      	mov	r0, r3
 80069fa:	f000 f875 	bl	8006ae8 <RCCEx_PLLSAI1_Config>
 80069fe:	4603      	mov	r3, r0
 8006a00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a02:	7cfb      	ldrb	r3, [r7, #19]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006a08:	7cfb      	ldrb	r3, [r7, #19]
 8006a0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d02b      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a18:	4b0b      	ldr	r3, [pc, #44]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a26:	4908      	ldr	r1, [pc, #32]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a36:	d109      	bne.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a38:	4b03      	ldr	r3, [pc, #12]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	4a02      	ldr	r2, [pc, #8]	@ (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006a3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a42:	60d3      	str	r3, [r2, #12]
 8006a44:	e014      	b.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006a46:	bf00      	nop
 8006a48:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a54:	d10c      	bne.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3304      	adds	r3, #4
 8006a5a:	2101      	movs	r1, #1
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 f843 	bl	8006ae8 <RCCEx_PLLSAI1_Config>
 8006a62:	4603      	mov	r3, r0
 8006a64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a66:	7cfb      	ldrb	r3, [r7, #19]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d001      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8006a6c:	7cfb      	ldrb	r3, [r7, #19]
 8006a6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d01c      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006a7c:	4b19      	ldr	r3, [pc, #100]	@ (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a82:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a8a:	4916      	ldr	r1, [pc, #88]	@ (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a9a:	d10c      	bne.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	2102      	movs	r1, #2
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 f820 	bl	8006ae8 <RCCEx_PLLSAI1_Config>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006aac:	7cfb      	ldrb	r3, [r7, #19]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8006ab2:	7cfb      	ldrb	r3, [r7, #19]
 8006ab4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00a      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006ac2:	4b08      	ldr	r3, [pc, #32]	@ (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad0:	4904      	ldr	r1, [pc, #16]	@ (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006ad8:	7cbb      	ldrb	r3, [r7, #18]
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3718      	adds	r7, #24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40021000 	.word	0x40021000

08006ae8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006af2:	2300      	movs	r3, #0
 8006af4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006af6:	4b74      	ldr	r3, [pc, #464]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	f003 0303 	and.w	r3, r3, #3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d018      	beq.n	8006b34 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006b02:	4b71      	ldr	r3, [pc, #452]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	f003 0203 	and.w	r2, r3, #3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d10d      	bne.n	8006b2e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
       ||
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d009      	beq.n	8006b2e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006b1a:	4b6b      	ldr	r3, [pc, #428]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	091b      	lsrs	r3, r3, #4
 8006b20:	f003 0307 	and.w	r3, r3, #7
 8006b24:	1c5a      	adds	r2, r3, #1
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
       ||
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d047      	beq.n	8006bbe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	73fb      	strb	r3, [r7, #15]
 8006b32:	e044      	b.n	8006bbe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b03      	cmp	r3, #3
 8006b3a:	d018      	beq.n	8006b6e <RCCEx_PLLSAI1_Config+0x86>
 8006b3c:	2b03      	cmp	r3, #3
 8006b3e:	d825      	bhi.n	8006b8c <RCCEx_PLLSAI1_Config+0xa4>
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d002      	beq.n	8006b4a <RCCEx_PLLSAI1_Config+0x62>
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d009      	beq.n	8006b5c <RCCEx_PLLSAI1_Config+0x74>
 8006b48:	e020      	b.n	8006b8c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b4a:	4b5f      	ldr	r3, [pc, #380]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d11d      	bne.n	8006b92 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b5a:	e01a      	b.n	8006b92 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b5c:	4b5a      	ldr	r3, [pc, #360]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d116      	bne.n	8006b96 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b6c:	e013      	b.n	8006b96 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b6e:	4b56      	ldr	r3, [pc, #344]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d10f      	bne.n	8006b9a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b7a:	4b53      	ldr	r3, [pc, #332]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d109      	bne.n	8006b9a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b8a:	e006      	b.n	8006b9a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b90:	e004      	b.n	8006b9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006b92:	bf00      	nop
 8006b94:	e002      	b.n	8006b9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006b96:	bf00      	nop
 8006b98:	e000      	b.n	8006b9c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006b9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10d      	bne.n	8006bbe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006ba2:	4b49      	ldr	r3, [pc, #292]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6819      	ldr	r1, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	011b      	lsls	r3, r3, #4
 8006bb6:	430b      	orrs	r3, r1
 8006bb8:	4943      	ldr	r1, [pc, #268]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006bbe:	7bfb      	ldrb	r3, [r7, #15]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d17c      	bne.n	8006cbe <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006bc4:	4b40      	ldr	r3, [pc, #256]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a3f      	ldr	r2, [pc, #252]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006bce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bd0:	f7fd fa18 	bl	8004004 <HAL_GetTick>
 8006bd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006bd6:	e009      	b.n	8006bec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006bd8:	f7fd fa14 	bl	8004004 <HAL_GetTick>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d902      	bls.n	8006bec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	73fb      	strb	r3, [r7, #15]
        break;
 8006bea:	e005      	b.n	8006bf8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006bec:	4b36      	ldr	r3, [pc, #216]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1ef      	bne.n	8006bd8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006bf8:	7bfb      	ldrb	r3, [r7, #15]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d15f      	bne.n	8006cbe <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d110      	bne.n	8006c26 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c04:	4b30      	ldr	r3, [pc, #192]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006c0c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	6892      	ldr	r2, [r2, #8]
 8006c14:	0211      	lsls	r1, r2, #8
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	68d2      	ldr	r2, [r2, #12]
 8006c1a:	06d2      	lsls	r2, r2, #27
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	492a      	ldr	r1, [pc, #168]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	610b      	str	r3, [r1, #16]
 8006c24:	e027      	b.n	8006c76 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d112      	bne.n	8006c52 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c2c:	4b26      	ldr	r3, [pc, #152]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006c34:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	6892      	ldr	r2, [r2, #8]
 8006c3c:	0211      	lsls	r1, r2, #8
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	6912      	ldr	r2, [r2, #16]
 8006c42:	0852      	lsrs	r2, r2, #1
 8006c44:	3a01      	subs	r2, #1
 8006c46:	0552      	lsls	r2, r2, #21
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	491f      	ldr	r1, [pc, #124]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	610b      	str	r3, [r1, #16]
 8006c50:	e011      	b.n	8006c76 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c52:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c54:	691b      	ldr	r3, [r3, #16]
 8006c56:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006c5a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	6892      	ldr	r2, [r2, #8]
 8006c62:	0211      	lsls	r1, r2, #8
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	6952      	ldr	r2, [r2, #20]
 8006c68:	0852      	lsrs	r2, r2, #1
 8006c6a:	3a01      	subs	r2, #1
 8006c6c:	0652      	lsls	r2, r2, #25
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	4915      	ldr	r1, [pc, #84]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006c76:	4b14      	ldr	r3, [pc, #80]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a13      	ldr	r2, [pc, #76]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c80:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c82:	f7fd f9bf 	bl	8004004 <HAL_GetTick>
 8006c86:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c88:	e009      	b.n	8006c9e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c8a:	f7fd f9bb 	bl	8004004 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d902      	bls.n	8006c9e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	73fb      	strb	r3, [r7, #15]
          break;
 8006c9c:	e005      	b.n	8006caa <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d0ef      	beq.n	8006c8a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006caa:	7bfb      	ldrb	r3, [r7, #15]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d106      	bne.n	8006cbe <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006cb0:	4b05      	ldr	r3, [pc, #20]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cb2:	691a      	ldr	r2, [r3, #16]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	4903      	ldr	r1, [pc, #12]	@ (8006cc8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3710      	adds	r7, #16
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	40021000 	.word	0x40021000

08006ccc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e040      	b.n	8006d60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d106      	bne.n	8006cf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7fc fc50 	bl	8003594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2224      	movs	r2, #36	@ 0x24
 8006cf8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f022 0201 	bic.w	r2, r2, #1
 8006d08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d002      	beq.n	8006d18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fb0c 	bl	8007330 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 f8af 	bl	8006e7c <UART_SetConfig>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d101      	bne.n	8006d28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e01b      	b.n	8006d60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	689a      	ldr	r2, [r3, #8]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f042 0201 	orr.w	r2, r2, #1
 8006d56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 fb8b 	bl	8007474 <UART_CheckIdleState>
 8006d5e:	4603      	mov	r3, r0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b08a      	sub	sp, #40	@ 0x28
 8006d6c:	af02      	add	r7, sp, #8
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	603b      	str	r3, [r7, #0]
 8006d74:	4613      	mov	r3, r2
 8006d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d7c:	2b20      	cmp	r3, #32
 8006d7e:	d177      	bne.n	8006e70 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <HAL_UART_Transmit+0x24>
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e070      	b.n	8006e72 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2221      	movs	r2, #33	@ 0x21
 8006d9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d9e:	f7fd f931 	bl	8004004 <HAL_GetTick>
 8006da2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	88fa      	ldrh	r2, [r7, #6]
 8006da8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	88fa      	ldrh	r2, [r7, #6]
 8006db0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dbc:	d108      	bne.n	8006dd0 <HAL_UART_Transmit+0x68>
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d104      	bne.n	8006dd0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	61bb      	str	r3, [r7, #24]
 8006dce:	e003      	b.n	8006dd8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006dd8:	e02f      	b.n	8006e3a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2200      	movs	r2, #0
 8006de2:	2180      	movs	r1, #128	@ 0x80
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f000 fbed 	bl	80075c4 <UART_WaitOnFlagUntilTimeout>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d004      	beq.n	8006dfa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2220      	movs	r2, #32
 8006df4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e03b      	b.n	8006e72 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	881a      	ldrh	r2, [r3, #0]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e0c:	b292      	uxth	r2, r2
 8006e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	3302      	adds	r3, #2
 8006e14:	61bb      	str	r3, [r7, #24]
 8006e16:	e007      	b.n	8006e28 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	781a      	ldrb	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	3301      	adds	r3, #1
 8006e26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1c9      	bne.n	8006dda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	2140      	movs	r1, #64	@ 0x40
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fbb7 	bl	80075c4 <UART_WaitOnFlagUntilTimeout>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d004      	beq.n	8006e66 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2220      	movs	r2, #32
 8006e60:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e005      	b.n	8006e72 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2220      	movs	r2, #32
 8006e6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	e000      	b.n	8006e72 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006e70:	2302      	movs	r3, #2
  }
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3720      	adds	r7, #32
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
	...

08006e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e80:	b08a      	sub	sp, #40	@ 0x28
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	689a      	ldr	r2, [r3, #8]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	431a      	orrs	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	431a      	orrs	r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	69db      	ldr	r3, [r3, #28]
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	4b9e      	ldr	r3, [pc, #632]	@ (8007124 <UART_SetConfig+0x2a8>)
 8006eac:	4013      	ands	r3, r2
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	6812      	ldr	r2, [r2, #0]
 8006eb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eb4:	430b      	orrs	r3, r1
 8006eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	68da      	ldr	r2, [r3, #12]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a93      	ldr	r2, [pc, #588]	@ (8007128 <UART_SetConfig+0x2ac>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d004      	beq.n	8006ee8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef8:	430a      	orrs	r2, r1
 8006efa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a8a      	ldr	r2, [pc, #552]	@ (800712c <UART_SetConfig+0x2b0>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d126      	bne.n	8006f54 <UART_SetConfig+0xd8>
 8006f06:	4b8a      	ldr	r3, [pc, #552]	@ (8007130 <UART_SetConfig+0x2b4>)
 8006f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f0c:	f003 0303 	and.w	r3, r3, #3
 8006f10:	2b03      	cmp	r3, #3
 8006f12:	d81b      	bhi.n	8006f4c <UART_SetConfig+0xd0>
 8006f14:	a201      	add	r2, pc, #4	@ (adr r2, 8006f1c <UART_SetConfig+0xa0>)
 8006f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1a:	bf00      	nop
 8006f1c:	08006f2d 	.word	0x08006f2d
 8006f20:	08006f3d 	.word	0x08006f3d
 8006f24:	08006f35 	.word	0x08006f35
 8006f28:	08006f45 	.word	0x08006f45
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f32:	e0ab      	b.n	800708c <UART_SetConfig+0x210>
 8006f34:	2302      	movs	r3, #2
 8006f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f3a:	e0a7      	b.n	800708c <UART_SetConfig+0x210>
 8006f3c:	2304      	movs	r3, #4
 8006f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f42:	e0a3      	b.n	800708c <UART_SetConfig+0x210>
 8006f44:	2308      	movs	r3, #8
 8006f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f4a:	e09f      	b.n	800708c <UART_SetConfig+0x210>
 8006f4c:	2310      	movs	r3, #16
 8006f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f52:	e09b      	b.n	800708c <UART_SetConfig+0x210>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a76      	ldr	r2, [pc, #472]	@ (8007134 <UART_SetConfig+0x2b8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d138      	bne.n	8006fd0 <UART_SetConfig+0x154>
 8006f5e:	4b74      	ldr	r3, [pc, #464]	@ (8007130 <UART_SetConfig+0x2b4>)
 8006f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f64:	f003 030c 	and.w	r3, r3, #12
 8006f68:	2b0c      	cmp	r3, #12
 8006f6a:	d82d      	bhi.n	8006fc8 <UART_SetConfig+0x14c>
 8006f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f74 <UART_SetConfig+0xf8>)
 8006f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f72:	bf00      	nop
 8006f74:	08006fa9 	.word	0x08006fa9
 8006f78:	08006fc9 	.word	0x08006fc9
 8006f7c:	08006fc9 	.word	0x08006fc9
 8006f80:	08006fc9 	.word	0x08006fc9
 8006f84:	08006fb9 	.word	0x08006fb9
 8006f88:	08006fc9 	.word	0x08006fc9
 8006f8c:	08006fc9 	.word	0x08006fc9
 8006f90:	08006fc9 	.word	0x08006fc9
 8006f94:	08006fb1 	.word	0x08006fb1
 8006f98:	08006fc9 	.word	0x08006fc9
 8006f9c:	08006fc9 	.word	0x08006fc9
 8006fa0:	08006fc9 	.word	0x08006fc9
 8006fa4:	08006fc1 	.word	0x08006fc1
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fae:	e06d      	b.n	800708c <UART_SetConfig+0x210>
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb6:	e069      	b.n	800708c <UART_SetConfig+0x210>
 8006fb8:	2304      	movs	r3, #4
 8006fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fbe:	e065      	b.n	800708c <UART_SetConfig+0x210>
 8006fc0:	2308      	movs	r3, #8
 8006fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc6:	e061      	b.n	800708c <UART_SetConfig+0x210>
 8006fc8:	2310      	movs	r3, #16
 8006fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fce:	e05d      	b.n	800708c <UART_SetConfig+0x210>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a58      	ldr	r2, [pc, #352]	@ (8007138 <UART_SetConfig+0x2bc>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d125      	bne.n	8007026 <UART_SetConfig+0x1aa>
 8006fda:	4b55      	ldr	r3, [pc, #340]	@ (8007130 <UART_SetConfig+0x2b4>)
 8006fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006fe4:	2b30      	cmp	r3, #48	@ 0x30
 8006fe6:	d016      	beq.n	8007016 <UART_SetConfig+0x19a>
 8006fe8:	2b30      	cmp	r3, #48	@ 0x30
 8006fea:	d818      	bhi.n	800701e <UART_SetConfig+0x1a2>
 8006fec:	2b20      	cmp	r3, #32
 8006fee:	d00a      	beq.n	8007006 <UART_SetConfig+0x18a>
 8006ff0:	2b20      	cmp	r3, #32
 8006ff2:	d814      	bhi.n	800701e <UART_SetConfig+0x1a2>
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d002      	beq.n	8006ffe <UART_SetConfig+0x182>
 8006ff8:	2b10      	cmp	r3, #16
 8006ffa:	d008      	beq.n	800700e <UART_SetConfig+0x192>
 8006ffc:	e00f      	b.n	800701e <UART_SetConfig+0x1a2>
 8006ffe:	2300      	movs	r3, #0
 8007000:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007004:	e042      	b.n	800708c <UART_SetConfig+0x210>
 8007006:	2302      	movs	r3, #2
 8007008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700c:	e03e      	b.n	800708c <UART_SetConfig+0x210>
 800700e:	2304      	movs	r3, #4
 8007010:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007014:	e03a      	b.n	800708c <UART_SetConfig+0x210>
 8007016:	2308      	movs	r3, #8
 8007018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701c:	e036      	b.n	800708c <UART_SetConfig+0x210>
 800701e:	2310      	movs	r3, #16
 8007020:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007024:	e032      	b.n	800708c <UART_SetConfig+0x210>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a3f      	ldr	r2, [pc, #252]	@ (8007128 <UART_SetConfig+0x2ac>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d12a      	bne.n	8007086 <UART_SetConfig+0x20a>
 8007030:	4b3f      	ldr	r3, [pc, #252]	@ (8007130 <UART_SetConfig+0x2b4>)
 8007032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007036:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800703a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800703e:	d01a      	beq.n	8007076 <UART_SetConfig+0x1fa>
 8007040:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007044:	d81b      	bhi.n	800707e <UART_SetConfig+0x202>
 8007046:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800704a:	d00c      	beq.n	8007066 <UART_SetConfig+0x1ea>
 800704c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007050:	d815      	bhi.n	800707e <UART_SetConfig+0x202>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <UART_SetConfig+0x1e2>
 8007056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800705a:	d008      	beq.n	800706e <UART_SetConfig+0x1f2>
 800705c:	e00f      	b.n	800707e <UART_SetConfig+0x202>
 800705e:	2300      	movs	r3, #0
 8007060:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007064:	e012      	b.n	800708c <UART_SetConfig+0x210>
 8007066:	2302      	movs	r3, #2
 8007068:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800706c:	e00e      	b.n	800708c <UART_SetConfig+0x210>
 800706e:	2304      	movs	r3, #4
 8007070:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007074:	e00a      	b.n	800708c <UART_SetConfig+0x210>
 8007076:	2308      	movs	r3, #8
 8007078:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800707c:	e006      	b.n	800708c <UART_SetConfig+0x210>
 800707e:	2310      	movs	r3, #16
 8007080:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007084:	e002      	b.n	800708c <UART_SetConfig+0x210>
 8007086:	2310      	movs	r3, #16
 8007088:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a25      	ldr	r2, [pc, #148]	@ (8007128 <UART_SetConfig+0x2ac>)
 8007092:	4293      	cmp	r3, r2
 8007094:	f040 808a 	bne.w	80071ac <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007098:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800709c:	2b08      	cmp	r3, #8
 800709e:	d824      	bhi.n	80070ea <UART_SetConfig+0x26e>
 80070a0:	a201      	add	r2, pc, #4	@ (adr r2, 80070a8 <UART_SetConfig+0x22c>)
 80070a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a6:	bf00      	nop
 80070a8:	080070cd 	.word	0x080070cd
 80070ac:	080070eb 	.word	0x080070eb
 80070b0:	080070d5 	.word	0x080070d5
 80070b4:	080070eb 	.word	0x080070eb
 80070b8:	080070db 	.word	0x080070db
 80070bc:	080070eb 	.word	0x080070eb
 80070c0:	080070eb 	.word	0x080070eb
 80070c4:	080070eb 	.word	0x080070eb
 80070c8:	080070e3 	.word	0x080070e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070cc:	f7ff fa36 	bl	800653c <HAL_RCC_GetPCLK1Freq>
 80070d0:	61f8      	str	r0, [r7, #28]
        break;
 80070d2:	e010      	b.n	80070f6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070d4:	4b19      	ldr	r3, [pc, #100]	@ (800713c <UART_SetConfig+0x2c0>)
 80070d6:	61fb      	str	r3, [r7, #28]
        break;
 80070d8:	e00d      	b.n	80070f6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070da:	f7ff f997 	bl	800640c <HAL_RCC_GetSysClockFreq>
 80070de:	61f8      	str	r0, [r7, #28]
        break;
 80070e0:	e009      	b.n	80070f6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070e6:	61fb      	str	r3, [r7, #28]
        break;
 80070e8:	e005      	b.n	80070f6 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80070f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f000 8109 	beq.w	8007310 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	685a      	ldr	r2, [r3, #4]
 8007102:	4613      	mov	r3, r2
 8007104:	005b      	lsls	r3, r3, #1
 8007106:	4413      	add	r3, r2
 8007108:	69fa      	ldr	r2, [r7, #28]
 800710a:	429a      	cmp	r2, r3
 800710c:	d305      	bcc.n	800711a <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007114:	69fa      	ldr	r2, [r7, #28]
 8007116:	429a      	cmp	r2, r3
 8007118:	d912      	bls.n	8007140 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007120:	e0f6      	b.n	8007310 <UART_SetConfig+0x494>
 8007122:	bf00      	nop
 8007124:	efff69f3 	.word	0xefff69f3
 8007128:	40008000 	.word	0x40008000
 800712c:	40013800 	.word	0x40013800
 8007130:	40021000 	.word	0x40021000
 8007134:	40004400 	.word	0x40004400
 8007138:	40004800 	.word	0x40004800
 800713c:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	2200      	movs	r2, #0
 8007144:	461c      	mov	r4, r3
 8007146:	4615      	mov	r5, r2
 8007148:	f04f 0200 	mov.w	r2, #0
 800714c:	f04f 0300 	mov.w	r3, #0
 8007150:	022b      	lsls	r3, r5, #8
 8007152:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007156:	0222      	lsls	r2, r4, #8
 8007158:	68f9      	ldr	r1, [r7, #12]
 800715a:	6849      	ldr	r1, [r1, #4]
 800715c:	0849      	lsrs	r1, r1, #1
 800715e:	2000      	movs	r0, #0
 8007160:	4688      	mov	r8, r1
 8007162:	4681      	mov	r9, r0
 8007164:	eb12 0a08 	adds.w	sl, r2, r8
 8007168:	eb43 0b09 	adc.w	fp, r3, r9
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	603b      	str	r3, [r7, #0]
 8007174:	607a      	str	r2, [r7, #4]
 8007176:	e9d7 2300 	ldrd	r2, r3, [r7]
 800717a:	4650      	mov	r0, sl
 800717c:	4659      	mov	r1, fp
 800717e:	f7f9 f87f 	bl	8000280 <__aeabi_uldivmod>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4613      	mov	r3, r2
 8007188:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007190:	d308      	bcc.n	80071a4 <UART_SetConfig+0x328>
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007198:	d204      	bcs.n	80071a4 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	60da      	str	r2, [r3, #12]
 80071a2:	e0b5      	b.n	8007310 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80071aa:	e0b1      	b.n	8007310 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	69db      	ldr	r3, [r3, #28]
 80071b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071b4:	d15d      	bne.n	8007272 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80071b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071ba:	2b08      	cmp	r3, #8
 80071bc:	d827      	bhi.n	800720e <UART_SetConfig+0x392>
 80071be:	a201      	add	r2, pc, #4	@ (adr r2, 80071c4 <UART_SetConfig+0x348>)
 80071c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c4:	080071e9 	.word	0x080071e9
 80071c8:	080071f1 	.word	0x080071f1
 80071cc:	080071f9 	.word	0x080071f9
 80071d0:	0800720f 	.word	0x0800720f
 80071d4:	080071ff 	.word	0x080071ff
 80071d8:	0800720f 	.word	0x0800720f
 80071dc:	0800720f 	.word	0x0800720f
 80071e0:	0800720f 	.word	0x0800720f
 80071e4:	08007207 	.word	0x08007207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071e8:	f7ff f9a8 	bl	800653c <HAL_RCC_GetPCLK1Freq>
 80071ec:	61f8      	str	r0, [r7, #28]
        break;
 80071ee:	e014      	b.n	800721a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071f0:	f7ff f9ba 	bl	8006568 <HAL_RCC_GetPCLK2Freq>
 80071f4:	61f8      	str	r0, [r7, #28]
        break;
 80071f6:	e010      	b.n	800721a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071f8:	4b4c      	ldr	r3, [pc, #304]	@ (800732c <UART_SetConfig+0x4b0>)
 80071fa:	61fb      	str	r3, [r7, #28]
        break;
 80071fc:	e00d      	b.n	800721a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071fe:	f7ff f905 	bl	800640c <HAL_RCC_GetSysClockFreq>
 8007202:	61f8      	str	r0, [r7, #28]
        break;
 8007204:	e009      	b.n	800721a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800720a:	61fb      	str	r3, [r7, #28]
        break;
 800720c:	e005      	b.n	800721a <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800720e:	2300      	movs	r3, #0
 8007210:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007218:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800721a:	69fb      	ldr	r3, [r7, #28]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d077      	beq.n	8007310 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	005a      	lsls	r2, r3, #1
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	085b      	lsrs	r3, r3, #1
 800722a:	441a      	add	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	fbb2 f3f3 	udiv	r3, r2, r3
 8007234:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	2b0f      	cmp	r3, #15
 800723a:	d916      	bls.n	800726a <UART_SetConfig+0x3ee>
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007242:	d212      	bcs.n	800726a <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	b29b      	uxth	r3, r3
 8007248:	f023 030f 	bic.w	r3, r3, #15
 800724c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	085b      	lsrs	r3, r3, #1
 8007252:	b29b      	uxth	r3, r3
 8007254:	f003 0307 	and.w	r3, r3, #7
 8007258:	b29a      	uxth	r2, r3
 800725a:	8afb      	ldrh	r3, [r7, #22]
 800725c:	4313      	orrs	r3, r2
 800725e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	8afa      	ldrh	r2, [r7, #22]
 8007266:	60da      	str	r2, [r3, #12]
 8007268:	e052      	b.n	8007310 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007270:	e04e      	b.n	8007310 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007272:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007276:	2b08      	cmp	r3, #8
 8007278:	d827      	bhi.n	80072ca <UART_SetConfig+0x44e>
 800727a:	a201      	add	r2, pc, #4	@ (adr r2, 8007280 <UART_SetConfig+0x404>)
 800727c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007280:	080072a5 	.word	0x080072a5
 8007284:	080072ad 	.word	0x080072ad
 8007288:	080072b5 	.word	0x080072b5
 800728c:	080072cb 	.word	0x080072cb
 8007290:	080072bb 	.word	0x080072bb
 8007294:	080072cb 	.word	0x080072cb
 8007298:	080072cb 	.word	0x080072cb
 800729c:	080072cb 	.word	0x080072cb
 80072a0:	080072c3 	.word	0x080072c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072a4:	f7ff f94a 	bl	800653c <HAL_RCC_GetPCLK1Freq>
 80072a8:	61f8      	str	r0, [r7, #28]
        break;
 80072aa:	e014      	b.n	80072d6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072ac:	f7ff f95c 	bl	8006568 <HAL_RCC_GetPCLK2Freq>
 80072b0:	61f8      	str	r0, [r7, #28]
        break;
 80072b2:	e010      	b.n	80072d6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072b4:	4b1d      	ldr	r3, [pc, #116]	@ (800732c <UART_SetConfig+0x4b0>)
 80072b6:	61fb      	str	r3, [r7, #28]
        break;
 80072b8:	e00d      	b.n	80072d6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072ba:	f7ff f8a7 	bl	800640c <HAL_RCC_GetSysClockFreq>
 80072be:	61f8      	str	r0, [r7, #28]
        break;
 80072c0:	e009      	b.n	80072d6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072c6:	61fb      	str	r3, [r7, #28]
        break;
 80072c8:	e005      	b.n	80072d6 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80072ca:	2300      	movs	r3, #0
 80072cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072d4:	bf00      	nop
    }

    if (pclk != 0U)
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d019      	beq.n	8007310 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	085a      	lsrs	r2, r3, #1
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	441a      	add	r2, r3
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	2b0f      	cmp	r3, #15
 80072f4:	d909      	bls.n	800730a <UART_SetConfig+0x48e>
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072fc:	d205      	bcs.n	800730a <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072fe:	69bb      	ldr	r3, [r7, #24]
 8007300:	b29a      	uxth	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	60da      	str	r2, [r3, #12]
 8007308:	e002      	b.n	8007310 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800731c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007320:	4618      	mov	r0, r3
 8007322:	3728      	adds	r7, #40	@ 0x28
 8007324:	46bd      	mov	sp, r7
 8007326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800732a:	bf00      	nop
 800732c:	00f42400 	.word	0x00f42400

08007330 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733c:	f003 0308 	and.w	r3, r3, #8
 8007340:	2b00      	cmp	r3, #0
 8007342:	d00a      	beq.n	800735a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	430a      	orrs	r2, r1
 8007358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00a      	beq.n	800737c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	430a      	orrs	r2, r1
 800737a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00a      	beq.n	800739e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a2:	f003 0304 	and.w	r3, r3, #4
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	430a      	orrs	r2, r1
 80073be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c4:	f003 0310 	and.w	r3, r3, #16
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00a      	beq.n	80073e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	430a      	orrs	r2, r1
 80073e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00a      	beq.n	8007404 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	430a      	orrs	r2, r1
 8007402:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740c:	2b00      	cmp	r3, #0
 800740e:	d01a      	beq.n	8007446 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	430a      	orrs	r2, r1
 8007424:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800742e:	d10a      	bne.n	8007446 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00a      	beq.n	8007468 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	430a      	orrs	r2, r1
 8007466:	605a      	str	r2, [r3, #4]
  }
}
 8007468:	bf00      	nop
 800746a:	370c      	adds	r7, #12
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr

08007474 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b098      	sub	sp, #96	@ 0x60
 8007478:	af02      	add	r7, sp, #8
 800747a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007484:	f7fc fdbe 	bl	8004004 <HAL_GetTick>
 8007488:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0308 	and.w	r3, r3, #8
 8007494:	2b08      	cmp	r3, #8
 8007496:	d12e      	bne.n	80074f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007498:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074a0:	2200      	movs	r2, #0
 80074a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f88c 	bl	80075c4 <UART_WaitOnFlagUntilTimeout>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d021      	beq.n	80074f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ba:	e853 3f00 	ldrex	r3, [r3]
 80074be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	461a      	mov	r2, r3
 80074ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80074d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074d8:	e841 2300 	strex	r3, r2, [r1]
 80074dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1e6      	bne.n	80074b2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2220      	movs	r2, #32
 80074e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e062      	b.n	80075bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b04      	cmp	r3, #4
 8007502:	d149      	bne.n	8007598 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007504:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007508:	9300      	str	r3, [sp, #0]
 800750a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800750c:	2200      	movs	r2, #0
 800750e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 f856 	bl	80075c4 <UART_WaitOnFlagUntilTimeout>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d03c      	beq.n	8007598 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007526:	e853 3f00 	ldrex	r3, [r3]
 800752a:	623b      	str	r3, [r7, #32]
   return(result);
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	461a      	mov	r2, r3
 800753a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800753c:	633b      	str	r3, [r7, #48]	@ 0x30
 800753e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e6      	bne.n	800751e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3308      	adds	r3, #8
 8007556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	e853 3f00 	ldrex	r3, [r3]
 800755e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f023 0301 	bic.w	r3, r3, #1
 8007566:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	3308      	adds	r3, #8
 800756e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007570:	61fa      	str	r2, [r7, #28]
 8007572:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007574:	69b9      	ldr	r1, [r7, #24]
 8007576:	69fa      	ldr	r2, [r7, #28]
 8007578:	e841 2300 	strex	r3, r2, [r1]
 800757c:	617b      	str	r3, [r7, #20]
   return(result);
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1e5      	bne.n	8007550 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2220      	movs	r2, #32
 8007588:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e011      	b.n	80075bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2220      	movs	r2, #32
 800759c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2220      	movs	r2, #32
 80075a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3758      	adds	r7, #88	@ 0x58
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	4613      	mov	r3, r2
 80075d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d4:	e04f      	b.n	8007676 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075dc:	d04b      	beq.n	8007676 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075de:	f7fc fd11 	bl	8004004 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	69ba      	ldr	r2, [r7, #24]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d302      	bcc.n	80075f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e04e      	b.n	8007696 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0304 	and.w	r3, r3, #4
 8007602:	2b00      	cmp	r3, #0
 8007604:	d037      	beq.n	8007676 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b80      	cmp	r3, #128	@ 0x80
 800760a:	d034      	beq.n	8007676 <UART_WaitOnFlagUntilTimeout+0xb2>
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2b40      	cmp	r3, #64	@ 0x40
 8007610:	d031      	beq.n	8007676 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	f003 0308 	and.w	r3, r3, #8
 800761c:	2b08      	cmp	r3, #8
 800761e:	d110      	bne.n	8007642 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2208      	movs	r2, #8
 8007626:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007628:	68f8      	ldr	r0, [r7, #12]
 800762a:	f000 f838 	bl	800769e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2208      	movs	r2, #8
 8007632:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e029      	b.n	8007696 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69db      	ldr	r3, [r3, #28]
 8007648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800764c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007650:	d111      	bne.n	8007676 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800765a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f000 f81e 	bl	800769e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2220      	movs	r2, #32
 8007666:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e00f      	b.n	8007696 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	69da      	ldr	r2, [r3, #28]
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	4013      	ands	r3, r2
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	429a      	cmp	r2, r3
 8007684:	bf0c      	ite	eq
 8007686:	2301      	moveq	r3, #1
 8007688:	2300      	movne	r3, #0
 800768a:	b2db      	uxtb	r3, r3
 800768c:	461a      	mov	r2, r3
 800768e:	79fb      	ldrb	r3, [r7, #7]
 8007690:	429a      	cmp	r2, r3
 8007692:	d0a0      	beq.n	80075d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800769e:	b480      	push	{r7}
 80076a0:	b095      	sub	sp, #84	@ 0x54
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ae:	e853 3f00 	ldrex	r3, [r3]
 80076b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	461a      	mov	r2, r3
 80076c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80076c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076cc:	e841 2300 	strex	r3, r2, [r1]
 80076d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e6      	bne.n	80076a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3308      	adds	r3, #8
 80076de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	e853 3f00 	ldrex	r3, [r3]
 80076e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	f023 0301 	bic.w	r3, r3, #1
 80076ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	3308      	adds	r3, #8
 80076f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007700:	e841 2300 	strex	r3, r2, [r1]
 8007704:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1e5      	bne.n	80076d8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007710:	2b01      	cmp	r3, #1
 8007712:	d118      	bne.n	8007746 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	60bb      	str	r3, [r7, #8]
   return(result);
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f023 0310 	bic.w	r3, r3, #16
 8007728:	647b      	str	r3, [r7, #68]	@ 0x44
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	461a      	mov	r2, r3
 8007730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007732:	61bb      	str	r3, [r7, #24]
 8007734:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007736:	6979      	ldr	r1, [r7, #20]
 8007738:	69ba      	ldr	r2, [r7, #24]
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	613b      	str	r3, [r7, #16]
   return(result);
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e6      	bne.n	8007714 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2220      	movs	r2, #32
 800774a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800775a:	bf00      	nop
 800775c:	3754      	adds	r7, #84	@ 0x54
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
	...

08007768 <std>:
 8007768:	2300      	movs	r3, #0
 800776a:	b510      	push	{r4, lr}
 800776c:	4604      	mov	r4, r0
 800776e:	e9c0 3300 	strd	r3, r3, [r0]
 8007772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007776:	6083      	str	r3, [r0, #8]
 8007778:	8181      	strh	r1, [r0, #12]
 800777a:	6643      	str	r3, [r0, #100]	@ 0x64
 800777c:	81c2      	strh	r2, [r0, #14]
 800777e:	6183      	str	r3, [r0, #24]
 8007780:	4619      	mov	r1, r3
 8007782:	2208      	movs	r2, #8
 8007784:	305c      	adds	r0, #92	@ 0x5c
 8007786:	f000 f9f9 	bl	8007b7c <memset>
 800778a:	4b0d      	ldr	r3, [pc, #52]	@ (80077c0 <std+0x58>)
 800778c:	6263      	str	r3, [r4, #36]	@ 0x24
 800778e:	4b0d      	ldr	r3, [pc, #52]	@ (80077c4 <std+0x5c>)
 8007790:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007792:	4b0d      	ldr	r3, [pc, #52]	@ (80077c8 <std+0x60>)
 8007794:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007796:	4b0d      	ldr	r3, [pc, #52]	@ (80077cc <std+0x64>)
 8007798:	6323      	str	r3, [r4, #48]	@ 0x30
 800779a:	4b0d      	ldr	r3, [pc, #52]	@ (80077d0 <std+0x68>)
 800779c:	6224      	str	r4, [r4, #32]
 800779e:	429c      	cmp	r4, r3
 80077a0:	d006      	beq.n	80077b0 <std+0x48>
 80077a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077a6:	4294      	cmp	r4, r2
 80077a8:	d002      	beq.n	80077b0 <std+0x48>
 80077aa:	33d0      	adds	r3, #208	@ 0xd0
 80077ac:	429c      	cmp	r4, r3
 80077ae:	d105      	bne.n	80077bc <std+0x54>
 80077b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077b8:	f000 ba6c 	b.w	8007c94 <__retarget_lock_init_recursive>
 80077bc:	bd10      	pop	{r4, pc}
 80077be:	bf00      	nop
 80077c0:	080079cd 	.word	0x080079cd
 80077c4:	080079ef 	.word	0x080079ef
 80077c8:	08007a27 	.word	0x08007a27
 80077cc:	08007a4b 	.word	0x08007a4b
 80077d0:	200006c0 	.word	0x200006c0

080077d4 <stdio_exit_handler>:
 80077d4:	4a02      	ldr	r2, [pc, #8]	@ (80077e0 <stdio_exit_handler+0xc>)
 80077d6:	4903      	ldr	r1, [pc, #12]	@ (80077e4 <stdio_exit_handler+0x10>)
 80077d8:	4803      	ldr	r0, [pc, #12]	@ (80077e8 <stdio_exit_handler+0x14>)
 80077da:	f000 b869 	b.w	80078b0 <_fwalk_sglue>
 80077de:	bf00      	nop
 80077e0:	2000002c 	.word	0x2000002c
 80077e4:	0800854d 	.word	0x0800854d
 80077e8:	2000003c 	.word	0x2000003c

080077ec <cleanup_stdio>:
 80077ec:	6841      	ldr	r1, [r0, #4]
 80077ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007820 <cleanup_stdio+0x34>)
 80077f0:	4299      	cmp	r1, r3
 80077f2:	b510      	push	{r4, lr}
 80077f4:	4604      	mov	r4, r0
 80077f6:	d001      	beq.n	80077fc <cleanup_stdio+0x10>
 80077f8:	f000 fea8 	bl	800854c <_fflush_r>
 80077fc:	68a1      	ldr	r1, [r4, #8]
 80077fe:	4b09      	ldr	r3, [pc, #36]	@ (8007824 <cleanup_stdio+0x38>)
 8007800:	4299      	cmp	r1, r3
 8007802:	d002      	beq.n	800780a <cleanup_stdio+0x1e>
 8007804:	4620      	mov	r0, r4
 8007806:	f000 fea1 	bl	800854c <_fflush_r>
 800780a:	68e1      	ldr	r1, [r4, #12]
 800780c:	4b06      	ldr	r3, [pc, #24]	@ (8007828 <cleanup_stdio+0x3c>)
 800780e:	4299      	cmp	r1, r3
 8007810:	d004      	beq.n	800781c <cleanup_stdio+0x30>
 8007812:	4620      	mov	r0, r4
 8007814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007818:	f000 be98 	b.w	800854c <_fflush_r>
 800781c:	bd10      	pop	{r4, pc}
 800781e:	bf00      	nop
 8007820:	200006c0 	.word	0x200006c0
 8007824:	20000728 	.word	0x20000728
 8007828:	20000790 	.word	0x20000790

0800782c <global_stdio_init.part.0>:
 800782c:	b510      	push	{r4, lr}
 800782e:	4b0b      	ldr	r3, [pc, #44]	@ (800785c <global_stdio_init.part.0+0x30>)
 8007830:	4c0b      	ldr	r4, [pc, #44]	@ (8007860 <global_stdio_init.part.0+0x34>)
 8007832:	4a0c      	ldr	r2, [pc, #48]	@ (8007864 <global_stdio_init.part.0+0x38>)
 8007834:	601a      	str	r2, [r3, #0]
 8007836:	4620      	mov	r0, r4
 8007838:	2200      	movs	r2, #0
 800783a:	2104      	movs	r1, #4
 800783c:	f7ff ff94 	bl	8007768 <std>
 8007840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007844:	2201      	movs	r2, #1
 8007846:	2109      	movs	r1, #9
 8007848:	f7ff ff8e 	bl	8007768 <std>
 800784c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007850:	2202      	movs	r2, #2
 8007852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007856:	2112      	movs	r1, #18
 8007858:	f7ff bf86 	b.w	8007768 <std>
 800785c:	200007f8 	.word	0x200007f8
 8007860:	200006c0 	.word	0x200006c0
 8007864:	080077d5 	.word	0x080077d5

08007868 <__sfp_lock_acquire>:
 8007868:	4801      	ldr	r0, [pc, #4]	@ (8007870 <__sfp_lock_acquire+0x8>)
 800786a:	f000 ba14 	b.w	8007c96 <__retarget_lock_acquire_recursive>
 800786e:	bf00      	nop
 8007870:	20000801 	.word	0x20000801

08007874 <__sfp_lock_release>:
 8007874:	4801      	ldr	r0, [pc, #4]	@ (800787c <__sfp_lock_release+0x8>)
 8007876:	f000 ba0f 	b.w	8007c98 <__retarget_lock_release_recursive>
 800787a:	bf00      	nop
 800787c:	20000801 	.word	0x20000801

08007880 <__sinit>:
 8007880:	b510      	push	{r4, lr}
 8007882:	4604      	mov	r4, r0
 8007884:	f7ff fff0 	bl	8007868 <__sfp_lock_acquire>
 8007888:	6a23      	ldr	r3, [r4, #32]
 800788a:	b11b      	cbz	r3, 8007894 <__sinit+0x14>
 800788c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007890:	f7ff bff0 	b.w	8007874 <__sfp_lock_release>
 8007894:	4b04      	ldr	r3, [pc, #16]	@ (80078a8 <__sinit+0x28>)
 8007896:	6223      	str	r3, [r4, #32]
 8007898:	4b04      	ldr	r3, [pc, #16]	@ (80078ac <__sinit+0x2c>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f5      	bne.n	800788c <__sinit+0xc>
 80078a0:	f7ff ffc4 	bl	800782c <global_stdio_init.part.0>
 80078a4:	e7f2      	b.n	800788c <__sinit+0xc>
 80078a6:	bf00      	nop
 80078a8:	080077ed 	.word	0x080077ed
 80078ac:	200007f8 	.word	0x200007f8

080078b0 <_fwalk_sglue>:
 80078b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b4:	4607      	mov	r7, r0
 80078b6:	4688      	mov	r8, r1
 80078b8:	4614      	mov	r4, r2
 80078ba:	2600      	movs	r6, #0
 80078bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078c0:	f1b9 0901 	subs.w	r9, r9, #1
 80078c4:	d505      	bpl.n	80078d2 <_fwalk_sglue+0x22>
 80078c6:	6824      	ldr	r4, [r4, #0]
 80078c8:	2c00      	cmp	r4, #0
 80078ca:	d1f7      	bne.n	80078bc <_fwalk_sglue+0xc>
 80078cc:	4630      	mov	r0, r6
 80078ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d2:	89ab      	ldrh	r3, [r5, #12]
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d907      	bls.n	80078e8 <_fwalk_sglue+0x38>
 80078d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078dc:	3301      	adds	r3, #1
 80078de:	d003      	beq.n	80078e8 <_fwalk_sglue+0x38>
 80078e0:	4629      	mov	r1, r5
 80078e2:	4638      	mov	r0, r7
 80078e4:	47c0      	blx	r8
 80078e6:	4306      	orrs	r6, r0
 80078e8:	3568      	adds	r5, #104	@ 0x68
 80078ea:	e7e9      	b.n	80078c0 <_fwalk_sglue+0x10>

080078ec <iprintf>:
 80078ec:	b40f      	push	{r0, r1, r2, r3}
 80078ee:	b507      	push	{r0, r1, r2, lr}
 80078f0:	4906      	ldr	r1, [pc, #24]	@ (800790c <iprintf+0x20>)
 80078f2:	ab04      	add	r3, sp, #16
 80078f4:	6808      	ldr	r0, [r1, #0]
 80078f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80078fa:	6881      	ldr	r1, [r0, #8]
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	f000 fafd 	bl	8007efc <_vfiprintf_r>
 8007902:	b003      	add	sp, #12
 8007904:	f85d eb04 	ldr.w	lr, [sp], #4
 8007908:	b004      	add	sp, #16
 800790a:	4770      	bx	lr
 800790c:	20000038 	.word	0x20000038

08007910 <_puts_r>:
 8007910:	6a03      	ldr	r3, [r0, #32]
 8007912:	b570      	push	{r4, r5, r6, lr}
 8007914:	6884      	ldr	r4, [r0, #8]
 8007916:	4605      	mov	r5, r0
 8007918:	460e      	mov	r6, r1
 800791a:	b90b      	cbnz	r3, 8007920 <_puts_r+0x10>
 800791c:	f7ff ffb0 	bl	8007880 <__sinit>
 8007920:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007922:	07db      	lsls	r3, r3, #31
 8007924:	d405      	bmi.n	8007932 <_puts_r+0x22>
 8007926:	89a3      	ldrh	r3, [r4, #12]
 8007928:	0598      	lsls	r0, r3, #22
 800792a:	d402      	bmi.n	8007932 <_puts_r+0x22>
 800792c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800792e:	f000 f9b2 	bl	8007c96 <__retarget_lock_acquire_recursive>
 8007932:	89a3      	ldrh	r3, [r4, #12]
 8007934:	0719      	lsls	r1, r3, #28
 8007936:	d502      	bpl.n	800793e <_puts_r+0x2e>
 8007938:	6923      	ldr	r3, [r4, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d135      	bne.n	80079aa <_puts_r+0x9a>
 800793e:	4621      	mov	r1, r4
 8007940:	4628      	mov	r0, r5
 8007942:	f000 f8c5 	bl	8007ad0 <__swsetup_r>
 8007946:	b380      	cbz	r0, 80079aa <_puts_r+0x9a>
 8007948:	f04f 35ff 	mov.w	r5, #4294967295
 800794c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800794e:	07da      	lsls	r2, r3, #31
 8007950:	d405      	bmi.n	800795e <_puts_r+0x4e>
 8007952:	89a3      	ldrh	r3, [r4, #12]
 8007954:	059b      	lsls	r3, r3, #22
 8007956:	d402      	bmi.n	800795e <_puts_r+0x4e>
 8007958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800795a:	f000 f99d 	bl	8007c98 <__retarget_lock_release_recursive>
 800795e:	4628      	mov	r0, r5
 8007960:	bd70      	pop	{r4, r5, r6, pc}
 8007962:	2b00      	cmp	r3, #0
 8007964:	da04      	bge.n	8007970 <_puts_r+0x60>
 8007966:	69a2      	ldr	r2, [r4, #24]
 8007968:	429a      	cmp	r2, r3
 800796a:	dc17      	bgt.n	800799c <_puts_r+0x8c>
 800796c:	290a      	cmp	r1, #10
 800796e:	d015      	beq.n	800799c <_puts_r+0x8c>
 8007970:	6823      	ldr	r3, [r4, #0]
 8007972:	1c5a      	adds	r2, r3, #1
 8007974:	6022      	str	r2, [r4, #0]
 8007976:	7019      	strb	r1, [r3, #0]
 8007978:	68a3      	ldr	r3, [r4, #8]
 800797a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800797e:	3b01      	subs	r3, #1
 8007980:	60a3      	str	r3, [r4, #8]
 8007982:	2900      	cmp	r1, #0
 8007984:	d1ed      	bne.n	8007962 <_puts_r+0x52>
 8007986:	2b00      	cmp	r3, #0
 8007988:	da11      	bge.n	80079ae <_puts_r+0x9e>
 800798a:	4622      	mov	r2, r4
 800798c:	210a      	movs	r1, #10
 800798e:	4628      	mov	r0, r5
 8007990:	f000 f85f 	bl	8007a52 <__swbuf_r>
 8007994:	3001      	adds	r0, #1
 8007996:	d0d7      	beq.n	8007948 <_puts_r+0x38>
 8007998:	250a      	movs	r5, #10
 800799a:	e7d7      	b.n	800794c <_puts_r+0x3c>
 800799c:	4622      	mov	r2, r4
 800799e:	4628      	mov	r0, r5
 80079a0:	f000 f857 	bl	8007a52 <__swbuf_r>
 80079a4:	3001      	adds	r0, #1
 80079a6:	d1e7      	bne.n	8007978 <_puts_r+0x68>
 80079a8:	e7ce      	b.n	8007948 <_puts_r+0x38>
 80079aa:	3e01      	subs	r6, #1
 80079ac:	e7e4      	b.n	8007978 <_puts_r+0x68>
 80079ae:	6823      	ldr	r3, [r4, #0]
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	6022      	str	r2, [r4, #0]
 80079b4:	220a      	movs	r2, #10
 80079b6:	701a      	strb	r2, [r3, #0]
 80079b8:	e7ee      	b.n	8007998 <_puts_r+0x88>
	...

080079bc <puts>:
 80079bc:	4b02      	ldr	r3, [pc, #8]	@ (80079c8 <puts+0xc>)
 80079be:	4601      	mov	r1, r0
 80079c0:	6818      	ldr	r0, [r3, #0]
 80079c2:	f7ff bfa5 	b.w	8007910 <_puts_r>
 80079c6:	bf00      	nop
 80079c8:	20000038 	.word	0x20000038

080079cc <__sread>:
 80079cc:	b510      	push	{r4, lr}
 80079ce:	460c      	mov	r4, r1
 80079d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079d4:	f000 f910 	bl	8007bf8 <_read_r>
 80079d8:	2800      	cmp	r0, #0
 80079da:	bfab      	itete	ge
 80079dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80079de:	89a3      	ldrhlt	r3, [r4, #12]
 80079e0:	181b      	addge	r3, r3, r0
 80079e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80079e6:	bfac      	ite	ge
 80079e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80079ea:	81a3      	strhlt	r3, [r4, #12]
 80079ec:	bd10      	pop	{r4, pc}

080079ee <__swrite>:
 80079ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079f2:	461f      	mov	r7, r3
 80079f4:	898b      	ldrh	r3, [r1, #12]
 80079f6:	05db      	lsls	r3, r3, #23
 80079f8:	4605      	mov	r5, r0
 80079fa:	460c      	mov	r4, r1
 80079fc:	4616      	mov	r6, r2
 80079fe:	d505      	bpl.n	8007a0c <__swrite+0x1e>
 8007a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a04:	2302      	movs	r3, #2
 8007a06:	2200      	movs	r2, #0
 8007a08:	f000 f8e4 	bl	8007bd4 <_lseek_r>
 8007a0c:	89a3      	ldrh	r3, [r4, #12]
 8007a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a16:	81a3      	strh	r3, [r4, #12]
 8007a18:	4632      	mov	r2, r6
 8007a1a:	463b      	mov	r3, r7
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a22:	f000 b8fb 	b.w	8007c1c <_write_r>

08007a26 <__sseek>:
 8007a26:	b510      	push	{r4, lr}
 8007a28:	460c      	mov	r4, r1
 8007a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a2e:	f000 f8d1 	bl	8007bd4 <_lseek_r>
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	bf15      	itete	ne
 8007a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a42:	81a3      	strheq	r3, [r4, #12]
 8007a44:	bf18      	it	ne
 8007a46:	81a3      	strhne	r3, [r4, #12]
 8007a48:	bd10      	pop	{r4, pc}

08007a4a <__sclose>:
 8007a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a4e:	f000 b8b1 	b.w	8007bb4 <_close_r>

08007a52 <__swbuf_r>:
 8007a52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a54:	460e      	mov	r6, r1
 8007a56:	4614      	mov	r4, r2
 8007a58:	4605      	mov	r5, r0
 8007a5a:	b118      	cbz	r0, 8007a64 <__swbuf_r+0x12>
 8007a5c:	6a03      	ldr	r3, [r0, #32]
 8007a5e:	b90b      	cbnz	r3, 8007a64 <__swbuf_r+0x12>
 8007a60:	f7ff ff0e 	bl	8007880 <__sinit>
 8007a64:	69a3      	ldr	r3, [r4, #24]
 8007a66:	60a3      	str	r3, [r4, #8]
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	071a      	lsls	r2, r3, #28
 8007a6c:	d501      	bpl.n	8007a72 <__swbuf_r+0x20>
 8007a6e:	6923      	ldr	r3, [r4, #16]
 8007a70:	b943      	cbnz	r3, 8007a84 <__swbuf_r+0x32>
 8007a72:	4621      	mov	r1, r4
 8007a74:	4628      	mov	r0, r5
 8007a76:	f000 f82b 	bl	8007ad0 <__swsetup_r>
 8007a7a:	b118      	cbz	r0, 8007a84 <__swbuf_r+0x32>
 8007a7c:	f04f 37ff 	mov.w	r7, #4294967295
 8007a80:	4638      	mov	r0, r7
 8007a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	6922      	ldr	r2, [r4, #16]
 8007a88:	1a98      	subs	r0, r3, r2
 8007a8a:	6963      	ldr	r3, [r4, #20]
 8007a8c:	b2f6      	uxtb	r6, r6
 8007a8e:	4283      	cmp	r3, r0
 8007a90:	4637      	mov	r7, r6
 8007a92:	dc05      	bgt.n	8007aa0 <__swbuf_r+0x4e>
 8007a94:	4621      	mov	r1, r4
 8007a96:	4628      	mov	r0, r5
 8007a98:	f000 fd58 	bl	800854c <_fflush_r>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	d1ed      	bne.n	8007a7c <__swbuf_r+0x2a>
 8007aa0:	68a3      	ldr	r3, [r4, #8]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	60a3      	str	r3, [r4, #8]
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	1c5a      	adds	r2, r3, #1
 8007aaa:	6022      	str	r2, [r4, #0]
 8007aac:	701e      	strb	r6, [r3, #0]
 8007aae:	6962      	ldr	r2, [r4, #20]
 8007ab0:	1c43      	adds	r3, r0, #1
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d004      	beq.n	8007ac0 <__swbuf_r+0x6e>
 8007ab6:	89a3      	ldrh	r3, [r4, #12]
 8007ab8:	07db      	lsls	r3, r3, #31
 8007aba:	d5e1      	bpl.n	8007a80 <__swbuf_r+0x2e>
 8007abc:	2e0a      	cmp	r6, #10
 8007abe:	d1df      	bne.n	8007a80 <__swbuf_r+0x2e>
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	f000 fd42 	bl	800854c <_fflush_r>
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	d0d9      	beq.n	8007a80 <__swbuf_r+0x2e>
 8007acc:	e7d6      	b.n	8007a7c <__swbuf_r+0x2a>
	...

08007ad0 <__swsetup_r>:
 8007ad0:	b538      	push	{r3, r4, r5, lr}
 8007ad2:	4b29      	ldr	r3, [pc, #164]	@ (8007b78 <__swsetup_r+0xa8>)
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	6818      	ldr	r0, [r3, #0]
 8007ad8:	460c      	mov	r4, r1
 8007ada:	b118      	cbz	r0, 8007ae4 <__swsetup_r+0x14>
 8007adc:	6a03      	ldr	r3, [r0, #32]
 8007ade:	b90b      	cbnz	r3, 8007ae4 <__swsetup_r+0x14>
 8007ae0:	f7ff fece 	bl	8007880 <__sinit>
 8007ae4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ae8:	0719      	lsls	r1, r3, #28
 8007aea:	d422      	bmi.n	8007b32 <__swsetup_r+0x62>
 8007aec:	06da      	lsls	r2, r3, #27
 8007aee:	d407      	bmi.n	8007b00 <__swsetup_r+0x30>
 8007af0:	2209      	movs	r2, #9
 8007af2:	602a      	str	r2, [r5, #0]
 8007af4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007af8:	81a3      	strh	r3, [r4, #12]
 8007afa:	f04f 30ff 	mov.w	r0, #4294967295
 8007afe:	e033      	b.n	8007b68 <__swsetup_r+0x98>
 8007b00:	0758      	lsls	r0, r3, #29
 8007b02:	d512      	bpl.n	8007b2a <__swsetup_r+0x5a>
 8007b04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b06:	b141      	cbz	r1, 8007b1a <__swsetup_r+0x4a>
 8007b08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b0c:	4299      	cmp	r1, r3
 8007b0e:	d002      	beq.n	8007b16 <__swsetup_r+0x46>
 8007b10:	4628      	mov	r0, r5
 8007b12:	f000 f8d1 	bl	8007cb8 <_free_r>
 8007b16:	2300      	movs	r3, #0
 8007b18:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b1a:	89a3      	ldrh	r3, [r4, #12]
 8007b1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b20:	81a3      	strh	r3, [r4, #12]
 8007b22:	2300      	movs	r3, #0
 8007b24:	6063      	str	r3, [r4, #4]
 8007b26:	6923      	ldr	r3, [r4, #16]
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	89a3      	ldrh	r3, [r4, #12]
 8007b2c:	f043 0308 	orr.w	r3, r3, #8
 8007b30:	81a3      	strh	r3, [r4, #12]
 8007b32:	6923      	ldr	r3, [r4, #16]
 8007b34:	b94b      	cbnz	r3, 8007b4a <__swsetup_r+0x7a>
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b40:	d003      	beq.n	8007b4a <__swsetup_r+0x7a>
 8007b42:	4621      	mov	r1, r4
 8007b44:	4628      	mov	r0, r5
 8007b46:	f000 fd4f 	bl	80085e8 <__smakebuf_r>
 8007b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b4e:	f013 0201 	ands.w	r2, r3, #1
 8007b52:	d00a      	beq.n	8007b6a <__swsetup_r+0x9a>
 8007b54:	2200      	movs	r2, #0
 8007b56:	60a2      	str	r2, [r4, #8]
 8007b58:	6962      	ldr	r2, [r4, #20]
 8007b5a:	4252      	negs	r2, r2
 8007b5c:	61a2      	str	r2, [r4, #24]
 8007b5e:	6922      	ldr	r2, [r4, #16]
 8007b60:	b942      	cbnz	r2, 8007b74 <__swsetup_r+0xa4>
 8007b62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b66:	d1c5      	bne.n	8007af4 <__swsetup_r+0x24>
 8007b68:	bd38      	pop	{r3, r4, r5, pc}
 8007b6a:	0799      	lsls	r1, r3, #30
 8007b6c:	bf58      	it	pl
 8007b6e:	6962      	ldrpl	r2, [r4, #20]
 8007b70:	60a2      	str	r2, [r4, #8]
 8007b72:	e7f4      	b.n	8007b5e <__swsetup_r+0x8e>
 8007b74:	2000      	movs	r0, #0
 8007b76:	e7f7      	b.n	8007b68 <__swsetup_r+0x98>
 8007b78:	20000038 	.word	0x20000038

08007b7c <memset>:
 8007b7c:	4402      	add	r2, r0
 8007b7e:	4603      	mov	r3, r0
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d100      	bne.n	8007b86 <memset+0xa>
 8007b84:	4770      	bx	lr
 8007b86:	f803 1b01 	strb.w	r1, [r3], #1
 8007b8a:	e7f9      	b.n	8007b80 <memset+0x4>

08007b8c <strncpy>:
 8007b8c:	b510      	push	{r4, lr}
 8007b8e:	3901      	subs	r1, #1
 8007b90:	4603      	mov	r3, r0
 8007b92:	b132      	cbz	r2, 8007ba2 <strncpy+0x16>
 8007b94:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b98:	f803 4b01 	strb.w	r4, [r3], #1
 8007b9c:	3a01      	subs	r2, #1
 8007b9e:	2c00      	cmp	r4, #0
 8007ba0:	d1f7      	bne.n	8007b92 <strncpy+0x6>
 8007ba2:	441a      	add	r2, r3
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d100      	bne.n	8007bac <strncpy+0x20>
 8007baa:	bd10      	pop	{r4, pc}
 8007bac:	f803 1b01 	strb.w	r1, [r3], #1
 8007bb0:	e7f9      	b.n	8007ba6 <strncpy+0x1a>
	...

08007bb4 <_close_r>:
 8007bb4:	b538      	push	{r3, r4, r5, lr}
 8007bb6:	4d06      	ldr	r5, [pc, #24]	@ (8007bd0 <_close_r+0x1c>)
 8007bb8:	2300      	movs	r3, #0
 8007bba:	4604      	mov	r4, r0
 8007bbc:	4608      	mov	r0, r1
 8007bbe:	602b      	str	r3, [r5, #0]
 8007bc0:	f7fb fc3b 	bl	800343a <_close>
 8007bc4:	1c43      	adds	r3, r0, #1
 8007bc6:	d102      	bne.n	8007bce <_close_r+0x1a>
 8007bc8:	682b      	ldr	r3, [r5, #0]
 8007bca:	b103      	cbz	r3, 8007bce <_close_r+0x1a>
 8007bcc:	6023      	str	r3, [r4, #0]
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	200007fc 	.word	0x200007fc

08007bd4 <_lseek_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d07      	ldr	r5, [pc, #28]	@ (8007bf4 <_lseek_r+0x20>)
 8007bd8:	4604      	mov	r4, r0
 8007bda:	4608      	mov	r0, r1
 8007bdc:	4611      	mov	r1, r2
 8007bde:	2200      	movs	r2, #0
 8007be0:	602a      	str	r2, [r5, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	f7fb fc50 	bl	8003488 <_lseek>
 8007be8:	1c43      	adds	r3, r0, #1
 8007bea:	d102      	bne.n	8007bf2 <_lseek_r+0x1e>
 8007bec:	682b      	ldr	r3, [r5, #0]
 8007bee:	b103      	cbz	r3, 8007bf2 <_lseek_r+0x1e>
 8007bf0:	6023      	str	r3, [r4, #0]
 8007bf2:	bd38      	pop	{r3, r4, r5, pc}
 8007bf4:	200007fc 	.word	0x200007fc

08007bf8 <_read_r>:
 8007bf8:	b538      	push	{r3, r4, r5, lr}
 8007bfa:	4d07      	ldr	r5, [pc, #28]	@ (8007c18 <_read_r+0x20>)
 8007bfc:	4604      	mov	r4, r0
 8007bfe:	4608      	mov	r0, r1
 8007c00:	4611      	mov	r1, r2
 8007c02:	2200      	movs	r2, #0
 8007c04:	602a      	str	r2, [r5, #0]
 8007c06:	461a      	mov	r2, r3
 8007c08:	f7fb fbde 	bl	80033c8 <_read>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d102      	bne.n	8007c16 <_read_r+0x1e>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	b103      	cbz	r3, 8007c16 <_read_r+0x1e>
 8007c14:	6023      	str	r3, [r4, #0]
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
 8007c18:	200007fc 	.word	0x200007fc

08007c1c <_write_r>:
 8007c1c:	b538      	push	{r3, r4, r5, lr}
 8007c1e:	4d07      	ldr	r5, [pc, #28]	@ (8007c3c <_write_r+0x20>)
 8007c20:	4604      	mov	r4, r0
 8007c22:	4608      	mov	r0, r1
 8007c24:	4611      	mov	r1, r2
 8007c26:	2200      	movs	r2, #0
 8007c28:	602a      	str	r2, [r5, #0]
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	f7fb fbe9 	bl	8003402 <_write>
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	d102      	bne.n	8007c3a <_write_r+0x1e>
 8007c34:	682b      	ldr	r3, [r5, #0]
 8007c36:	b103      	cbz	r3, 8007c3a <_write_r+0x1e>
 8007c38:	6023      	str	r3, [r4, #0]
 8007c3a:	bd38      	pop	{r3, r4, r5, pc}
 8007c3c:	200007fc 	.word	0x200007fc

08007c40 <__errno>:
 8007c40:	4b01      	ldr	r3, [pc, #4]	@ (8007c48 <__errno+0x8>)
 8007c42:	6818      	ldr	r0, [r3, #0]
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	20000038 	.word	0x20000038

08007c4c <__libc_init_array>:
 8007c4c:	b570      	push	{r4, r5, r6, lr}
 8007c4e:	4d0d      	ldr	r5, [pc, #52]	@ (8007c84 <__libc_init_array+0x38>)
 8007c50:	4c0d      	ldr	r4, [pc, #52]	@ (8007c88 <__libc_init_array+0x3c>)
 8007c52:	1b64      	subs	r4, r4, r5
 8007c54:	10a4      	asrs	r4, r4, #2
 8007c56:	2600      	movs	r6, #0
 8007c58:	42a6      	cmp	r6, r4
 8007c5a:	d109      	bne.n	8007c70 <__libc_init_array+0x24>
 8007c5c:	4d0b      	ldr	r5, [pc, #44]	@ (8007c8c <__libc_init_array+0x40>)
 8007c5e:	4c0c      	ldr	r4, [pc, #48]	@ (8007c90 <__libc_init_array+0x44>)
 8007c60:	f000 fd30 	bl	80086c4 <_init>
 8007c64:	1b64      	subs	r4, r4, r5
 8007c66:	10a4      	asrs	r4, r4, #2
 8007c68:	2600      	movs	r6, #0
 8007c6a:	42a6      	cmp	r6, r4
 8007c6c:	d105      	bne.n	8007c7a <__libc_init_array+0x2e>
 8007c6e:	bd70      	pop	{r4, r5, r6, pc}
 8007c70:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c74:	4798      	blx	r3
 8007c76:	3601      	adds	r6, #1
 8007c78:	e7ee      	b.n	8007c58 <__libc_init_array+0xc>
 8007c7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c7e:	4798      	blx	r3
 8007c80:	3601      	adds	r6, #1
 8007c82:	e7f2      	b.n	8007c6a <__libc_init_array+0x1e>
 8007c84:	0800881c 	.word	0x0800881c
 8007c88:	0800881c 	.word	0x0800881c
 8007c8c:	0800881c 	.word	0x0800881c
 8007c90:	08008820 	.word	0x08008820

08007c94 <__retarget_lock_init_recursive>:
 8007c94:	4770      	bx	lr

08007c96 <__retarget_lock_acquire_recursive>:
 8007c96:	4770      	bx	lr

08007c98 <__retarget_lock_release_recursive>:
 8007c98:	4770      	bx	lr

08007c9a <memcpy>:
 8007c9a:	440a      	add	r2, r1
 8007c9c:	4291      	cmp	r1, r2
 8007c9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ca2:	d100      	bne.n	8007ca6 <memcpy+0xc>
 8007ca4:	4770      	bx	lr
 8007ca6:	b510      	push	{r4, lr}
 8007ca8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cb0:	4291      	cmp	r1, r2
 8007cb2:	d1f9      	bne.n	8007ca8 <memcpy+0xe>
 8007cb4:	bd10      	pop	{r4, pc}
	...

08007cb8 <_free_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4605      	mov	r5, r0
 8007cbc:	2900      	cmp	r1, #0
 8007cbe:	d041      	beq.n	8007d44 <_free_r+0x8c>
 8007cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cc4:	1f0c      	subs	r4, r1, #4
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	bfb8      	it	lt
 8007cca:	18e4      	addlt	r4, r4, r3
 8007ccc:	f000 f8e0 	bl	8007e90 <__malloc_lock>
 8007cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d48 <_free_r+0x90>)
 8007cd2:	6813      	ldr	r3, [r2, #0]
 8007cd4:	b933      	cbnz	r3, 8007ce4 <_free_r+0x2c>
 8007cd6:	6063      	str	r3, [r4, #4]
 8007cd8:	6014      	str	r4, [r2, #0]
 8007cda:	4628      	mov	r0, r5
 8007cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ce0:	f000 b8dc 	b.w	8007e9c <__malloc_unlock>
 8007ce4:	42a3      	cmp	r3, r4
 8007ce6:	d908      	bls.n	8007cfa <_free_r+0x42>
 8007ce8:	6820      	ldr	r0, [r4, #0]
 8007cea:	1821      	adds	r1, r4, r0
 8007cec:	428b      	cmp	r3, r1
 8007cee:	bf01      	itttt	eq
 8007cf0:	6819      	ldreq	r1, [r3, #0]
 8007cf2:	685b      	ldreq	r3, [r3, #4]
 8007cf4:	1809      	addeq	r1, r1, r0
 8007cf6:	6021      	streq	r1, [r4, #0]
 8007cf8:	e7ed      	b.n	8007cd6 <_free_r+0x1e>
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	b10b      	cbz	r3, 8007d04 <_free_r+0x4c>
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	d9fa      	bls.n	8007cfa <_free_r+0x42>
 8007d04:	6811      	ldr	r1, [r2, #0]
 8007d06:	1850      	adds	r0, r2, r1
 8007d08:	42a0      	cmp	r0, r4
 8007d0a:	d10b      	bne.n	8007d24 <_free_r+0x6c>
 8007d0c:	6820      	ldr	r0, [r4, #0]
 8007d0e:	4401      	add	r1, r0
 8007d10:	1850      	adds	r0, r2, r1
 8007d12:	4283      	cmp	r3, r0
 8007d14:	6011      	str	r1, [r2, #0]
 8007d16:	d1e0      	bne.n	8007cda <_free_r+0x22>
 8007d18:	6818      	ldr	r0, [r3, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	6053      	str	r3, [r2, #4]
 8007d1e:	4408      	add	r0, r1
 8007d20:	6010      	str	r0, [r2, #0]
 8007d22:	e7da      	b.n	8007cda <_free_r+0x22>
 8007d24:	d902      	bls.n	8007d2c <_free_r+0x74>
 8007d26:	230c      	movs	r3, #12
 8007d28:	602b      	str	r3, [r5, #0]
 8007d2a:	e7d6      	b.n	8007cda <_free_r+0x22>
 8007d2c:	6820      	ldr	r0, [r4, #0]
 8007d2e:	1821      	adds	r1, r4, r0
 8007d30:	428b      	cmp	r3, r1
 8007d32:	bf04      	itt	eq
 8007d34:	6819      	ldreq	r1, [r3, #0]
 8007d36:	685b      	ldreq	r3, [r3, #4]
 8007d38:	6063      	str	r3, [r4, #4]
 8007d3a:	bf04      	itt	eq
 8007d3c:	1809      	addeq	r1, r1, r0
 8007d3e:	6021      	streq	r1, [r4, #0]
 8007d40:	6054      	str	r4, [r2, #4]
 8007d42:	e7ca      	b.n	8007cda <_free_r+0x22>
 8007d44:	bd38      	pop	{r3, r4, r5, pc}
 8007d46:	bf00      	nop
 8007d48:	20000808 	.word	0x20000808

08007d4c <sbrk_aligned>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	4e0f      	ldr	r6, [pc, #60]	@ (8007d8c <sbrk_aligned+0x40>)
 8007d50:	460c      	mov	r4, r1
 8007d52:	6831      	ldr	r1, [r6, #0]
 8007d54:	4605      	mov	r5, r0
 8007d56:	b911      	cbnz	r1, 8007d5e <sbrk_aligned+0x12>
 8007d58:	f000 fca4 	bl	80086a4 <_sbrk_r>
 8007d5c:	6030      	str	r0, [r6, #0]
 8007d5e:	4621      	mov	r1, r4
 8007d60:	4628      	mov	r0, r5
 8007d62:	f000 fc9f 	bl	80086a4 <_sbrk_r>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	d103      	bne.n	8007d72 <sbrk_aligned+0x26>
 8007d6a:	f04f 34ff 	mov.w	r4, #4294967295
 8007d6e:	4620      	mov	r0, r4
 8007d70:	bd70      	pop	{r4, r5, r6, pc}
 8007d72:	1cc4      	adds	r4, r0, #3
 8007d74:	f024 0403 	bic.w	r4, r4, #3
 8007d78:	42a0      	cmp	r0, r4
 8007d7a:	d0f8      	beq.n	8007d6e <sbrk_aligned+0x22>
 8007d7c:	1a21      	subs	r1, r4, r0
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f000 fc90 	bl	80086a4 <_sbrk_r>
 8007d84:	3001      	adds	r0, #1
 8007d86:	d1f2      	bne.n	8007d6e <sbrk_aligned+0x22>
 8007d88:	e7ef      	b.n	8007d6a <sbrk_aligned+0x1e>
 8007d8a:	bf00      	nop
 8007d8c:	20000804 	.word	0x20000804

08007d90 <_malloc_r>:
 8007d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d94:	1ccd      	adds	r5, r1, #3
 8007d96:	f025 0503 	bic.w	r5, r5, #3
 8007d9a:	3508      	adds	r5, #8
 8007d9c:	2d0c      	cmp	r5, #12
 8007d9e:	bf38      	it	cc
 8007da0:	250c      	movcc	r5, #12
 8007da2:	2d00      	cmp	r5, #0
 8007da4:	4606      	mov	r6, r0
 8007da6:	db01      	blt.n	8007dac <_malloc_r+0x1c>
 8007da8:	42a9      	cmp	r1, r5
 8007daa:	d904      	bls.n	8007db6 <_malloc_r+0x26>
 8007dac:	230c      	movs	r3, #12
 8007dae:	6033      	str	r3, [r6, #0]
 8007db0:	2000      	movs	r0, #0
 8007db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007db6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e8c <_malloc_r+0xfc>
 8007dba:	f000 f869 	bl	8007e90 <__malloc_lock>
 8007dbe:	f8d8 3000 	ldr.w	r3, [r8]
 8007dc2:	461c      	mov	r4, r3
 8007dc4:	bb44      	cbnz	r4, 8007e18 <_malloc_r+0x88>
 8007dc6:	4629      	mov	r1, r5
 8007dc8:	4630      	mov	r0, r6
 8007dca:	f7ff ffbf 	bl	8007d4c <sbrk_aligned>
 8007dce:	1c43      	adds	r3, r0, #1
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	d158      	bne.n	8007e86 <_malloc_r+0xf6>
 8007dd4:	f8d8 4000 	ldr.w	r4, [r8]
 8007dd8:	4627      	mov	r7, r4
 8007dda:	2f00      	cmp	r7, #0
 8007ddc:	d143      	bne.n	8007e66 <_malloc_r+0xd6>
 8007dde:	2c00      	cmp	r4, #0
 8007de0:	d04b      	beq.n	8007e7a <_malloc_r+0xea>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	4639      	mov	r1, r7
 8007de6:	4630      	mov	r0, r6
 8007de8:	eb04 0903 	add.w	r9, r4, r3
 8007dec:	f000 fc5a 	bl	80086a4 <_sbrk_r>
 8007df0:	4581      	cmp	r9, r0
 8007df2:	d142      	bne.n	8007e7a <_malloc_r+0xea>
 8007df4:	6821      	ldr	r1, [r4, #0]
 8007df6:	1a6d      	subs	r5, r5, r1
 8007df8:	4629      	mov	r1, r5
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	f7ff ffa6 	bl	8007d4c <sbrk_aligned>
 8007e00:	3001      	adds	r0, #1
 8007e02:	d03a      	beq.n	8007e7a <_malloc_r+0xea>
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	442b      	add	r3, r5
 8007e08:	6023      	str	r3, [r4, #0]
 8007e0a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	bb62      	cbnz	r2, 8007e6c <_malloc_r+0xdc>
 8007e12:	f8c8 7000 	str.w	r7, [r8]
 8007e16:	e00f      	b.n	8007e38 <_malloc_r+0xa8>
 8007e18:	6822      	ldr	r2, [r4, #0]
 8007e1a:	1b52      	subs	r2, r2, r5
 8007e1c:	d420      	bmi.n	8007e60 <_malloc_r+0xd0>
 8007e1e:	2a0b      	cmp	r2, #11
 8007e20:	d917      	bls.n	8007e52 <_malloc_r+0xc2>
 8007e22:	1961      	adds	r1, r4, r5
 8007e24:	42a3      	cmp	r3, r4
 8007e26:	6025      	str	r5, [r4, #0]
 8007e28:	bf18      	it	ne
 8007e2a:	6059      	strne	r1, [r3, #4]
 8007e2c:	6863      	ldr	r3, [r4, #4]
 8007e2e:	bf08      	it	eq
 8007e30:	f8c8 1000 	streq.w	r1, [r8]
 8007e34:	5162      	str	r2, [r4, r5]
 8007e36:	604b      	str	r3, [r1, #4]
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f000 f82f 	bl	8007e9c <__malloc_unlock>
 8007e3e:	f104 000b 	add.w	r0, r4, #11
 8007e42:	1d23      	adds	r3, r4, #4
 8007e44:	f020 0007 	bic.w	r0, r0, #7
 8007e48:	1ac2      	subs	r2, r0, r3
 8007e4a:	bf1c      	itt	ne
 8007e4c:	1a1b      	subne	r3, r3, r0
 8007e4e:	50a3      	strne	r3, [r4, r2]
 8007e50:	e7af      	b.n	8007db2 <_malloc_r+0x22>
 8007e52:	6862      	ldr	r2, [r4, #4]
 8007e54:	42a3      	cmp	r3, r4
 8007e56:	bf0c      	ite	eq
 8007e58:	f8c8 2000 	streq.w	r2, [r8]
 8007e5c:	605a      	strne	r2, [r3, #4]
 8007e5e:	e7eb      	b.n	8007e38 <_malloc_r+0xa8>
 8007e60:	4623      	mov	r3, r4
 8007e62:	6864      	ldr	r4, [r4, #4]
 8007e64:	e7ae      	b.n	8007dc4 <_malloc_r+0x34>
 8007e66:	463c      	mov	r4, r7
 8007e68:	687f      	ldr	r7, [r7, #4]
 8007e6a:	e7b6      	b.n	8007dda <_malloc_r+0x4a>
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	42a3      	cmp	r3, r4
 8007e72:	d1fb      	bne.n	8007e6c <_malloc_r+0xdc>
 8007e74:	2300      	movs	r3, #0
 8007e76:	6053      	str	r3, [r2, #4]
 8007e78:	e7de      	b.n	8007e38 <_malloc_r+0xa8>
 8007e7a:	230c      	movs	r3, #12
 8007e7c:	6033      	str	r3, [r6, #0]
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f000 f80c 	bl	8007e9c <__malloc_unlock>
 8007e84:	e794      	b.n	8007db0 <_malloc_r+0x20>
 8007e86:	6005      	str	r5, [r0, #0]
 8007e88:	e7d6      	b.n	8007e38 <_malloc_r+0xa8>
 8007e8a:	bf00      	nop
 8007e8c:	20000808 	.word	0x20000808

08007e90 <__malloc_lock>:
 8007e90:	4801      	ldr	r0, [pc, #4]	@ (8007e98 <__malloc_lock+0x8>)
 8007e92:	f7ff bf00 	b.w	8007c96 <__retarget_lock_acquire_recursive>
 8007e96:	bf00      	nop
 8007e98:	20000800 	.word	0x20000800

08007e9c <__malloc_unlock>:
 8007e9c:	4801      	ldr	r0, [pc, #4]	@ (8007ea4 <__malloc_unlock+0x8>)
 8007e9e:	f7ff befb 	b.w	8007c98 <__retarget_lock_release_recursive>
 8007ea2:	bf00      	nop
 8007ea4:	20000800 	.word	0x20000800

08007ea8 <__sfputc_r>:
 8007ea8:	6893      	ldr	r3, [r2, #8]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	b410      	push	{r4}
 8007eb0:	6093      	str	r3, [r2, #8]
 8007eb2:	da08      	bge.n	8007ec6 <__sfputc_r+0x1e>
 8007eb4:	6994      	ldr	r4, [r2, #24]
 8007eb6:	42a3      	cmp	r3, r4
 8007eb8:	db01      	blt.n	8007ebe <__sfputc_r+0x16>
 8007eba:	290a      	cmp	r1, #10
 8007ebc:	d103      	bne.n	8007ec6 <__sfputc_r+0x1e>
 8007ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ec2:	f7ff bdc6 	b.w	8007a52 <__swbuf_r>
 8007ec6:	6813      	ldr	r3, [r2, #0]
 8007ec8:	1c58      	adds	r0, r3, #1
 8007eca:	6010      	str	r0, [r2, #0]
 8007ecc:	7019      	strb	r1, [r3, #0]
 8007ece:	4608      	mov	r0, r1
 8007ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ed4:	4770      	bx	lr

08007ed6 <__sfputs_r>:
 8007ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ed8:	4606      	mov	r6, r0
 8007eda:	460f      	mov	r7, r1
 8007edc:	4614      	mov	r4, r2
 8007ede:	18d5      	adds	r5, r2, r3
 8007ee0:	42ac      	cmp	r4, r5
 8007ee2:	d101      	bne.n	8007ee8 <__sfputs_r+0x12>
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	e007      	b.n	8007ef8 <__sfputs_r+0x22>
 8007ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eec:	463a      	mov	r2, r7
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f7ff ffda 	bl	8007ea8 <__sfputc_r>
 8007ef4:	1c43      	adds	r3, r0, #1
 8007ef6:	d1f3      	bne.n	8007ee0 <__sfputs_r+0xa>
 8007ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007efc <_vfiprintf_r>:
 8007efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f00:	460d      	mov	r5, r1
 8007f02:	b09d      	sub	sp, #116	@ 0x74
 8007f04:	4614      	mov	r4, r2
 8007f06:	4698      	mov	r8, r3
 8007f08:	4606      	mov	r6, r0
 8007f0a:	b118      	cbz	r0, 8007f14 <_vfiprintf_r+0x18>
 8007f0c:	6a03      	ldr	r3, [r0, #32]
 8007f0e:	b90b      	cbnz	r3, 8007f14 <_vfiprintf_r+0x18>
 8007f10:	f7ff fcb6 	bl	8007880 <__sinit>
 8007f14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f16:	07d9      	lsls	r1, r3, #31
 8007f18:	d405      	bmi.n	8007f26 <_vfiprintf_r+0x2a>
 8007f1a:	89ab      	ldrh	r3, [r5, #12]
 8007f1c:	059a      	lsls	r2, r3, #22
 8007f1e:	d402      	bmi.n	8007f26 <_vfiprintf_r+0x2a>
 8007f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f22:	f7ff feb8 	bl	8007c96 <__retarget_lock_acquire_recursive>
 8007f26:	89ab      	ldrh	r3, [r5, #12]
 8007f28:	071b      	lsls	r3, r3, #28
 8007f2a:	d501      	bpl.n	8007f30 <_vfiprintf_r+0x34>
 8007f2c:	692b      	ldr	r3, [r5, #16]
 8007f2e:	b99b      	cbnz	r3, 8007f58 <_vfiprintf_r+0x5c>
 8007f30:	4629      	mov	r1, r5
 8007f32:	4630      	mov	r0, r6
 8007f34:	f7ff fdcc 	bl	8007ad0 <__swsetup_r>
 8007f38:	b170      	cbz	r0, 8007f58 <_vfiprintf_r+0x5c>
 8007f3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f3c:	07dc      	lsls	r4, r3, #31
 8007f3e:	d504      	bpl.n	8007f4a <_vfiprintf_r+0x4e>
 8007f40:	f04f 30ff 	mov.w	r0, #4294967295
 8007f44:	b01d      	add	sp, #116	@ 0x74
 8007f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f4a:	89ab      	ldrh	r3, [r5, #12]
 8007f4c:	0598      	lsls	r0, r3, #22
 8007f4e:	d4f7      	bmi.n	8007f40 <_vfiprintf_r+0x44>
 8007f50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f52:	f7ff fea1 	bl	8007c98 <__retarget_lock_release_recursive>
 8007f56:	e7f3      	b.n	8007f40 <_vfiprintf_r+0x44>
 8007f58:	2300      	movs	r3, #0
 8007f5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f5c:	2320      	movs	r3, #32
 8007f5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f62:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f66:	2330      	movs	r3, #48	@ 0x30
 8007f68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008118 <_vfiprintf_r+0x21c>
 8007f6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f70:	f04f 0901 	mov.w	r9, #1
 8007f74:	4623      	mov	r3, r4
 8007f76:	469a      	mov	sl, r3
 8007f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f7c:	b10a      	cbz	r2, 8007f82 <_vfiprintf_r+0x86>
 8007f7e:	2a25      	cmp	r2, #37	@ 0x25
 8007f80:	d1f9      	bne.n	8007f76 <_vfiprintf_r+0x7a>
 8007f82:	ebba 0b04 	subs.w	fp, sl, r4
 8007f86:	d00b      	beq.n	8007fa0 <_vfiprintf_r+0xa4>
 8007f88:	465b      	mov	r3, fp
 8007f8a:	4622      	mov	r2, r4
 8007f8c:	4629      	mov	r1, r5
 8007f8e:	4630      	mov	r0, r6
 8007f90:	f7ff ffa1 	bl	8007ed6 <__sfputs_r>
 8007f94:	3001      	adds	r0, #1
 8007f96:	f000 80a7 	beq.w	80080e8 <_vfiprintf_r+0x1ec>
 8007f9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f9c:	445a      	add	r2, fp
 8007f9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 809f 	beq.w	80080e8 <_vfiprintf_r+0x1ec>
 8007faa:	2300      	movs	r3, #0
 8007fac:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fb4:	f10a 0a01 	add.w	sl, sl, #1
 8007fb8:	9304      	str	r3, [sp, #16]
 8007fba:	9307      	str	r3, [sp, #28]
 8007fbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007fc0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007fc2:	4654      	mov	r4, sl
 8007fc4:	2205      	movs	r2, #5
 8007fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fca:	4853      	ldr	r0, [pc, #332]	@ (8008118 <_vfiprintf_r+0x21c>)
 8007fcc:	f7f8 f908 	bl	80001e0 <memchr>
 8007fd0:	9a04      	ldr	r2, [sp, #16]
 8007fd2:	b9d8      	cbnz	r0, 800800c <_vfiprintf_r+0x110>
 8007fd4:	06d1      	lsls	r1, r2, #27
 8007fd6:	bf44      	itt	mi
 8007fd8:	2320      	movmi	r3, #32
 8007fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fde:	0713      	lsls	r3, r2, #28
 8007fe0:	bf44      	itt	mi
 8007fe2:	232b      	movmi	r3, #43	@ 0x2b
 8007fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8007fec:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fee:	d015      	beq.n	800801c <_vfiprintf_r+0x120>
 8007ff0:	9a07      	ldr	r2, [sp, #28]
 8007ff2:	4654      	mov	r4, sl
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	f04f 0c0a 	mov.w	ip, #10
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008000:	3b30      	subs	r3, #48	@ 0x30
 8008002:	2b09      	cmp	r3, #9
 8008004:	d94b      	bls.n	800809e <_vfiprintf_r+0x1a2>
 8008006:	b1b0      	cbz	r0, 8008036 <_vfiprintf_r+0x13a>
 8008008:	9207      	str	r2, [sp, #28]
 800800a:	e014      	b.n	8008036 <_vfiprintf_r+0x13a>
 800800c:	eba0 0308 	sub.w	r3, r0, r8
 8008010:	fa09 f303 	lsl.w	r3, r9, r3
 8008014:	4313      	orrs	r3, r2
 8008016:	9304      	str	r3, [sp, #16]
 8008018:	46a2      	mov	sl, r4
 800801a:	e7d2      	b.n	8007fc2 <_vfiprintf_r+0xc6>
 800801c:	9b03      	ldr	r3, [sp, #12]
 800801e:	1d19      	adds	r1, r3, #4
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	9103      	str	r1, [sp, #12]
 8008024:	2b00      	cmp	r3, #0
 8008026:	bfbb      	ittet	lt
 8008028:	425b      	neglt	r3, r3
 800802a:	f042 0202 	orrlt.w	r2, r2, #2
 800802e:	9307      	strge	r3, [sp, #28]
 8008030:	9307      	strlt	r3, [sp, #28]
 8008032:	bfb8      	it	lt
 8008034:	9204      	strlt	r2, [sp, #16]
 8008036:	7823      	ldrb	r3, [r4, #0]
 8008038:	2b2e      	cmp	r3, #46	@ 0x2e
 800803a:	d10a      	bne.n	8008052 <_vfiprintf_r+0x156>
 800803c:	7863      	ldrb	r3, [r4, #1]
 800803e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008040:	d132      	bne.n	80080a8 <_vfiprintf_r+0x1ac>
 8008042:	9b03      	ldr	r3, [sp, #12]
 8008044:	1d1a      	adds	r2, r3, #4
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	9203      	str	r2, [sp, #12]
 800804a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800804e:	3402      	adds	r4, #2
 8008050:	9305      	str	r3, [sp, #20]
 8008052:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008128 <_vfiprintf_r+0x22c>
 8008056:	7821      	ldrb	r1, [r4, #0]
 8008058:	2203      	movs	r2, #3
 800805a:	4650      	mov	r0, sl
 800805c:	f7f8 f8c0 	bl	80001e0 <memchr>
 8008060:	b138      	cbz	r0, 8008072 <_vfiprintf_r+0x176>
 8008062:	9b04      	ldr	r3, [sp, #16]
 8008064:	eba0 000a 	sub.w	r0, r0, sl
 8008068:	2240      	movs	r2, #64	@ 0x40
 800806a:	4082      	lsls	r2, r0
 800806c:	4313      	orrs	r3, r2
 800806e:	3401      	adds	r4, #1
 8008070:	9304      	str	r3, [sp, #16]
 8008072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008076:	4829      	ldr	r0, [pc, #164]	@ (800811c <_vfiprintf_r+0x220>)
 8008078:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800807c:	2206      	movs	r2, #6
 800807e:	f7f8 f8af 	bl	80001e0 <memchr>
 8008082:	2800      	cmp	r0, #0
 8008084:	d03f      	beq.n	8008106 <_vfiprintf_r+0x20a>
 8008086:	4b26      	ldr	r3, [pc, #152]	@ (8008120 <_vfiprintf_r+0x224>)
 8008088:	bb1b      	cbnz	r3, 80080d2 <_vfiprintf_r+0x1d6>
 800808a:	9b03      	ldr	r3, [sp, #12]
 800808c:	3307      	adds	r3, #7
 800808e:	f023 0307 	bic.w	r3, r3, #7
 8008092:	3308      	adds	r3, #8
 8008094:	9303      	str	r3, [sp, #12]
 8008096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008098:	443b      	add	r3, r7
 800809a:	9309      	str	r3, [sp, #36]	@ 0x24
 800809c:	e76a      	b.n	8007f74 <_vfiprintf_r+0x78>
 800809e:	fb0c 3202 	mla	r2, ip, r2, r3
 80080a2:	460c      	mov	r4, r1
 80080a4:	2001      	movs	r0, #1
 80080a6:	e7a8      	b.n	8007ffa <_vfiprintf_r+0xfe>
 80080a8:	2300      	movs	r3, #0
 80080aa:	3401      	adds	r4, #1
 80080ac:	9305      	str	r3, [sp, #20]
 80080ae:	4619      	mov	r1, r3
 80080b0:	f04f 0c0a 	mov.w	ip, #10
 80080b4:	4620      	mov	r0, r4
 80080b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080ba:	3a30      	subs	r2, #48	@ 0x30
 80080bc:	2a09      	cmp	r2, #9
 80080be:	d903      	bls.n	80080c8 <_vfiprintf_r+0x1cc>
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d0c6      	beq.n	8008052 <_vfiprintf_r+0x156>
 80080c4:	9105      	str	r1, [sp, #20]
 80080c6:	e7c4      	b.n	8008052 <_vfiprintf_r+0x156>
 80080c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80080cc:	4604      	mov	r4, r0
 80080ce:	2301      	movs	r3, #1
 80080d0:	e7f0      	b.n	80080b4 <_vfiprintf_r+0x1b8>
 80080d2:	ab03      	add	r3, sp, #12
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	462a      	mov	r2, r5
 80080d8:	4b12      	ldr	r3, [pc, #72]	@ (8008124 <_vfiprintf_r+0x228>)
 80080da:	a904      	add	r1, sp, #16
 80080dc:	4630      	mov	r0, r6
 80080de:	f3af 8000 	nop.w
 80080e2:	4607      	mov	r7, r0
 80080e4:	1c78      	adds	r0, r7, #1
 80080e6:	d1d6      	bne.n	8008096 <_vfiprintf_r+0x19a>
 80080e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080ea:	07d9      	lsls	r1, r3, #31
 80080ec:	d405      	bmi.n	80080fa <_vfiprintf_r+0x1fe>
 80080ee:	89ab      	ldrh	r3, [r5, #12]
 80080f0:	059a      	lsls	r2, r3, #22
 80080f2:	d402      	bmi.n	80080fa <_vfiprintf_r+0x1fe>
 80080f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080f6:	f7ff fdcf 	bl	8007c98 <__retarget_lock_release_recursive>
 80080fa:	89ab      	ldrh	r3, [r5, #12]
 80080fc:	065b      	lsls	r3, r3, #25
 80080fe:	f53f af1f 	bmi.w	8007f40 <_vfiprintf_r+0x44>
 8008102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008104:	e71e      	b.n	8007f44 <_vfiprintf_r+0x48>
 8008106:	ab03      	add	r3, sp, #12
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	462a      	mov	r2, r5
 800810c:	4b05      	ldr	r3, [pc, #20]	@ (8008124 <_vfiprintf_r+0x228>)
 800810e:	a904      	add	r1, sp, #16
 8008110:	4630      	mov	r0, r6
 8008112:	f000 f879 	bl	8008208 <_printf_i>
 8008116:	e7e4      	b.n	80080e2 <_vfiprintf_r+0x1e6>
 8008118:	080087e0 	.word	0x080087e0
 800811c:	080087ea 	.word	0x080087ea
 8008120:	00000000 	.word	0x00000000
 8008124:	08007ed7 	.word	0x08007ed7
 8008128:	080087e6 	.word	0x080087e6

0800812c <_printf_common>:
 800812c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008130:	4616      	mov	r6, r2
 8008132:	4698      	mov	r8, r3
 8008134:	688a      	ldr	r2, [r1, #8]
 8008136:	690b      	ldr	r3, [r1, #16]
 8008138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800813c:	4293      	cmp	r3, r2
 800813e:	bfb8      	it	lt
 8008140:	4613      	movlt	r3, r2
 8008142:	6033      	str	r3, [r6, #0]
 8008144:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008148:	4607      	mov	r7, r0
 800814a:	460c      	mov	r4, r1
 800814c:	b10a      	cbz	r2, 8008152 <_printf_common+0x26>
 800814e:	3301      	adds	r3, #1
 8008150:	6033      	str	r3, [r6, #0]
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	0699      	lsls	r1, r3, #26
 8008156:	bf42      	ittt	mi
 8008158:	6833      	ldrmi	r3, [r6, #0]
 800815a:	3302      	addmi	r3, #2
 800815c:	6033      	strmi	r3, [r6, #0]
 800815e:	6825      	ldr	r5, [r4, #0]
 8008160:	f015 0506 	ands.w	r5, r5, #6
 8008164:	d106      	bne.n	8008174 <_printf_common+0x48>
 8008166:	f104 0a19 	add.w	sl, r4, #25
 800816a:	68e3      	ldr	r3, [r4, #12]
 800816c:	6832      	ldr	r2, [r6, #0]
 800816e:	1a9b      	subs	r3, r3, r2
 8008170:	42ab      	cmp	r3, r5
 8008172:	dc26      	bgt.n	80081c2 <_printf_common+0x96>
 8008174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008178:	6822      	ldr	r2, [r4, #0]
 800817a:	3b00      	subs	r3, #0
 800817c:	bf18      	it	ne
 800817e:	2301      	movne	r3, #1
 8008180:	0692      	lsls	r2, r2, #26
 8008182:	d42b      	bmi.n	80081dc <_printf_common+0xb0>
 8008184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008188:	4641      	mov	r1, r8
 800818a:	4638      	mov	r0, r7
 800818c:	47c8      	blx	r9
 800818e:	3001      	adds	r0, #1
 8008190:	d01e      	beq.n	80081d0 <_printf_common+0xa4>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	6922      	ldr	r2, [r4, #16]
 8008196:	f003 0306 	and.w	r3, r3, #6
 800819a:	2b04      	cmp	r3, #4
 800819c:	bf02      	ittt	eq
 800819e:	68e5      	ldreq	r5, [r4, #12]
 80081a0:	6833      	ldreq	r3, [r6, #0]
 80081a2:	1aed      	subeq	r5, r5, r3
 80081a4:	68a3      	ldr	r3, [r4, #8]
 80081a6:	bf0c      	ite	eq
 80081a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081ac:	2500      	movne	r5, #0
 80081ae:	4293      	cmp	r3, r2
 80081b0:	bfc4      	itt	gt
 80081b2:	1a9b      	subgt	r3, r3, r2
 80081b4:	18ed      	addgt	r5, r5, r3
 80081b6:	2600      	movs	r6, #0
 80081b8:	341a      	adds	r4, #26
 80081ba:	42b5      	cmp	r5, r6
 80081bc:	d11a      	bne.n	80081f4 <_printf_common+0xc8>
 80081be:	2000      	movs	r0, #0
 80081c0:	e008      	b.n	80081d4 <_printf_common+0xa8>
 80081c2:	2301      	movs	r3, #1
 80081c4:	4652      	mov	r2, sl
 80081c6:	4641      	mov	r1, r8
 80081c8:	4638      	mov	r0, r7
 80081ca:	47c8      	blx	r9
 80081cc:	3001      	adds	r0, #1
 80081ce:	d103      	bne.n	80081d8 <_printf_common+0xac>
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295
 80081d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081d8:	3501      	adds	r5, #1
 80081da:	e7c6      	b.n	800816a <_printf_common+0x3e>
 80081dc:	18e1      	adds	r1, r4, r3
 80081de:	1c5a      	adds	r2, r3, #1
 80081e0:	2030      	movs	r0, #48	@ 0x30
 80081e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80081e6:	4422      	add	r2, r4
 80081e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80081ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80081f0:	3302      	adds	r3, #2
 80081f2:	e7c7      	b.n	8008184 <_printf_common+0x58>
 80081f4:	2301      	movs	r3, #1
 80081f6:	4622      	mov	r2, r4
 80081f8:	4641      	mov	r1, r8
 80081fa:	4638      	mov	r0, r7
 80081fc:	47c8      	blx	r9
 80081fe:	3001      	adds	r0, #1
 8008200:	d0e6      	beq.n	80081d0 <_printf_common+0xa4>
 8008202:	3601      	adds	r6, #1
 8008204:	e7d9      	b.n	80081ba <_printf_common+0x8e>
	...

08008208 <_printf_i>:
 8008208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800820c:	7e0f      	ldrb	r7, [r1, #24]
 800820e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008210:	2f78      	cmp	r7, #120	@ 0x78
 8008212:	4691      	mov	r9, r2
 8008214:	4680      	mov	r8, r0
 8008216:	460c      	mov	r4, r1
 8008218:	469a      	mov	sl, r3
 800821a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800821e:	d807      	bhi.n	8008230 <_printf_i+0x28>
 8008220:	2f62      	cmp	r7, #98	@ 0x62
 8008222:	d80a      	bhi.n	800823a <_printf_i+0x32>
 8008224:	2f00      	cmp	r7, #0
 8008226:	f000 80d1 	beq.w	80083cc <_printf_i+0x1c4>
 800822a:	2f58      	cmp	r7, #88	@ 0x58
 800822c:	f000 80b8 	beq.w	80083a0 <_printf_i+0x198>
 8008230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008234:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008238:	e03a      	b.n	80082b0 <_printf_i+0xa8>
 800823a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800823e:	2b15      	cmp	r3, #21
 8008240:	d8f6      	bhi.n	8008230 <_printf_i+0x28>
 8008242:	a101      	add	r1, pc, #4	@ (adr r1, 8008248 <_printf_i+0x40>)
 8008244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008248:	080082a1 	.word	0x080082a1
 800824c:	080082b5 	.word	0x080082b5
 8008250:	08008231 	.word	0x08008231
 8008254:	08008231 	.word	0x08008231
 8008258:	08008231 	.word	0x08008231
 800825c:	08008231 	.word	0x08008231
 8008260:	080082b5 	.word	0x080082b5
 8008264:	08008231 	.word	0x08008231
 8008268:	08008231 	.word	0x08008231
 800826c:	08008231 	.word	0x08008231
 8008270:	08008231 	.word	0x08008231
 8008274:	080083b3 	.word	0x080083b3
 8008278:	080082df 	.word	0x080082df
 800827c:	0800836d 	.word	0x0800836d
 8008280:	08008231 	.word	0x08008231
 8008284:	08008231 	.word	0x08008231
 8008288:	080083d5 	.word	0x080083d5
 800828c:	08008231 	.word	0x08008231
 8008290:	080082df 	.word	0x080082df
 8008294:	08008231 	.word	0x08008231
 8008298:	08008231 	.word	0x08008231
 800829c:	08008375 	.word	0x08008375
 80082a0:	6833      	ldr	r3, [r6, #0]
 80082a2:	1d1a      	adds	r2, r3, #4
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6032      	str	r2, [r6, #0]
 80082a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80082b0:	2301      	movs	r3, #1
 80082b2:	e09c      	b.n	80083ee <_printf_i+0x1e6>
 80082b4:	6833      	ldr	r3, [r6, #0]
 80082b6:	6820      	ldr	r0, [r4, #0]
 80082b8:	1d19      	adds	r1, r3, #4
 80082ba:	6031      	str	r1, [r6, #0]
 80082bc:	0606      	lsls	r6, r0, #24
 80082be:	d501      	bpl.n	80082c4 <_printf_i+0xbc>
 80082c0:	681d      	ldr	r5, [r3, #0]
 80082c2:	e003      	b.n	80082cc <_printf_i+0xc4>
 80082c4:	0645      	lsls	r5, r0, #25
 80082c6:	d5fb      	bpl.n	80082c0 <_printf_i+0xb8>
 80082c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80082cc:	2d00      	cmp	r5, #0
 80082ce:	da03      	bge.n	80082d8 <_printf_i+0xd0>
 80082d0:	232d      	movs	r3, #45	@ 0x2d
 80082d2:	426d      	negs	r5, r5
 80082d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082d8:	4858      	ldr	r0, [pc, #352]	@ (800843c <_printf_i+0x234>)
 80082da:	230a      	movs	r3, #10
 80082dc:	e011      	b.n	8008302 <_printf_i+0xfa>
 80082de:	6821      	ldr	r1, [r4, #0]
 80082e0:	6833      	ldr	r3, [r6, #0]
 80082e2:	0608      	lsls	r0, r1, #24
 80082e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80082e8:	d402      	bmi.n	80082f0 <_printf_i+0xe8>
 80082ea:	0649      	lsls	r1, r1, #25
 80082ec:	bf48      	it	mi
 80082ee:	b2ad      	uxthmi	r5, r5
 80082f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80082f2:	4852      	ldr	r0, [pc, #328]	@ (800843c <_printf_i+0x234>)
 80082f4:	6033      	str	r3, [r6, #0]
 80082f6:	bf14      	ite	ne
 80082f8:	230a      	movne	r3, #10
 80082fa:	2308      	moveq	r3, #8
 80082fc:	2100      	movs	r1, #0
 80082fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008302:	6866      	ldr	r6, [r4, #4]
 8008304:	60a6      	str	r6, [r4, #8]
 8008306:	2e00      	cmp	r6, #0
 8008308:	db05      	blt.n	8008316 <_printf_i+0x10e>
 800830a:	6821      	ldr	r1, [r4, #0]
 800830c:	432e      	orrs	r6, r5
 800830e:	f021 0104 	bic.w	r1, r1, #4
 8008312:	6021      	str	r1, [r4, #0]
 8008314:	d04b      	beq.n	80083ae <_printf_i+0x1a6>
 8008316:	4616      	mov	r6, r2
 8008318:	fbb5 f1f3 	udiv	r1, r5, r3
 800831c:	fb03 5711 	mls	r7, r3, r1, r5
 8008320:	5dc7      	ldrb	r7, [r0, r7]
 8008322:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008326:	462f      	mov	r7, r5
 8008328:	42bb      	cmp	r3, r7
 800832a:	460d      	mov	r5, r1
 800832c:	d9f4      	bls.n	8008318 <_printf_i+0x110>
 800832e:	2b08      	cmp	r3, #8
 8008330:	d10b      	bne.n	800834a <_printf_i+0x142>
 8008332:	6823      	ldr	r3, [r4, #0]
 8008334:	07df      	lsls	r7, r3, #31
 8008336:	d508      	bpl.n	800834a <_printf_i+0x142>
 8008338:	6923      	ldr	r3, [r4, #16]
 800833a:	6861      	ldr	r1, [r4, #4]
 800833c:	4299      	cmp	r1, r3
 800833e:	bfde      	ittt	le
 8008340:	2330      	movle	r3, #48	@ 0x30
 8008342:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008346:	f106 36ff 	addle.w	r6, r6, #4294967295
 800834a:	1b92      	subs	r2, r2, r6
 800834c:	6122      	str	r2, [r4, #16]
 800834e:	f8cd a000 	str.w	sl, [sp]
 8008352:	464b      	mov	r3, r9
 8008354:	aa03      	add	r2, sp, #12
 8008356:	4621      	mov	r1, r4
 8008358:	4640      	mov	r0, r8
 800835a:	f7ff fee7 	bl	800812c <_printf_common>
 800835e:	3001      	adds	r0, #1
 8008360:	d14a      	bne.n	80083f8 <_printf_i+0x1f0>
 8008362:	f04f 30ff 	mov.w	r0, #4294967295
 8008366:	b004      	add	sp, #16
 8008368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800836c:	6823      	ldr	r3, [r4, #0]
 800836e:	f043 0320 	orr.w	r3, r3, #32
 8008372:	6023      	str	r3, [r4, #0]
 8008374:	4832      	ldr	r0, [pc, #200]	@ (8008440 <_printf_i+0x238>)
 8008376:	2778      	movs	r7, #120	@ 0x78
 8008378:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	6831      	ldr	r1, [r6, #0]
 8008380:	061f      	lsls	r7, r3, #24
 8008382:	f851 5b04 	ldr.w	r5, [r1], #4
 8008386:	d402      	bmi.n	800838e <_printf_i+0x186>
 8008388:	065f      	lsls	r7, r3, #25
 800838a:	bf48      	it	mi
 800838c:	b2ad      	uxthmi	r5, r5
 800838e:	6031      	str	r1, [r6, #0]
 8008390:	07d9      	lsls	r1, r3, #31
 8008392:	bf44      	itt	mi
 8008394:	f043 0320 	orrmi.w	r3, r3, #32
 8008398:	6023      	strmi	r3, [r4, #0]
 800839a:	b11d      	cbz	r5, 80083a4 <_printf_i+0x19c>
 800839c:	2310      	movs	r3, #16
 800839e:	e7ad      	b.n	80082fc <_printf_i+0xf4>
 80083a0:	4826      	ldr	r0, [pc, #152]	@ (800843c <_printf_i+0x234>)
 80083a2:	e7e9      	b.n	8008378 <_printf_i+0x170>
 80083a4:	6823      	ldr	r3, [r4, #0]
 80083a6:	f023 0320 	bic.w	r3, r3, #32
 80083aa:	6023      	str	r3, [r4, #0]
 80083ac:	e7f6      	b.n	800839c <_printf_i+0x194>
 80083ae:	4616      	mov	r6, r2
 80083b0:	e7bd      	b.n	800832e <_printf_i+0x126>
 80083b2:	6833      	ldr	r3, [r6, #0]
 80083b4:	6825      	ldr	r5, [r4, #0]
 80083b6:	6961      	ldr	r1, [r4, #20]
 80083b8:	1d18      	adds	r0, r3, #4
 80083ba:	6030      	str	r0, [r6, #0]
 80083bc:	062e      	lsls	r6, r5, #24
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	d501      	bpl.n	80083c6 <_printf_i+0x1be>
 80083c2:	6019      	str	r1, [r3, #0]
 80083c4:	e002      	b.n	80083cc <_printf_i+0x1c4>
 80083c6:	0668      	lsls	r0, r5, #25
 80083c8:	d5fb      	bpl.n	80083c2 <_printf_i+0x1ba>
 80083ca:	8019      	strh	r1, [r3, #0]
 80083cc:	2300      	movs	r3, #0
 80083ce:	6123      	str	r3, [r4, #16]
 80083d0:	4616      	mov	r6, r2
 80083d2:	e7bc      	b.n	800834e <_printf_i+0x146>
 80083d4:	6833      	ldr	r3, [r6, #0]
 80083d6:	1d1a      	adds	r2, r3, #4
 80083d8:	6032      	str	r2, [r6, #0]
 80083da:	681e      	ldr	r6, [r3, #0]
 80083dc:	6862      	ldr	r2, [r4, #4]
 80083de:	2100      	movs	r1, #0
 80083e0:	4630      	mov	r0, r6
 80083e2:	f7f7 fefd 	bl	80001e0 <memchr>
 80083e6:	b108      	cbz	r0, 80083ec <_printf_i+0x1e4>
 80083e8:	1b80      	subs	r0, r0, r6
 80083ea:	6060      	str	r0, [r4, #4]
 80083ec:	6863      	ldr	r3, [r4, #4]
 80083ee:	6123      	str	r3, [r4, #16]
 80083f0:	2300      	movs	r3, #0
 80083f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083f6:	e7aa      	b.n	800834e <_printf_i+0x146>
 80083f8:	6923      	ldr	r3, [r4, #16]
 80083fa:	4632      	mov	r2, r6
 80083fc:	4649      	mov	r1, r9
 80083fe:	4640      	mov	r0, r8
 8008400:	47d0      	blx	sl
 8008402:	3001      	adds	r0, #1
 8008404:	d0ad      	beq.n	8008362 <_printf_i+0x15a>
 8008406:	6823      	ldr	r3, [r4, #0]
 8008408:	079b      	lsls	r3, r3, #30
 800840a:	d413      	bmi.n	8008434 <_printf_i+0x22c>
 800840c:	68e0      	ldr	r0, [r4, #12]
 800840e:	9b03      	ldr	r3, [sp, #12]
 8008410:	4298      	cmp	r0, r3
 8008412:	bfb8      	it	lt
 8008414:	4618      	movlt	r0, r3
 8008416:	e7a6      	b.n	8008366 <_printf_i+0x15e>
 8008418:	2301      	movs	r3, #1
 800841a:	4632      	mov	r2, r6
 800841c:	4649      	mov	r1, r9
 800841e:	4640      	mov	r0, r8
 8008420:	47d0      	blx	sl
 8008422:	3001      	adds	r0, #1
 8008424:	d09d      	beq.n	8008362 <_printf_i+0x15a>
 8008426:	3501      	adds	r5, #1
 8008428:	68e3      	ldr	r3, [r4, #12]
 800842a:	9903      	ldr	r1, [sp, #12]
 800842c:	1a5b      	subs	r3, r3, r1
 800842e:	42ab      	cmp	r3, r5
 8008430:	dcf2      	bgt.n	8008418 <_printf_i+0x210>
 8008432:	e7eb      	b.n	800840c <_printf_i+0x204>
 8008434:	2500      	movs	r5, #0
 8008436:	f104 0619 	add.w	r6, r4, #25
 800843a:	e7f5      	b.n	8008428 <_printf_i+0x220>
 800843c:	080087f1 	.word	0x080087f1
 8008440:	08008802 	.word	0x08008802

08008444 <__sflush_r>:
 8008444:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800844c:	0716      	lsls	r6, r2, #28
 800844e:	4605      	mov	r5, r0
 8008450:	460c      	mov	r4, r1
 8008452:	d454      	bmi.n	80084fe <__sflush_r+0xba>
 8008454:	684b      	ldr	r3, [r1, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dc02      	bgt.n	8008460 <__sflush_r+0x1c>
 800845a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800845c:	2b00      	cmp	r3, #0
 800845e:	dd48      	ble.n	80084f2 <__sflush_r+0xae>
 8008460:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008462:	2e00      	cmp	r6, #0
 8008464:	d045      	beq.n	80084f2 <__sflush_r+0xae>
 8008466:	2300      	movs	r3, #0
 8008468:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800846c:	682f      	ldr	r7, [r5, #0]
 800846e:	6a21      	ldr	r1, [r4, #32]
 8008470:	602b      	str	r3, [r5, #0]
 8008472:	d030      	beq.n	80084d6 <__sflush_r+0x92>
 8008474:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	0759      	lsls	r1, r3, #29
 800847a:	d505      	bpl.n	8008488 <__sflush_r+0x44>
 800847c:	6863      	ldr	r3, [r4, #4]
 800847e:	1ad2      	subs	r2, r2, r3
 8008480:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008482:	b10b      	cbz	r3, 8008488 <__sflush_r+0x44>
 8008484:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008486:	1ad2      	subs	r2, r2, r3
 8008488:	2300      	movs	r3, #0
 800848a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800848c:	6a21      	ldr	r1, [r4, #32]
 800848e:	4628      	mov	r0, r5
 8008490:	47b0      	blx	r6
 8008492:	1c43      	adds	r3, r0, #1
 8008494:	89a3      	ldrh	r3, [r4, #12]
 8008496:	d106      	bne.n	80084a6 <__sflush_r+0x62>
 8008498:	6829      	ldr	r1, [r5, #0]
 800849a:	291d      	cmp	r1, #29
 800849c:	d82b      	bhi.n	80084f6 <__sflush_r+0xb2>
 800849e:	4a2a      	ldr	r2, [pc, #168]	@ (8008548 <__sflush_r+0x104>)
 80084a0:	40ca      	lsrs	r2, r1
 80084a2:	07d6      	lsls	r6, r2, #31
 80084a4:	d527      	bpl.n	80084f6 <__sflush_r+0xb2>
 80084a6:	2200      	movs	r2, #0
 80084a8:	6062      	str	r2, [r4, #4]
 80084aa:	04d9      	lsls	r1, r3, #19
 80084ac:	6922      	ldr	r2, [r4, #16]
 80084ae:	6022      	str	r2, [r4, #0]
 80084b0:	d504      	bpl.n	80084bc <__sflush_r+0x78>
 80084b2:	1c42      	adds	r2, r0, #1
 80084b4:	d101      	bne.n	80084ba <__sflush_r+0x76>
 80084b6:	682b      	ldr	r3, [r5, #0]
 80084b8:	b903      	cbnz	r3, 80084bc <__sflush_r+0x78>
 80084ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80084bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084be:	602f      	str	r7, [r5, #0]
 80084c0:	b1b9      	cbz	r1, 80084f2 <__sflush_r+0xae>
 80084c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084c6:	4299      	cmp	r1, r3
 80084c8:	d002      	beq.n	80084d0 <__sflush_r+0x8c>
 80084ca:	4628      	mov	r0, r5
 80084cc:	f7ff fbf4 	bl	8007cb8 <_free_r>
 80084d0:	2300      	movs	r3, #0
 80084d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80084d4:	e00d      	b.n	80084f2 <__sflush_r+0xae>
 80084d6:	2301      	movs	r3, #1
 80084d8:	4628      	mov	r0, r5
 80084da:	47b0      	blx	r6
 80084dc:	4602      	mov	r2, r0
 80084de:	1c50      	adds	r0, r2, #1
 80084e0:	d1c9      	bne.n	8008476 <__sflush_r+0x32>
 80084e2:	682b      	ldr	r3, [r5, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d0c6      	beq.n	8008476 <__sflush_r+0x32>
 80084e8:	2b1d      	cmp	r3, #29
 80084ea:	d001      	beq.n	80084f0 <__sflush_r+0xac>
 80084ec:	2b16      	cmp	r3, #22
 80084ee:	d11e      	bne.n	800852e <__sflush_r+0xea>
 80084f0:	602f      	str	r7, [r5, #0]
 80084f2:	2000      	movs	r0, #0
 80084f4:	e022      	b.n	800853c <__sflush_r+0xf8>
 80084f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084fa:	b21b      	sxth	r3, r3
 80084fc:	e01b      	b.n	8008536 <__sflush_r+0xf2>
 80084fe:	690f      	ldr	r7, [r1, #16]
 8008500:	2f00      	cmp	r7, #0
 8008502:	d0f6      	beq.n	80084f2 <__sflush_r+0xae>
 8008504:	0793      	lsls	r3, r2, #30
 8008506:	680e      	ldr	r6, [r1, #0]
 8008508:	bf08      	it	eq
 800850a:	694b      	ldreq	r3, [r1, #20]
 800850c:	600f      	str	r7, [r1, #0]
 800850e:	bf18      	it	ne
 8008510:	2300      	movne	r3, #0
 8008512:	eba6 0807 	sub.w	r8, r6, r7
 8008516:	608b      	str	r3, [r1, #8]
 8008518:	f1b8 0f00 	cmp.w	r8, #0
 800851c:	dde9      	ble.n	80084f2 <__sflush_r+0xae>
 800851e:	6a21      	ldr	r1, [r4, #32]
 8008520:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008522:	4643      	mov	r3, r8
 8008524:	463a      	mov	r2, r7
 8008526:	4628      	mov	r0, r5
 8008528:	47b0      	blx	r6
 800852a:	2800      	cmp	r0, #0
 800852c:	dc08      	bgt.n	8008540 <__sflush_r+0xfc>
 800852e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	f04f 30ff 	mov.w	r0, #4294967295
 800853c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008540:	4407      	add	r7, r0
 8008542:	eba8 0800 	sub.w	r8, r8, r0
 8008546:	e7e7      	b.n	8008518 <__sflush_r+0xd4>
 8008548:	20400001 	.word	0x20400001

0800854c <_fflush_r>:
 800854c:	b538      	push	{r3, r4, r5, lr}
 800854e:	690b      	ldr	r3, [r1, #16]
 8008550:	4605      	mov	r5, r0
 8008552:	460c      	mov	r4, r1
 8008554:	b913      	cbnz	r3, 800855c <_fflush_r+0x10>
 8008556:	2500      	movs	r5, #0
 8008558:	4628      	mov	r0, r5
 800855a:	bd38      	pop	{r3, r4, r5, pc}
 800855c:	b118      	cbz	r0, 8008566 <_fflush_r+0x1a>
 800855e:	6a03      	ldr	r3, [r0, #32]
 8008560:	b90b      	cbnz	r3, 8008566 <_fflush_r+0x1a>
 8008562:	f7ff f98d 	bl	8007880 <__sinit>
 8008566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d0f3      	beq.n	8008556 <_fflush_r+0xa>
 800856e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008570:	07d0      	lsls	r0, r2, #31
 8008572:	d404      	bmi.n	800857e <_fflush_r+0x32>
 8008574:	0599      	lsls	r1, r3, #22
 8008576:	d402      	bmi.n	800857e <_fflush_r+0x32>
 8008578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800857a:	f7ff fb8c 	bl	8007c96 <__retarget_lock_acquire_recursive>
 800857e:	4628      	mov	r0, r5
 8008580:	4621      	mov	r1, r4
 8008582:	f7ff ff5f 	bl	8008444 <__sflush_r>
 8008586:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008588:	07da      	lsls	r2, r3, #31
 800858a:	4605      	mov	r5, r0
 800858c:	d4e4      	bmi.n	8008558 <_fflush_r+0xc>
 800858e:	89a3      	ldrh	r3, [r4, #12]
 8008590:	059b      	lsls	r3, r3, #22
 8008592:	d4e1      	bmi.n	8008558 <_fflush_r+0xc>
 8008594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008596:	f7ff fb7f 	bl	8007c98 <__retarget_lock_release_recursive>
 800859a:	e7dd      	b.n	8008558 <_fflush_r+0xc>

0800859c <__swhatbuf_r>:
 800859c:	b570      	push	{r4, r5, r6, lr}
 800859e:	460c      	mov	r4, r1
 80085a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085a4:	2900      	cmp	r1, #0
 80085a6:	b096      	sub	sp, #88	@ 0x58
 80085a8:	4615      	mov	r5, r2
 80085aa:	461e      	mov	r6, r3
 80085ac:	da0d      	bge.n	80085ca <__swhatbuf_r+0x2e>
 80085ae:	89a3      	ldrh	r3, [r4, #12]
 80085b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085b4:	f04f 0100 	mov.w	r1, #0
 80085b8:	bf14      	ite	ne
 80085ba:	2340      	movne	r3, #64	@ 0x40
 80085bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085c0:	2000      	movs	r0, #0
 80085c2:	6031      	str	r1, [r6, #0]
 80085c4:	602b      	str	r3, [r5, #0]
 80085c6:	b016      	add	sp, #88	@ 0x58
 80085c8:	bd70      	pop	{r4, r5, r6, pc}
 80085ca:	466a      	mov	r2, sp
 80085cc:	f000 f848 	bl	8008660 <_fstat_r>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	dbec      	blt.n	80085ae <__swhatbuf_r+0x12>
 80085d4:	9901      	ldr	r1, [sp, #4]
 80085d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085de:	4259      	negs	r1, r3
 80085e0:	4159      	adcs	r1, r3
 80085e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085e6:	e7eb      	b.n	80085c0 <__swhatbuf_r+0x24>

080085e8 <__smakebuf_r>:
 80085e8:	898b      	ldrh	r3, [r1, #12]
 80085ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085ec:	079d      	lsls	r5, r3, #30
 80085ee:	4606      	mov	r6, r0
 80085f0:	460c      	mov	r4, r1
 80085f2:	d507      	bpl.n	8008604 <__smakebuf_r+0x1c>
 80085f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	6123      	str	r3, [r4, #16]
 80085fc:	2301      	movs	r3, #1
 80085fe:	6163      	str	r3, [r4, #20]
 8008600:	b003      	add	sp, #12
 8008602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008604:	ab01      	add	r3, sp, #4
 8008606:	466a      	mov	r2, sp
 8008608:	f7ff ffc8 	bl	800859c <__swhatbuf_r>
 800860c:	9f00      	ldr	r7, [sp, #0]
 800860e:	4605      	mov	r5, r0
 8008610:	4639      	mov	r1, r7
 8008612:	4630      	mov	r0, r6
 8008614:	f7ff fbbc 	bl	8007d90 <_malloc_r>
 8008618:	b948      	cbnz	r0, 800862e <__smakebuf_r+0x46>
 800861a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800861e:	059a      	lsls	r2, r3, #22
 8008620:	d4ee      	bmi.n	8008600 <__smakebuf_r+0x18>
 8008622:	f023 0303 	bic.w	r3, r3, #3
 8008626:	f043 0302 	orr.w	r3, r3, #2
 800862a:	81a3      	strh	r3, [r4, #12]
 800862c:	e7e2      	b.n	80085f4 <__smakebuf_r+0xc>
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	6020      	str	r0, [r4, #0]
 8008632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008636:	81a3      	strh	r3, [r4, #12]
 8008638:	9b01      	ldr	r3, [sp, #4]
 800863a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800863e:	b15b      	cbz	r3, 8008658 <__smakebuf_r+0x70>
 8008640:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008644:	4630      	mov	r0, r6
 8008646:	f000 f81d 	bl	8008684 <_isatty_r>
 800864a:	b128      	cbz	r0, 8008658 <__smakebuf_r+0x70>
 800864c:	89a3      	ldrh	r3, [r4, #12]
 800864e:	f023 0303 	bic.w	r3, r3, #3
 8008652:	f043 0301 	orr.w	r3, r3, #1
 8008656:	81a3      	strh	r3, [r4, #12]
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	431d      	orrs	r5, r3
 800865c:	81a5      	strh	r5, [r4, #12]
 800865e:	e7cf      	b.n	8008600 <__smakebuf_r+0x18>

08008660 <_fstat_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d07      	ldr	r5, [pc, #28]	@ (8008680 <_fstat_r+0x20>)
 8008664:	2300      	movs	r3, #0
 8008666:	4604      	mov	r4, r0
 8008668:	4608      	mov	r0, r1
 800866a:	4611      	mov	r1, r2
 800866c:	602b      	str	r3, [r5, #0]
 800866e:	f7fa fef0 	bl	8003452 <_fstat>
 8008672:	1c43      	adds	r3, r0, #1
 8008674:	d102      	bne.n	800867c <_fstat_r+0x1c>
 8008676:	682b      	ldr	r3, [r5, #0]
 8008678:	b103      	cbz	r3, 800867c <_fstat_r+0x1c>
 800867a:	6023      	str	r3, [r4, #0]
 800867c:	bd38      	pop	{r3, r4, r5, pc}
 800867e:	bf00      	nop
 8008680:	200007fc 	.word	0x200007fc

08008684 <_isatty_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	4d06      	ldr	r5, [pc, #24]	@ (80086a0 <_isatty_r+0x1c>)
 8008688:	2300      	movs	r3, #0
 800868a:	4604      	mov	r4, r0
 800868c:	4608      	mov	r0, r1
 800868e:	602b      	str	r3, [r5, #0]
 8008690:	f7fa feef 	bl	8003472 <_isatty>
 8008694:	1c43      	adds	r3, r0, #1
 8008696:	d102      	bne.n	800869e <_isatty_r+0x1a>
 8008698:	682b      	ldr	r3, [r5, #0]
 800869a:	b103      	cbz	r3, 800869e <_isatty_r+0x1a>
 800869c:	6023      	str	r3, [r4, #0]
 800869e:	bd38      	pop	{r3, r4, r5, pc}
 80086a0:	200007fc 	.word	0x200007fc

080086a4 <_sbrk_r>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4d06      	ldr	r5, [pc, #24]	@ (80086c0 <_sbrk_r+0x1c>)
 80086a8:	2300      	movs	r3, #0
 80086aa:	4604      	mov	r4, r0
 80086ac:	4608      	mov	r0, r1
 80086ae:	602b      	str	r3, [r5, #0]
 80086b0:	f7fa fef8 	bl	80034a4 <_sbrk>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	d102      	bne.n	80086be <_sbrk_r+0x1a>
 80086b8:	682b      	ldr	r3, [r5, #0]
 80086ba:	b103      	cbz	r3, 80086be <_sbrk_r+0x1a>
 80086bc:	6023      	str	r3, [r4, #0]
 80086be:	bd38      	pop	{r3, r4, r5, pc}
 80086c0:	200007fc 	.word	0x200007fc

080086c4 <_init>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	bf00      	nop
 80086c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ca:	bc08      	pop	{r3}
 80086cc:	469e      	mov	lr, r3
 80086ce:	4770      	bx	lr

080086d0 <_fini>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr
