@misc{vexriscv:2018:Online,
  title = {VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation},
  author = {Papon, Charles and et al.},
  year = {2018 r. (dostęp 28 marca, 2022 r.)}, 
  howpublished = "\url{https://github.com/SpinalHDL/VexRiscv}"
}

@techreport{Waterman:EECS-2014-54,
    Author = {Waterman, Andrew and Lee, Yunsup and Patterson, David A. and Asanović, Krste},
    Title = {The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.0},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2014 r.},
    Month = {May},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.html},
    Number = {UCB/EECS-2014-54}
}

@misc{amba-axi:2021:Online,
  title = {AMBA AXI and ACE Protocol Specification},
  author = {Arm Limited},
  year = {2021 r. (dostęp 12 września, 2022 r.)}, 
  howpublished = "\url{https://developer.arm.com/documentation/ihi0022/latest/}"
}

@misc{avalon:2005:Online,
  title = {Avalon Memory-Mapped Interface Specification},
  author = {Altera Corporation},
  year = {2005 r. (dostęp 12 września, 2022 r.)}, 
  howpublished = "\url{http://www.cs.columbia.edu/~sedwards/classes/2008/4840/mnl_avalon_spec.pdf}"
}

@misc{wishbone:2019:Online,
  title = {WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores},
  author = {Free and Open Silicon Foundation},
  year = {2019 r. (dostęp 12 września, 2022 r.)}, 
  howpublished = "\url{https://wishbone-interconnect.readthedocs.io/}"
}

@software{https://doi.org/10.48550/arxiv.2005.02506,
  doi = {10.48550/ARXIV.2005.02506},
  url = {https://arxiv.org/abs/2005.02506},
  author = {Kermarrec, Florent and Bourdeauducq, Sébastien and Lann, Jean-Christophe Le and Badier, Hannah},
  keywords = {Hardware Architecture (cs.AR), FOS: Computer and information sciences, FOS: Computer and information sciences},
  title = {LiteX: an open-source SoC builder and library based on Migen Python DSL},
  publisher = {arXiv},
  year = {2020 r.},  
  copyright = {Creative Commons Attribution Non Commercial Share Alike 4.0 International}
}

@software{cocotb:2022:Online,
  title = {cocotb: a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python},
  year = {2022 r. (dostęp 12 września, 2022 r.)},  
  howpublished = "\url{https://github.com/cocotb/cocotb}"
}

@software{cocotbext-wishbone:2022:Online,
  title = {"wallento/cocotbext-wishbone"},
  year = {2022 r. (dostęp 12 września, 2022 r.)},  
  howpublished = "\url{https://github.com/wallento/cocotbext-wishbone}"
}

@software{migen:2016:Online,
  title = {Migen},
  author = {Bourdeauducq, S ́ebastien},
  year = {2016 r. (dostęp 12 września, 2022 r.)},
  howpublished = "\url{http://https://github.com/m-labs/migen}"
}

@software{verilator:2016:Online,
  title = {Verilator - Verilog HDL simulator},
  author = {Snyder, Wilson},
  year = {21 września, 2016 r. (dostęp 12 września, 2022 r.)},
  howpublished = "\url{https://www.veripool.org/verilator/}"
}

@book{10.5555/1593511,
 author = {Van Rossum, Guido and Drake, Fred L.},
 title = {Python 3 Reference Manual},
 year = {2009},
 isbn = {1441412697},
 publisher = {CreateSpace},
 address = {Scotts Valley, CA}
} 

@article{Ariza_2021,
	doi = {10.1002/cae.22439},
	url = {https://doi.org/10.1002%2Fcae.22439},
	year = {czerwiec, 2021 r. (dostęp 12 września, 2022 r.)},
	publisher = {Wiley},
	author = {Jonathan {\'{A}}. Ariza and Heyson Baez},
	title = {Understanding the role of single-board computers in engineering and computer science education: A systematic literature review},
	journal = {Computer Applications in Engineering Education}
}

@software{pytest6.2,
  title = {pytest 6.2},
  author = {Krekel, Holger and Oliveira, Bruno and Pfannschmidt, Ronny and Bruynooghe, Floris and Laugher, Brianna and Bruhin, Florian},
  year = {2004},
  url = {https://github.com/pytest-dev/pytest}
}

@software{cocotb-test,
  title = {cocotb-test},
  author = {Hemperek, Tomasz},
  year = {2019},
  url = {https://github.com/themperek/cocotb-test},
}

@misc{digilent-arty-a7,
  title = {Arty A7 Reference Manual},
  author = {Digilent, Inc.},
  year = {2018 r. (dostęp 12 września, 2022 r.)}, 
  howpublished = "\url{https://digilent.com/reference/programmable-logic/arty-a7/reference-manual}"
}

@software{vivado2019.1,
  title = {Vivado Design Suite User Guide: High-Level Synthesis},
  author = {Xilinx, Inc.},
  year = {2019 r. (dostęp 12 września, 2022 r.)},
  url = {https://docs.xilinx.com/v/u/2019.1-English/ug902-vivado-high-level-synthesis},
}

@software{f4pga,
  title = {FOSS Flows For FPGA},
  author = {CHIPS Alliance},
  year = {2019 r. (dostęp 12 września, 2022 r.)},
  url = {https://github.com/chipsalliance/f4pga},
}

@software{debian11,
  title = {Debian 11 "bullseye" Release Notes},
  author = {Debian Project contributors},
  year = {14 sierpnia, 2021 r. (dostęp 12 września, 2022 r.)},
  url = {https://www.debian.org/releases/bullseye/releasenotes},
}
