# CPU

[TOC]



## Res
More about processor at [Computer Microprocessor](../../../../Microcomputer%20Principles%20&%20Interfaces/Computer%20Microprocessor.md). 



## Overview
### CPU in a von Neumann Model
![](../../../../../../../Assets/Pics/Pasted%20image%2020230302132111.png)
<small>The Modified von Neumann Architecture</small>

![](../../../../../../../Assets/Pics/Screenshot%202023-03-02%20at%204.11.10%20PM.png)
<small>Computer Components: Top-Level View</small>

Figure 1.1 depicts a simplified Von Neumann based compputer top-level components. 

One of the processorâ€™s functions is to exchange data with memory. For this purpose, it typically makes use of two internal (to the processor) registers:
- a memory address register (**MAR**), which specifies the address in memory for the next read or write; 
- and a memory buffer register (**MBR**), which contains the data to be written into memory, or receives the data read from memory. 

Similarly:
- an I/O address register (**I/OAR**) specifies a particular I/O device. 
- an I/O buffer register (**I/OBR**) is used for the exchange of data between an I/O module and the processor.


### CPU Inside
![](../../../../../../../Assets/Pics/arch%20(1).jpg)
<small>Simplified von Neumann CPU Architecture</small>

![](../../../../../../../Assets/Pics/Pasted%20image%2020230304155503.png)
<small>Early von Neumann model as an SISD architecture</small>

#TODO 

#### ALU

#### Controller

#### Register


#### Inner Bus


## Word Length
>æ¦‚æ‹¬åœ°è®²ï¼Œ16ä½ç»“æž„ (16 ä½æœºã€å­—é•¿ä¸º 16ä½ç­‰å¸¸è§è¯´æ³•ä¸Ž16ä½ç»“æž„çš„å«ä¹‰ç›¸åŒ) æè¿°äº†ä¸€ä¸ªCPU å…·æœ‰ä¸‹é¢å‡ æ–¹é¢çš„ç»“æž„ç‰¹æ€§ã€‚
>- è¿ç®—å™¨ä¸€æ¬¡æœ€å¤šå¯ä»¥å¤„ç†16ä½çš„æ•°æ®;
>- å¯„å­˜å™¨çš„æœ€å¤§å®½åº¦ä¸º16ä½:
>- å¯„å­˜å™¨å’Œè¿ç®—å™¨ä¹‹é—´çš„é€šè·¯ä¸º16ä½ã€‚
 8086æ˜¯16ä½ç»“æž„çš„CPUï¼Œè¿™ä¹Ÿå°±æ˜¯è¯´ï¼Œåœ¨8086å†…éƒ¨ï¼Œèƒ½å¤Ÿä¸€æ¬¡æ€§å¤„ç†ã€ä¼ è¾“ã€æš‚æ—¶å­˜å‚¨çš„ä¿¡æ¯çš„æœ€å¤§é•¿åº¦æ˜¯16ä½çš„ã€‚å†…å­˜å•å…ƒçš„åœ°å€åœ¨é€ ä¸Šåœ°å€æ€»çº¿ä¹‹å‰ï¼Œå¿…é¡»åœ¨CPUä¸­å¤„ç†ã€ä¼  è¾“ã€æš‚æ—¶å­˜æ”¾ ï¼Œå¯¹äºŽ16ä½CPUä¸€æ¬¡æ€§å¤„ç†ã€ä¼ è¾“ã€æš‚æ—¶å­˜å‚¨16ä½çš„åœ°å€ã€‚



## Clock
### Clock Speed ðŸ†š CPU Time (CPU Performance)



## Instruction and Data



## Instruction Execution
![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.05.51%20AM.png)

> Detailed info at â†— [Instruction Processing](../Instruction%20Processing/Instruction%20Processing.md)


### Interupts
![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.10.54%20AM.png)

![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.15.46%20AM.png)

â†— [Interupts](../Instruction%20Processing/Interupts.md)

