- name: MSRC001_0201
  long_name: "Performance Event Counter [5:0]"
  purpose: |
       "
        MSRC001_020[1...B] [Performance Event Counter [5:0]] (Core::X86::Msr::PERF_CTR)

        See Core::X86::Msr::PERF_CTL. Core::X86::Msr::PERF_LEGACY_CTR is an alias of MSRC001_020[7,5,3,1]. Also 
        can be read via x86 instructions RDPMC ECX=[05:00].
       "
  size: 64
  arch: amd64
  is_indexed: True

  access_mechanisms:
      - name: rdmsr
        is_read: True
        address: 0xC0010201

      - name: wrmsr
        is_write: True
        address: 0xC0010201

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the AMD architecture"
        size: 64

        fields:
            - name: CTR
              long_name: "performance counter value"
              lsb: 0
              msb: 47
              readable: True 
              writable: True
