///Register `VCTR2` reader
pub type R = crate::R<VCTR2rs>;
///Register `VCTR2` writer
pub type W = crate::W<VCTR2rs>;
///Field `B64` reader - B64
pub type B64_R = crate::BitReader;
///Field `B64` writer - B64
pub type B64_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B65` reader - B65
pub type B65_R = crate::BitReader;
///Field `B65` writer - B65
pub type B65_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B66` reader - B66
pub type B66_R = crate::BitReader;
///Field `B66` writer - B66
pub type B66_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B67` reader - B67
pub type B67_R = crate::BitReader;
///Field `B67` writer - B67
pub type B67_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B68` reader - B68
pub type B68_R = crate::BitReader;
///Field `B68` writer - B68
pub type B68_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B69` reader - B69
pub type B69_R = crate::BitReader;
///Field `B69` writer - B69
pub type B69_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B70` reader - B70
pub type B70_R = crate::BitReader;
///Field `B70` writer - B70
pub type B70_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B71` reader - B71
pub type B71_R = crate::BitReader;
///Field `B71` writer - B71
pub type B71_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B72` reader - B72
pub type B72_R = crate::BitReader;
///Field `B72` writer - B72
pub type B72_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B73` reader - B73
pub type B73_R = crate::BitReader;
///Field `B73` writer - B73
pub type B73_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B74` reader - B74
pub type B74_R = crate::BitReader;
///Field `B74` writer - B74
pub type B74_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B75` reader - B75
pub type B75_R = crate::BitReader;
///Field `B75` writer - B75
pub type B75_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B76` reader - B76
pub type B76_R = crate::BitReader;
///Field `B76` writer - B76
pub type B76_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B77` reader - B77
pub type B77_R = crate::BitReader;
///Field `B77` writer - B77
pub type B77_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B78` reader - B78
pub type B78_R = crate::BitReader;
///Field `B78` writer - B78
pub type B78_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B79` reader - B79
pub type B79_R = crate::BitReader;
///Field `B79` writer - B79
pub type B79_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B80` reader - B80
pub type B80_R = crate::BitReader;
///Field `B80` writer - B80
pub type B80_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B81` reader - B81
pub type B81_R = crate::BitReader;
///Field `B81` writer - B81
pub type B81_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B82` reader - B82
pub type B82_R = crate::BitReader;
///Field `B82` writer - B82
pub type B82_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B83` reader - B83
pub type B83_R = crate::BitReader;
///Field `B83` writer - B83
pub type B83_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B84` reader - B84
pub type B84_R = crate::BitReader;
///Field `B84` writer - B84
pub type B84_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B85` reader - B85
pub type B85_R = crate::BitReader;
///Field `B85` writer - B85
pub type B85_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B86` reader - B86
pub type B86_R = crate::BitReader;
///Field `B86` writer - B86
pub type B86_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B87` reader - B87
pub type B87_R = crate::BitReader;
///Field `B87` writer - B87
pub type B87_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B88` reader - B88
pub type B88_R = crate::BitReader;
///Field `B88` writer - B88
pub type B88_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B89` reader - B89
pub type B89_R = crate::BitReader;
///Field `B89` writer - B89
pub type B89_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B90` reader - B90
pub type B90_R = crate::BitReader;
///Field `B90` writer - B90
pub type B90_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B91` reader - B91
pub type B91_R = crate::BitReader;
///Field `B91` writer - B91
pub type B91_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B92` reader - B92
pub type B92_R = crate::BitReader;
///Field `B92` writer - B92
pub type B92_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B93` reader - B93
pub type B93_R = crate::BitReader;
///Field `B93` writer - B93
pub type B93_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B94` reader - B94
pub type B94_R = crate::BitReader;
///Field `B94` writer - B94
pub type B94_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B95` reader - B95
pub type B95_R = crate::BitReader;
///Field `B95` writer - B95
pub type B95_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B64
    #[inline(always)]
    pub fn b64(&self) -> B64_R {
        B64_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B65
    #[inline(always)]
    pub fn b65(&self) -> B65_R {
        B65_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B66
    #[inline(always)]
    pub fn b66(&self) -> B66_R {
        B66_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B67
    #[inline(always)]
    pub fn b67(&self) -> B67_R {
        B67_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B68
    #[inline(always)]
    pub fn b68(&self) -> B68_R {
        B68_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B69
    #[inline(always)]
    pub fn b69(&self) -> B69_R {
        B69_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B70
    #[inline(always)]
    pub fn b70(&self) -> B70_R {
        B70_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B71
    #[inline(always)]
    pub fn b71(&self) -> B71_R {
        B71_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B72
    #[inline(always)]
    pub fn b72(&self) -> B72_R {
        B72_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B73
    #[inline(always)]
    pub fn b73(&self) -> B73_R {
        B73_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B74
    #[inline(always)]
    pub fn b74(&self) -> B74_R {
        B74_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B75
    #[inline(always)]
    pub fn b75(&self) -> B75_R {
        B75_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B76
    #[inline(always)]
    pub fn b76(&self) -> B76_R {
        B76_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B77
    #[inline(always)]
    pub fn b77(&self) -> B77_R {
        B77_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B78
    #[inline(always)]
    pub fn b78(&self) -> B78_R {
        B78_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B79
    #[inline(always)]
    pub fn b79(&self) -> B79_R {
        B79_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B80
    #[inline(always)]
    pub fn b80(&self) -> B80_R {
        B80_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B81
    #[inline(always)]
    pub fn b81(&self) -> B81_R {
        B81_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B82
    #[inline(always)]
    pub fn b82(&self) -> B82_R {
        B82_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B83
    #[inline(always)]
    pub fn b83(&self) -> B83_R {
        B83_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B84
    #[inline(always)]
    pub fn b84(&self) -> B84_R {
        B84_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B85
    #[inline(always)]
    pub fn b85(&self) -> B85_R {
        B85_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B86
    #[inline(always)]
    pub fn b86(&self) -> B86_R {
        B86_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B87
    #[inline(always)]
    pub fn b87(&self) -> B87_R {
        B87_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B88
    #[inline(always)]
    pub fn b88(&self) -> B88_R {
        B88_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B89
    #[inline(always)]
    pub fn b89(&self) -> B89_R {
        B89_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B90
    #[inline(always)]
    pub fn b90(&self) -> B90_R {
        B90_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B91
    #[inline(always)]
    pub fn b91(&self) -> B91_R {
        B91_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B92
    #[inline(always)]
    pub fn b92(&self) -> B92_R {
        B92_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B93
    #[inline(always)]
    pub fn b93(&self) -> B93_R {
        B93_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B94
    #[inline(always)]
    pub fn b94(&self) -> B94_R {
        B94_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B95
    #[inline(always)]
    pub fn b95(&self) -> B95_R {
        B95_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR2")
            .field("b64", &self.b64())
            .field("b65", &self.b65())
            .field("b66", &self.b66())
            .field("b67", &self.b67())
            .field("b68", &self.b68())
            .field("b69", &self.b69())
            .field("b70", &self.b70())
            .field("b71", &self.b71())
            .field("b72", &self.b72())
            .field("b73", &self.b73())
            .field("b74", &self.b74())
            .field("b75", &self.b75())
            .field("b76", &self.b76())
            .field("b77", &self.b77())
            .field("b78", &self.b78())
            .field("b79", &self.b79())
            .field("b80", &self.b80())
            .field("b81", &self.b81())
            .field("b82", &self.b82())
            .field("b83", &self.b83())
            .field("b84", &self.b84())
            .field("b85", &self.b85())
            .field("b86", &self.b86())
            .field("b87", &self.b87())
            .field("b88", &self.b88())
            .field("b89", &self.b89())
            .field("b90", &self.b90())
            .field("b91", &self.b91())
            .field("b92", &self.b92())
            .field("b93", &self.b93())
            .field("b94", &self.b94())
            .field("b95", &self.b95())
            .finish()
    }
}
impl W {
    ///Bit 0 - B64
    #[inline(always)]
    pub fn b64(&mut self) -> B64_W<VCTR2rs> {
        B64_W::new(self, 0)
    }
    ///Bit 1 - B65
    #[inline(always)]
    pub fn b65(&mut self) -> B65_W<VCTR2rs> {
        B65_W::new(self, 1)
    }
    ///Bit 2 - B66
    #[inline(always)]
    pub fn b66(&mut self) -> B66_W<VCTR2rs> {
        B66_W::new(self, 2)
    }
    ///Bit 3 - B67
    #[inline(always)]
    pub fn b67(&mut self) -> B67_W<VCTR2rs> {
        B67_W::new(self, 3)
    }
    ///Bit 4 - B68
    #[inline(always)]
    pub fn b68(&mut self) -> B68_W<VCTR2rs> {
        B68_W::new(self, 4)
    }
    ///Bit 5 - B69
    #[inline(always)]
    pub fn b69(&mut self) -> B69_W<VCTR2rs> {
        B69_W::new(self, 5)
    }
    ///Bit 6 - B70
    #[inline(always)]
    pub fn b70(&mut self) -> B70_W<VCTR2rs> {
        B70_W::new(self, 6)
    }
    ///Bit 7 - B71
    #[inline(always)]
    pub fn b71(&mut self) -> B71_W<VCTR2rs> {
        B71_W::new(self, 7)
    }
    ///Bit 8 - B72
    #[inline(always)]
    pub fn b72(&mut self) -> B72_W<VCTR2rs> {
        B72_W::new(self, 8)
    }
    ///Bit 9 - B73
    #[inline(always)]
    pub fn b73(&mut self) -> B73_W<VCTR2rs> {
        B73_W::new(self, 9)
    }
    ///Bit 10 - B74
    #[inline(always)]
    pub fn b74(&mut self) -> B74_W<VCTR2rs> {
        B74_W::new(self, 10)
    }
    ///Bit 11 - B75
    #[inline(always)]
    pub fn b75(&mut self) -> B75_W<VCTR2rs> {
        B75_W::new(self, 11)
    }
    ///Bit 12 - B76
    #[inline(always)]
    pub fn b76(&mut self) -> B76_W<VCTR2rs> {
        B76_W::new(self, 12)
    }
    ///Bit 13 - B77
    #[inline(always)]
    pub fn b77(&mut self) -> B77_W<VCTR2rs> {
        B77_W::new(self, 13)
    }
    ///Bit 14 - B78
    #[inline(always)]
    pub fn b78(&mut self) -> B78_W<VCTR2rs> {
        B78_W::new(self, 14)
    }
    ///Bit 15 - B79
    #[inline(always)]
    pub fn b79(&mut self) -> B79_W<VCTR2rs> {
        B79_W::new(self, 15)
    }
    ///Bit 16 - B80
    #[inline(always)]
    pub fn b80(&mut self) -> B80_W<VCTR2rs> {
        B80_W::new(self, 16)
    }
    ///Bit 17 - B81
    #[inline(always)]
    pub fn b81(&mut self) -> B81_W<VCTR2rs> {
        B81_W::new(self, 17)
    }
    ///Bit 18 - B82
    #[inline(always)]
    pub fn b82(&mut self) -> B82_W<VCTR2rs> {
        B82_W::new(self, 18)
    }
    ///Bit 19 - B83
    #[inline(always)]
    pub fn b83(&mut self) -> B83_W<VCTR2rs> {
        B83_W::new(self, 19)
    }
    ///Bit 20 - B84
    #[inline(always)]
    pub fn b84(&mut self) -> B84_W<VCTR2rs> {
        B84_W::new(self, 20)
    }
    ///Bit 21 - B85
    #[inline(always)]
    pub fn b85(&mut self) -> B85_W<VCTR2rs> {
        B85_W::new(self, 21)
    }
    ///Bit 22 - B86
    #[inline(always)]
    pub fn b86(&mut self) -> B86_W<VCTR2rs> {
        B86_W::new(self, 22)
    }
    ///Bit 23 - B87
    #[inline(always)]
    pub fn b87(&mut self) -> B87_W<VCTR2rs> {
        B87_W::new(self, 23)
    }
    ///Bit 24 - B88
    #[inline(always)]
    pub fn b88(&mut self) -> B88_W<VCTR2rs> {
        B88_W::new(self, 24)
    }
    ///Bit 25 - B89
    #[inline(always)]
    pub fn b89(&mut self) -> B89_W<VCTR2rs> {
        B89_W::new(self, 25)
    }
    ///Bit 26 - B90
    #[inline(always)]
    pub fn b90(&mut self) -> B90_W<VCTR2rs> {
        B90_W::new(self, 26)
    }
    ///Bit 27 - B91
    #[inline(always)]
    pub fn b91(&mut self) -> B91_W<VCTR2rs> {
        B91_W::new(self, 27)
    }
    ///Bit 28 - B92
    #[inline(always)]
    pub fn b92(&mut self) -> B92_W<VCTR2rs> {
        B92_W::new(self, 28)
    }
    ///Bit 29 - B93
    #[inline(always)]
    pub fn b93(&mut self) -> B93_W<VCTR2rs> {
        B93_W::new(self, 29)
    }
    ///Bit 30 - B94
    #[inline(always)]
    pub fn b94(&mut self) -> B94_W<VCTR2rs> {
        B94_W::new(self, 30)
    }
    ///Bit 31 - B95
    #[inline(always)]
    pub fn b95(&mut self) -> B95_W<VCTR2rs> {
        B95_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB2:VCTR2)*/
pub struct VCTR2rs;
impl crate::RegisterSpec for VCTR2rs {
    type Ux = u32;
}
///`read()` method returns [`vctr2::R`](R) reader structure
impl crate::Readable for VCTR2rs {}
///`write(|w| ..)` method takes [`vctr2::W`](W) writer structure
impl crate::Writable for VCTR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR2 to value 0xffff_ffff
impl crate::Resettable for VCTR2rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
