

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_38_1_proc'
================================================================
* Date:           Wed Feb 24 15:49:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%k0_1_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %k0_1" [deform.cpp:40]   --->   Operation 13 'read' 'k0_1_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%ret_V_1_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ret_V_1_loc"   --->   Operation 14 'read' 'ret_V_1_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %ret_V_1_loc_read, i32 4, i32 31" [deform.cpp:38]   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k0_1_read, i32 3, i32 63" [deform.cpp:40]   --->   Operation 16 'partselect' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i61 %trunc_ln40_2" [deform.cpp:40]   --->   Operation 17 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i64 %gmem2, i64 %sext_ln40" [deform.cpp:40]   --->   Operation 18 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i28 %trunc_ln" [deform.cpp:38]   --->   Operation 19 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 20 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 21 [6/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 21 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 22 [5/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 22 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 23 [4/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 23 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 24 [3/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 24 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 25 [2/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 25 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 30 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 31 [1/1] (0.48ns)   --->   "%br_ln38 = br void" [deform.cpp:38]   --->   Operation 31 'br' 'br_ln38' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i28 %add_ln38, void, i28 0, void %entry" [deform.cpp:38]   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (1.15ns)   --->   "%add_ln38 = add i28 %i, i28 1" [deform.cpp:38]   --->   Operation 33 'add' 'add_ln38' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (1.04ns)   --->   "%icmp_ln878 = icmp_eq  i28 %i, i28 %trunc_ln"   --->   Operation 34 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln878, void, void %.exit" [deform.cpp:38]   --->   Operation 35 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i28.i32.i32, i28 %i, i32 4, i32 14" [deform.cpp:40]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i28 %i" [deform.cpp:40]   --->   Operation 37 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.87ns)   --->   "%switch_ln40 = switch i4 %trunc_ln40, void %branch15.i.i, i4 0, void %branch0.i.i, i4 1, void %branch1.i.i, i4 2, void %branch2.i.i, i4 3, void %branch3.i.i, i4 4, void %branch4.i.i, i4 5, void %branch5.i.i, i4 6, void %branch6.i.i, i4 7, void %branch7.i.i, i4 8, void %branch8.i.i, i4 9, void %branch9.i.i, i4 10, void %branch10.i.i, i4 11, void %branch11.i.i, i4 12, void %branch12.i.i, i4 13, void %branch13.i.i, i4 14, void %branch14.i.i" [deform.cpp:40]   --->   Operation 38 'switch' 'switch_ln40' <Predicate = (!icmp_ln878)> <Delay = 0.87>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 39 [1/1] (2.19ns)   --->   "%gmem2_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem2_addr" [deform.cpp:40]   --->   Operation 39 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = (trunc_ln40 == 14)> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 41 'br' 'br_ln40' <Predicate = (trunc_ln40 == 13)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 42 'br' 'br_ln40' <Predicate = (trunc_ln40 == 12)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 43 'br' 'br_ln40' <Predicate = (trunc_ln40 == 11)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 44 'br' 'br_ln40' <Predicate = (trunc_ln40 == 10)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 45 'br' 'br_ln40' <Predicate = (trunc_ln40 == 9)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 46 'br' 'br_ln40' <Predicate = (trunc_ln40 == 8)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = (trunc_ln40 == 7)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = (trunc_ln40 == 6)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 49 'br' 'br_ln40' <Predicate = (trunc_ln40 == 5)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = (trunc_ln40 == 4)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 51 'br' 'br_ln40' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 52 'br' 'br_ln40' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 53 'br' 'br_ln40' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 55 'br' 'br_ln40' <Predicate = (trunc_ln40 == 15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [deform.cpp:40]   --->   Operation 56 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [deform.cpp:40]   --->   Operation 57 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %lshr_ln" [deform.cpp:40]   --->   Operation 58 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%k1_buffer_V_0_addr = getelementptr i64 %k1_buffer_V_0, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 59 'getelementptr' 'k1_buffer_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%k1_buffer_V_1_addr = getelementptr i64 %k1_buffer_V_1, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 60 'getelementptr' 'k1_buffer_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%k1_buffer_V_2_addr = getelementptr i64 %k1_buffer_V_2, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 61 'getelementptr' 'k1_buffer_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%k1_buffer_V_3_addr = getelementptr i64 %k1_buffer_V_3, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 62 'getelementptr' 'k1_buffer_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%k1_buffer_V_4_addr = getelementptr i64 %k1_buffer_V_4, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 63 'getelementptr' 'k1_buffer_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%k1_buffer_V_5_addr = getelementptr i64 %k1_buffer_V_5, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 64 'getelementptr' 'k1_buffer_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%k1_buffer_V_6_addr = getelementptr i64 %k1_buffer_V_6, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 65 'getelementptr' 'k1_buffer_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%k1_buffer_V_7_addr = getelementptr i64 %k1_buffer_V_7, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 66 'getelementptr' 'k1_buffer_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%k1_buffer_V_8_addr = getelementptr i64 %k1_buffer_V_8, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 67 'getelementptr' 'k1_buffer_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%k1_buffer_V_9_addr = getelementptr i64 %k1_buffer_V_9, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 68 'getelementptr' 'k1_buffer_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%k1_buffer_V_10_addr = getelementptr i64 %k1_buffer_V_10, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 69 'getelementptr' 'k1_buffer_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%k1_buffer_V_11_addr = getelementptr i64 %k1_buffer_V_11, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 70 'getelementptr' 'k1_buffer_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%k1_buffer_V_12_addr = getelementptr i64 %k1_buffer_V_12, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 71 'getelementptr' 'k1_buffer_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%k1_buffer_V_13_addr = getelementptr i64 %k1_buffer_V_13, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 72 'getelementptr' 'k1_buffer_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%k1_buffer_V_14_addr = getelementptr i64 %k1_buffer_V_14, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 73 'getelementptr' 'k1_buffer_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%k1_buffer_V_15_addr = getelementptr i64 %k1_buffer_V_15, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 74 'getelementptr' 'k1_buffer_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_14_addr" [deform.cpp:40]   --->   Operation 75 'store' 'store_ln40' <Predicate = (trunc_ln40 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_13_addr" [deform.cpp:40]   --->   Operation 76 'store' 'store_ln40' <Predicate = (trunc_ln40 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_12_addr" [deform.cpp:40]   --->   Operation 77 'store' 'store_ln40' <Predicate = (trunc_ln40 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_11_addr" [deform.cpp:40]   --->   Operation 78 'store' 'store_ln40' <Predicate = (trunc_ln40 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 79 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_10_addr" [deform.cpp:40]   --->   Operation 79 'store' 'store_ln40' <Predicate = (trunc_ln40 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 80 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_9_addr" [deform.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (trunc_ln40 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 81 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_8_addr" [deform.cpp:40]   --->   Operation 81 'store' 'store_ln40' <Predicate = (trunc_ln40 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 82 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_7_addr" [deform.cpp:40]   --->   Operation 82 'store' 'store_ln40' <Predicate = (trunc_ln40 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 83 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_6_addr" [deform.cpp:40]   --->   Operation 83 'store' 'store_ln40' <Predicate = (trunc_ln40 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_5_addr" [deform.cpp:40]   --->   Operation 84 'store' 'store_ln40' <Predicate = (trunc_ln40 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_4_addr" [deform.cpp:40]   --->   Operation 85 'store' 'store_ln40' <Predicate = (trunc_ln40 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 86 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_3_addr" [deform.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = (trunc_ln40 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 87 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_2_addr" [deform.cpp:40]   --->   Operation 87 'store' 'store_ln40' <Predicate = (trunc_ln40 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 88 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_1_addr" [deform.cpp:40]   --->   Operation 88 'store' 'store_ln40' <Predicate = (trunc_ln40 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_0_addr" [deform.cpp:40]   --->   Operation 89 'store' 'store_ln40' <Predicate = (trunc_ln40 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 90 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_15_addr" [deform.cpp:40]   --->   Operation 90 'store' 'store_ln40' <Predicate = (trunc_ln40 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln38 = br void" [deform.cpp:38]   --->   Operation 91 'br' 'br_ln38' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	fifo read on port 'k0_1' (deform.cpp:40) [23]  (1.1 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', deform.cpp:40) [29]  (0 ns)
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem2' (deform.cpp:40) [31]  (2.19 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i', deform.cpp:38) with incoming values : ('add_ln38', deform.cpp:38) [34]  (0 ns)
	'add' operation ('add_ln38', deform.cpp:38) [35]  (1.16 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	bus read on port 'gmem2' (deform.cpp:40) [59]  (2.19 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('k1_buffer_V_1_addr', deform.cpp:40) [44]  (0 ns)
	'store' operation ('store_ln40', deform.cpp:40) of variable 'gmem2_addr_read', deform.cpp:40 on array 'k1_buffer_V_1' [102]  (1.35 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
