/* Automatically generated from DX_M1.xlsx
 * by Deepx Neural Network Generator v1.0
 */
#include "dxrt/common.h"
#include "dxrt/npuif/npuif.h"
#include <cassert>
#include <sstream>

using namespace std;

namespace dxrt {
int DX_M1_VerifyGeneratedStruct(void)
{
    int cnt = 0;
    if(sizeof(DX_M1_SYSTEM_ID_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_ID_t)==4);
    if(sizeof(DX_M1_SYSTEM_STATUS_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_STATUS_t)==4);
    if(sizeof(DX_M1_SYSTEM_MODE_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_MODE_t)==4);
    if(sizeof(DX_M1_SYSTEM_CMD_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_CMD_t)==4);
    if(sizeof(DX_M1_SYSTEM_CMD_STATUS_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_CMD_STATUS_t)==4);
    if(sizeof(DX_M1_SYSTEM_FEATURE_BASE_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_FEATURE_BASE_t)==4);
    if(sizeof(DX_M1_SYSTEM_WEIGHT_BASE_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_WEIGHT_BASE_t)==4);
    if(sizeof(DX_M1_SYSTEM_SWREG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_SWREG0_t)==4);
    if(sizeof(DX_M1_SYSTEM_SWREG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_SWREG1_t)==4);
    if(sizeof(DX_M1_SYSTEM_SWREG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_SWREG2_t)==4);
    if(sizeof(DX_M1_SYSTEM_SWREG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_SYSTEM_SWREG3_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP0_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP1_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP2_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP3_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP4_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP5_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP6_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP7_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP8_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP9_t)==4);
    if(sizeof(DX_M1_DEBUG_STAMP10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_STAMP10_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM0_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM1_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM2_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM3_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM4_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM5_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM6_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM7_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM8_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM9_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM10_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM11_t)==4);
    if(sizeof(DX_M1_DEBUG_CKSUM12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_CKSUM12_t)==4);
    if(sizeof(DX_M1_DEBUG_FSM_PE0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_FSM_PE0_t)==4);
    if(sizeof(DX_M1_DEBUG_FSM_PE1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_FSM_PE1_t)==4);
    if(sizeof(DX_M1_DEBUG_FSM_PE2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_FSM_PE2_t)==4);
    if(sizeof(DX_M1_DEBUG_FSM_PE3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DEBUG_FSM_PE3_t)==4);
    if(sizeof(DX_M1_DMA_AXI_BASE_ADDR_LOW_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_BASE_ADDR_LOW_t)==4);
    if(sizeof(DX_M1_DMA_AXI_BASE_ADDR_HIGH_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_BASE_ADDR_HIGH_t)==4);
    if(sizeof(DX_M1_DMA_AXI4_RADDR_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI4_RADDR_t)==4);
    if(sizeof(DX_M1_DMA_AXI4_WADDR_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI4_WADDR_t)==4);
    if(sizeof(DX_M1_DMA_RSVD0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_RSVD0_t)==4);
    if(sizeof(DX_M1_DMA_RSVD1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_RSVD1_t)==4);
    if(sizeof(DX_M1_DMA_SRAM_DST_ADDR0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SRAM_DST_ADDR0_t)==4);
    if(sizeof(DX_M1_DMA_SRAM_DST_ADDR1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SRAM_DST_ADDR1_t)==4);
    if(sizeof(DX_M1_DMA_SRAM_SRC_ADDR_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SRAM_SRC_ADDR_t)==4);
    if(sizeof(DX_M1_DMA_READ_SIZE_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_READ_SIZE_t)==4);
    if(sizeof(DX_M1_DMA_WRITE_SIZE_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_WRITE_SIZE_t)==4);
    if(sizeof(DX_M1_DMA_RSVD2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_RSVD2_t)==4);
    if(sizeof(DX_M1_DMA_RSVD3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_RSVD3_t)==4);
    if(sizeof(DX_M1_DMA_RSVD4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_RSVD4_t)==4);
    if(sizeof(DX_M1_DMA_RSVD5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_RSVD5_t)==4);
    if(sizeof(DX_M1_DMA_IRQ_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_IRQ_t)==4);
    if(sizeof(DX_M1_DMA_CMD_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_CMD_t)==4);
    if(sizeof(DX_M1_DMA_STATUS_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_STATUS_t)==4);
    if(sizeof(DX_M1_DMA_SFR_BASE_ADDR_LOW_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_BASE_ADDR_LOW_t)==4);
    if(sizeof(DX_M1_DMA_SFR_BASE_ADDR_HIGH_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_BASE_ADDR_HIGH_t)==4);
    if(sizeof(DX_M1_DMA_SFR_ADDR_OFFS_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_ADDR_OFFS_t)==4);
    if(sizeof(DX_M1_DMA_SFR_START_ADDR_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_START_ADDR_t)==4);
    if(sizeof(DX_M1_DMA_SFR_MOVE_CNT_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_MOVE_CNT_t)==4);
    if(sizeof(DX_M1_DMA_SFR_ID_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_ID_t)==4);
    if(sizeof(DX_M1_DMA_SFR_DMA_STATUS_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_SFR_DMA_STATUS_t)==4);
    if(sizeof(DX_M1_DMA_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_DMA_FLUSH_STATUS_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_FLUSH_STATUS_t)==4);
    if(sizeof(DX_M1_DMA_AXI_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_CFG0_t)==4);
    if(sizeof(DX_M1_DMA_AXI_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_CFG1_t)==4);
    if(sizeof(DX_M1_DMA_AXI_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_CFG2_t)==4);
    if(sizeof(DX_M1_DMA_AXI_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_CFG3_t)==4);
    if(sizeof(DX_M1_DMA_AXI_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_DMA_AXI_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_DATA_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_DATA_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_CTRL_t)==4);
    if(sizeof(DX_M1_NPU0_RESHAPE0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_RESHAPE0_t)==4);
    if(sizeof(DX_M1_NPU0_RESHAPE1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_RESHAPE1_t)==4);
    if(sizeof(DX_M1_NPU0_RESHAPE2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_RESHAPE2_t)==4);
    if(sizeof(DX_M1_NPU0_RESHAPE3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_RESHAPE3_t)==4);
    if(sizeof(DX_M1_NPU0_MISC_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_MISC_t)==4);
    if(sizeof(DX_M1_NPU0_PSEUDO_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PSEUDO_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_CTRL0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_CTRL0_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_CTRL1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_CTRL1_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_POOL0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_POOL0_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_CLIP_MAX_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_CLIP_MAX_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_CLIP_MIN_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_CLIP_MIN_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF0_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF1_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF2_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF3_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF4_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF5_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF6_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF7_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF8_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF9_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF10_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF11_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF12_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF13_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF14_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF15_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF16_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF17_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF18_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF19_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF20_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF21_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF22_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF23_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF24_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF25_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF26_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF27_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF27_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF28_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF28_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF29_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF29_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF30_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF30_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF31_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF31_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF32_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF32_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF33_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF33_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF34_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF34_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF35_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF35_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF36_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF36_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF37_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF37_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF38_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF38_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF39_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF39_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF40_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF40_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF41_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF41_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF42_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF42_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF43_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF43_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF44_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF44_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF45_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF45_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF46_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF46_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF47_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF47_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF48_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF48_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF49_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF49_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF50_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF50_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF51_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF51_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF52_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF52_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF53_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF53_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF54_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF54_t)==4);
    if(sizeof(DX_M1_NPU0_SFU_COEFF55_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_SFU_COEFF55_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_IP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_IP0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_IP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_IP1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_IP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_IP2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_IP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_IP3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_IP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_IP4_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_ADDR_GEN0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_ADDR_GEN0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_ADDR_GEN1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_ADDR_GEN1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_ADDR_GEN2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_ADDR_GEN2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_ADDR_GEN3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_ADDR_GEN3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CTRL_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG5_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG6_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG7_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG8_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG9_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG10_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG11_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG12_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG13_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG14_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG15_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG16_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG17_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG18_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG19_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG20_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG21_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG22_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG23_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG24_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG25_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_CFG26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_CFG26_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_VMEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_VMEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_ELEM_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_W_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_INF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_OUTF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG5_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG6_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG7_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG8_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG9_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG10_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG11_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG12_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG13_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG14_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG15_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG16_t)==4);
    if(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE0_DMA_RF_CFG17_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_IP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_IP0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_IP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_IP1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_IP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_IP2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_IP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_IP3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_IP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_IP4_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_ADDR_GEN0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_ADDR_GEN0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_ADDR_GEN1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_ADDR_GEN1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_ADDR_GEN2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_ADDR_GEN2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_ADDR_GEN3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_ADDR_GEN3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CTRL_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG5_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG6_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG7_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG8_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG9_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG10_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG11_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG12_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG13_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG14_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG15_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG16_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG17_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG18_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG19_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG20_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG21_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG22_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG23_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG24_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG25_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_CFG26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_CFG26_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_VMEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_VMEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_ELEM_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_W_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_INF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU0_PE1_DMA_OUTF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_DATA_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_DATA_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_RESHAPE0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_RESHAPE0_t)==4);
    if(sizeof(DX_M1_NPU1_RESHAPE1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_RESHAPE1_t)==4);
    if(sizeof(DX_M1_NPU1_RESHAPE2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_RESHAPE2_t)==4);
    if(sizeof(DX_M1_NPU1_RESHAPE3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_RESHAPE3_t)==4);
    if(sizeof(DX_M1_NPU1_MISC_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_MISC_t)==4);
    if(sizeof(DX_M1_NPU1_PSEUDO_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PSEUDO_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_CTRL0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_CTRL0_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_CTRL1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_CTRL1_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_POOL0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_POOL0_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_CLIP_MAX_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_CLIP_MAX_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_CLIP_MIN_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_CLIP_MIN_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF0_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF1_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF2_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF3_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF4_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF5_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF6_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF7_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF8_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF9_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF10_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF11_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF12_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF13_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF14_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF15_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF16_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF17_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF18_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF19_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF20_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF21_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF22_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF23_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF24_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF25_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF26_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF27_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF27_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF28_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF28_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF29_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF29_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF30_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF30_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF31_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF31_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF32_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF32_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF33_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF33_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF34_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF34_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF35_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF35_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF36_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF36_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF37_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF37_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF38_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF38_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF39_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF39_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF40_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF40_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF41_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF41_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF42_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF42_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF43_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF43_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF44_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF44_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF45_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF45_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF46_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF46_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF47_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF47_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF48_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF48_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF49_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF49_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF50_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF50_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF51_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF51_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF52_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF52_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF53_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF53_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF54_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF54_t)==4);
    if(sizeof(DX_M1_NPU1_SFU_COEFF55_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_SFU_COEFF55_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_IP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_IP0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_IP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_IP1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_IP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_IP2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_IP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_IP3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_IP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_IP4_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_ADDR_GEN0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_ADDR_GEN0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_ADDR_GEN1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_ADDR_GEN1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_ADDR_GEN2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_ADDR_GEN2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_ADDR_GEN3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_ADDR_GEN3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG5_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG6_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG7_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG8_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG9_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG10_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG11_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG12_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG13_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG14_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG15_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG16_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG17_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG18_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG19_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG20_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG21_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG22_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG23_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG24_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG25_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_CFG26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_CFG26_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_VMEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_VMEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_ELEM_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_W_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_INF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_OUTF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG5_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG6_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG7_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG8_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG9_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG10_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG11_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG12_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG13_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG14_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG15_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG16_t)==4);
    if(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE0_DMA_RF_CFG17_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_IP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_IP0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_IP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_IP1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_IP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_IP2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_IP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_IP3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_IP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_IP4_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_ADDR_GEN0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_ADDR_GEN0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_ADDR_GEN1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_ADDR_GEN1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_ADDR_GEN2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_ADDR_GEN2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_ADDR_GEN3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_ADDR_GEN3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG5_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG6_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG7_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG8_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG9_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG10_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG11_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG12_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG13_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG14_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG15_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG16_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG17_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG18_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG19_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG20_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG21_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG22_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG23_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG24_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG25_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_CFG26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_CFG26_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_VMEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_VMEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_ELEM_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_W_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_INF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE1_DMA_OUTF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_IP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_IP0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_IP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_IP1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_IP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_IP2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_IP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_IP3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_IP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_IP4_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_ADDR_GEN0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_ADDR_GEN0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_ADDR_GEN1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_ADDR_GEN1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_ADDR_GEN2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_ADDR_GEN2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_ADDR_GEN3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_ADDR_GEN3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG5_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG6_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG7_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG8_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG9_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG10_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG11_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG12_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG13_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG14_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG15_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG16_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG17_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG18_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG19_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG20_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG21_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG22_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG23_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG24_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG25_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_CFG26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_CFG26_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_VMEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_VMEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_ELEM_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_W_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_INF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_OUTF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG5_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG6_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG7_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG8_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG9_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG10_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG11_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG12_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG13_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG14_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG15_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG16_t)==4);
    if(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE2_DMA_RF_CFG17_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_IP0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_IP0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_IP1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_IP1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_IP2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_IP2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_IP3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_IP3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_IP4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_IP4_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_ADDR_GEN0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_ADDR_GEN0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_ADDR_GEN1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_ADDR_GEN1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_ADDR_GEN2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_ADDR_GEN2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_ADDR_GEN3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_ADDR_GEN3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG5_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG5_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG6_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG6_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG7_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG7_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG8_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG8_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG9_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG9_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG10_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG10_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG11_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG11_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG12_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG12_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG13_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG13_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG14_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG14_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG15_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG15_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG16_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG16_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG17_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG17_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG18_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG18_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG19_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG19_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG20_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG20_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG21_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG21_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG22_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG22_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG23_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG23_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG24_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG24_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG25_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG25_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_CFG26_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_CFG26_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_VMEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_VMEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_CTRL_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_CTRL_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_ELEM_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_W_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_INF_CFG4_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG0_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG0_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG1_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG1_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG2_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG2_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG3_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG3_t)==4);
    if(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG4_t)!=4) cnt--;
    //assert(sizeof(DX_M1_NPU1_PE3_DMA_OUTF_CFG4_t)==4);
    LOG_DBG(cnt);
    return cnt;
}

/* Register access API */
/* DX_M1_SYSTEM.ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID : " << ((dxDX_M1_SYSTEM_t*) base)->ID.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->ID.U;
}
void Write_Dx_m1_system_Id(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->ID.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->ID.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.ID.SYSTEM_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id_SYSTEM_ID(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID.SYSTEM_ID : " << ((dxDX_M1_SYSTEM_t*) base)->ID.SYSTEM_ID << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->ID.SYSTEM_ID;
}
void Write_Dx_m1_system_Id_SYSTEM_ID(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID.SYSTEM_ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->ID.SYSTEM_ID = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.ID.REVISION_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id_REVISION_ID(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID.REVISION_ID : " << ((dxDX_M1_SYSTEM_t*) base)->ID.REVISION_ID << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->ID.REVISION_ID;
}
void Write_Dx_m1_system_Id_REVISION_ID(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID.REVISION_ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->ID.REVISION_ID = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.ID.DEVICE_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Id_DEVICE_ID(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID.DEVICE_ID : " << ((dxDX_M1_SYSTEM_t*) base)->ID.DEVICE_ID << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->ID.DEVICE_ID;
}
void Write_Dx_m1_system_Id_DEVICE_ID(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_SYSTEM.ID.DEVICE_ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->ID.DEVICE_ID = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.U;
}
void Write_Dx_m1_system_Status(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->STATUS.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.STATUS.IRQ_STEP (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_IRQ_STEP(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.IRQ_STEP : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_STEP << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_STEP;
}
void Write_Dx_m1_system_Status_IRQ_STEP(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.IRQ_STEP : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_STEP = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS.IRQ_INF (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_IRQ_INF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.IRQ_INF : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_INF << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_INF;
}
void Write_Dx_m1_system_Status_IRQ_INF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.IRQ_INF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_INF = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS.IRQ_INPUT_DONE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_IRQ_INPUT_DONE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.IRQ_INPUT_DONE : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_INPUT_DONE << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_INPUT_DONE;
}
void Write_Dx_m1_system_Status_IRQ_INPUT_DONE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.IRQ_INPUT_DONE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.IRQ_INPUT_DONE = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS.BUSY (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_BUSY(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.BUSY : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.BUSY << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.BUSY;
}
void Write_Dx_m1_system_Status_BUSY(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.BUSY : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.BUSY = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS.USER_DMA (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_USER_DMA(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.USER_DMA : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.USER_DMA << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.USER_DMA;
}
void Write_Dx_m1_system_Status_USER_DMA(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.USER_DMA : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.USER_DMA = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.RESERVED0 : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.RESERVED0 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.RESERVED0;
}
void Write_Dx_m1_system_Status_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.STATUS.ARGMAX_ID (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Status_ARGMAX_ID(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.ARGMAX_ID : " << ((dxDX_M1_SYSTEM_t*) base)->STATUS.ARGMAX_ID << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->STATUS.ARGMAX_ID;
}
void Write_Dx_m1_system_Status_ARGMAX_ID(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_SYSTEM.STATUS.ARGMAX_ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->STATUS.ARGMAX_ID = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.MODE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.U;
}
void Write_Dx_m1_system_Mode(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->MODE.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.MODE.LAST_CMD_NUM (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_LAST_CMD_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.LAST_CMD_NUM : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.LAST_CMD_NUM << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.LAST_CMD_NUM;
}
void Write_Dx_m1_system_Mode_LAST_CMD_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.LAST_CMD_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.LAST_CMD_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.MODE.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.RESERVED0 : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.RESERVED0 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.RESERVED0;
}
void Write_Dx_m1_system_Mode_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.MODE.IRQ_INPUT_DONE_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.IRQ_INPUT_DONE_EN : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_INPUT_DONE_EN << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_INPUT_DONE_EN;
}
void Write_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.IRQ_INPUT_DONE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_INPUT_DONE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.MODE.AUTORUN_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_AUTORUN_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.AUTORUN_EN : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.AUTORUN_EN << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.AUTORUN_EN;
}
void Write_Dx_m1_system_Mode_AUTORUN_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.AUTORUN_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.AUTORUN_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.MODE.IRQ_STEP_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_IRQ_STEP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.IRQ_STEP_EN : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_STEP_EN << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_STEP_EN;
}
void Write_Dx_m1_system_Mode_IRQ_STEP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.IRQ_STEP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_STEP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.MODE.IRQ_INF_EN (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Mode_IRQ_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.IRQ_INF_EN : " << ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_INF_EN << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_INF_EN;
}
void Write_Dx_m1_system_Mode_IRQ_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_SYSTEM.MODE.IRQ_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->MODE.IRQ_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.CMD (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_SYSTEM.CMD : " << ((dxDX_M1_SYSTEM_t*) base)->CMD.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->CMD.U;
}
void Write_Dx_m1_system_Cmd(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_SYSTEM.CMD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->CMD.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->CMD.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.CMD.START (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_START(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_SYSTEM.CMD.START : " << ((dxDX_M1_SYSTEM_t*) base)->CMD.START << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->CMD.START;
}
void Write_Dx_m1_system_Cmd_START(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_SYSTEM.CMD.START : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->CMD.START = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.CMD.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_SYSTEM.CMD.RESERVED0 : " << ((dxDX_M1_SYSTEM_t*) base)->CMD.RESERVED0 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->CMD.RESERVED0;
}
void Write_Dx_m1_system_Cmd_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_SYSTEM.CMD.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->CMD.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.CMD_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_status(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_SYSTEM.CMD_STATUS : " << ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.U;
}
void Write_Dx_m1_system_Cmd_status(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_SYSTEM.CMD_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.CMD_STATUS.CMD_STATUS (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_status_CMD_STATUS(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_SYSTEM.CMD_STATUS.CMD_STATUS : " << ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.CMD_STATUS << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.CMD_STATUS;
}
void Write_Dx_m1_system_Cmd_status_CMD_STATUS(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_SYSTEM.CMD_STATUS.CMD_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.CMD_STATUS = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.CMD_STATUS.RESERVED0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Cmd_status_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_SYSTEM.CMD_STATUS.RESERVED0 : " << ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.RESERVED0 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.RESERVED0;
}
void Write_Dx_m1_system_Cmd_status_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_SYSTEM.CMD_STATUS.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->CMD_STATUS.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.FEATURE_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Feature_base(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_SYSTEM.FEATURE_BASE : " << ((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.U;
}
void Write_Dx_m1_system_Feature_base(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_SYSTEM.FEATURE_BASE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.FEATURE_BASE.FEATURE_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Feature_base_FEATURE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_SYSTEM.FEATURE_BASE.FEATURE_OFFSET : " << ((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.FEATURE_OFFSET << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.FEATURE_OFFSET;
}
void Write_Dx_m1_system_Feature_base_FEATURE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_SYSTEM.FEATURE_BASE.FEATURE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->FEATURE_BASE.FEATURE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.WEIGHT_BASE (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Weight_base(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_SYSTEM.WEIGHT_BASE : " << ((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.U;
}
void Write_Dx_m1_system_Weight_base(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_SYSTEM.WEIGHT_BASE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Weight_base_WEIGHT_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET : " << ((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.WEIGHT_OFFSET << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.WEIGHT_OFFSET;
}
void Write_Dx_m1_system_Weight_base_WEIGHT_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->WEIGHT_BASE.WEIGHT_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_SYSTEM.SWREG0 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG0.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG0.U;
}
void Write_Dx_m1_system_Swreg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_SYSTEM.SWREG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->SWREG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.SWREG0.SWREG0 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg0_SWREG0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_SYSTEM.SWREG0.SWREG0 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG0.SWREG0 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG0.SWREG0;
}
void Write_Dx_m1_system_Swreg0_SWREG0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_SYSTEM.SWREG0.SWREG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG0.SWREG0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_SYSTEM.SWREG1 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG1.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG1.U;
}
void Write_Dx_m1_system_Swreg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_SYSTEM.SWREG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->SWREG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.SWREG1.SWREG1 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg1_SWREG1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_SYSTEM.SWREG1.SWREG1 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG1.SWREG1 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG1.SWREG1;
}
void Write_Dx_m1_system_Swreg1_SWREG1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_SYSTEM.SWREG1.SWREG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG1.SWREG1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_SYSTEM.SWREG2 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG2.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG2.U;
}
void Write_Dx_m1_system_Swreg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_SYSTEM.SWREG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->SWREG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.SWREG2.SWREG2 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg2_SWREG2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_SYSTEM.SWREG2.SWREG2 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG2.SWREG2 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG2.SWREG2;
}
void Write_Dx_m1_system_Swreg2_SWREG2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_SYSTEM.SWREG2.SWREG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG2.SWREG2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_SYSTEM.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_SYSTEM.SWREG3 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG3.U << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG3.U;
}
void Write_Dx_m1_system_Swreg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_SYSTEM.SWREG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_SYSTEM_t*) base)->SWREG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_SYSTEM.SWREG3.SWREG3 (Category: SYSTEM) */
uint32_t Read_Dx_m1_system_Swreg3_SWREG3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_SYSTEM.SWREG3.SWREG3 : " << ((dxDX_M1_SYSTEM_t*) base)->SWREG3.SWREG3 << std::endl;
    return ((dxDX_M1_SYSTEM_t*) base)->SWREG3.SWREG3;
}
void Write_Dx_m1_system_Swreg3_SWREG3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_SYSTEM_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_SYSTEM.SWREG3.SWREG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_SYSTEM_t*) base)->SWREG3.SWREG3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP0.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP0.U;
}
void Write_Dx_m1_debug_Stamp0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP0.LAYER_IDX (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0_LAYER_IDX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0.LAYER_IDX : " << ((dxDX_M1_DEBUG_t*) base)->STAMP0.LAYER_IDX << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP0.LAYER_IDX;
}
void Write_Dx_m1_debug_Stamp0_LAYER_IDX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0.LAYER_IDX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP0.LAYER_IDX = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP0.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP0.RESERVED0;
}
void Write_Dx_m1_debug_Stamp0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP0.STAMP_EN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp0_STAMP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0.STAMP_EN : " << ((dxDX_M1_DEBUG_t*) base)->STAMP0.STAMP_EN << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP0.STAMP_EN;
}
void Write_Dx_m1_debug_Stamp0_STAMP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DEBUG.STAMP0.STAMP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP0.STAMP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DEBUG.STAMP1 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP1.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP1.U;
}
void Write_Dx_m1_debug_Stamp1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DEBUG.STAMP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP1.CLK_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp1_CLK_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DEBUG.STAMP1.CLK_CNT : " << ((dxDX_M1_DEBUG_t*) base)->STAMP1.CLK_CNT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP1.CLK_CNT;
}
void Write_Dx_m1_debug_Stamp1_CLK_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DEBUG.STAMP1.CLK_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP1.CLK_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP2 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DEBUG.STAMP2 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP2.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP2.U;
}
void Write_Dx_m1_debug_Stamp2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DEBUG.STAMP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP2.PSEUDO_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp2_PSEUDO_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DEBUG.STAMP2.PSEUDO_CNT : " << ((dxDX_M1_DEBUG_t*) base)->STAMP2.PSEUDO_CNT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP2.PSEUDO_CNT;
}
void Write_Dx_m1_debug_Stamp2_PSEUDO_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DEBUG.STAMP2.PSEUDO_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP2.PSEUDO_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP3 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DEBUG.STAMP3 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP3.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP3.U;
}
void Write_Dx_m1_debug_Stamp3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DEBUG.STAMP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP3.DMA_RD_WR_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DEBUG.STAMP3.DMA_RD_WR_CNT : " << ((dxDX_M1_DEBUG_t*) base)->STAMP3.DMA_RD_WR_CNT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP3.DMA_RD_WR_CNT;
}
void Write_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DEBUG.STAMP3.DMA_RD_WR_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP3.DMA_RD_WR_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP4 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DEBUG.STAMP4 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP4.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP4.U;
}
void Write_Dx_m1_debug_Stamp4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DEBUG.STAMP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP4.DMA_RD_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DEBUG.STAMP4.DMA_RD_ONLY_CNT : " << ((dxDX_M1_DEBUG_t*) base)->STAMP4.DMA_RD_ONLY_CNT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP4.DMA_RD_ONLY_CNT;
}
void Write_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DEBUG.STAMP4.DMA_RD_ONLY_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP4.DMA_RD_ONLY_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP5 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DEBUG.STAMP5 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP5.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP5.U;
}
void Write_Dx_m1_debug_Stamp5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DEBUG.STAMP5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP5.DMA_WR_ONLY_CNT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DEBUG.STAMP5.DMA_WR_ONLY_CNT : " << ((dxDX_M1_DEBUG_t*) base)->STAMP5.DMA_WR_ONLY_CNT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP5.DMA_WR_ONLY_CNT;
}
void Write_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DEBUG.STAMP5.DMA_WR_ONLY_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP5.DMA_WR_ONLY_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP6 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DEBUG.STAMP6 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP6.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP6.U;
}
void Write_Dx_m1_debug_Stamp6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DEBUG.STAMP6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP6.CLK_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp6_CLK_CNT_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DEBUG.STAMP6.CLK_CNT_SEL : " << ((dxDX_M1_DEBUG_t*) base)->STAMP6.CLK_CNT_SEL << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP6.CLK_CNT_SEL;
}
void Write_Dx_m1_debug_Stamp6_CLK_CNT_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DEBUG.STAMP6.CLK_CNT_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP6.CLK_CNT_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP6.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DEBUG.STAMP6.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP6.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP6.RESERVED0;
}
void Write_Dx_m1_debug_Stamp6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DEBUG.STAMP6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP7 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DEBUG.STAMP7 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP7.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP7.U;
}
void Write_Dx_m1_debug_Stamp7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DEBUG.STAMP7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP7.PSEUDO_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DEBUG.STAMP7.PSEUDO_CNT_SEL : " << ((dxDX_M1_DEBUG_t*) base)->STAMP7.PSEUDO_CNT_SEL << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP7.PSEUDO_CNT_SEL;
}
void Write_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DEBUG.STAMP7.PSEUDO_CNT_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP7.PSEUDO_CNT_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP7.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp7_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DEBUG.STAMP7.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP7.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP7.RESERVED0;
}
void Write_Dx_m1_debug_Stamp7_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DEBUG.STAMP7.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP7.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP8 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DEBUG.STAMP8 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP8.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP8.U;
}
void Write_Dx_m1_debug_Stamp8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DEBUG.STAMP8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP8.DMA_RD_WR_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DEBUG.STAMP8.DMA_RD_WR_CNT_SEL : " << ((dxDX_M1_DEBUG_t*) base)->STAMP8.DMA_RD_WR_CNT_SEL << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP8.DMA_RD_WR_CNT_SEL;
}
void Write_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DEBUG.STAMP8.DMA_RD_WR_CNT_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP8.DMA_RD_WR_CNT_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP8.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DEBUG.STAMP8.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP8.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP8.RESERVED0;
}
void Write_Dx_m1_debug_Stamp8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DEBUG.STAMP8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP9 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DEBUG.STAMP9 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP9.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP9.U;
}
void Write_Dx_m1_debug_Stamp9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DEBUG.STAMP9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP9.DMA_RD_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DEBUG.STAMP9.DMA_RD_ONLY_CNT_SEL : " << ((dxDX_M1_DEBUG_t*) base)->STAMP9.DMA_RD_ONLY_CNT_SEL << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP9.DMA_RD_ONLY_CNT_SEL;
}
void Write_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DEBUG.STAMP9.DMA_RD_ONLY_CNT_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP9.DMA_RD_ONLY_CNT_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP9.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DEBUG.STAMP9.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP9.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP9.RESERVED0;
}
void Write_Dx_m1_debug_Stamp9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DEBUG.STAMP9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP10 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DEBUG.STAMP10 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP10.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP10.U;
}
void Write_Dx_m1_debug_Stamp10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DEBUG.STAMP10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->STAMP10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.STAMP10.DMA_WR_ONLY_CNT_SEL (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DEBUG.STAMP10.DMA_WR_ONLY_CNT_SEL : " << ((dxDX_M1_DEBUG_t*) base)->STAMP10.DMA_WR_ONLY_CNT_SEL << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP10.DMA_WR_ONLY_CNT_SEL;
}
void Write_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DEBUG.STAMP10.DMA_WR_ONLY_CNT_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP10.DMA_WR_ONLY_CNT_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.STAMP10.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Stamp10_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DEBUG.STAMP10.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->STAMP10.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->STAMP10.RESERVED0;
}
void Write_Dx_m1_debug_Stamp10_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DEBUG.STAMP10.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->STAMP10.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DEBUG.CKSUM0 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM0.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM0.U;
}
void Write_Dx_m1_debug_Cksum0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DEBUG.CKSUM0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM0.CKSUM_PE0_SFU_IN << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM0.CKSUM_PE0_SFU_IN;
}
void Write_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM0.CKSUM_PE0_SFU_IN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DEBUG.CKSUM1 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM1.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM1.U;
}
void Write_Dx_m1_debug_Cksum1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DEBUG.CKSUM1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM1.CKSUM_PE1_SFU_IN << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM1.CKSUM_PE1_SFU_IN;
}
void Write_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM1.CKSUM_PE1_SFU_IN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM2 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM2.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM2.U;
}
void Write_Dx_m1_debug_Cksum2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM2.CKSUM_PE1_SFU_OUT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM2.CKSUM_PE1_SFU_OUT;
}
void Write_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM2.CKSUM_PE1_SFU_OUT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM2.CKSUM_PE0_SFU_OUT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM2.CKSUM_PE0_SFU_OUT;
}
void Write_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM2.CKSUM_PE0_SFU_OUT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM2.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum2_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM2.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM2.RESERVED0;
}
void Write_Dx_m1_debug_Cksum2_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DEBUG.CKSUM2.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM2.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM3 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM3.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM3.U;
}
void Write_Dx_m1_debug_Cksum3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM3.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM3.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM3.RESERVED0;
}
void Write_Dx_m1_debug_Cksum3_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM3.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM3.CKSUM_ACC_RST (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3_CKSUM_ACC_RST(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3.CKSUM_ACC_RST : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM3.CKSUM_ACC_RST << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM3.CKSUM_ACC_RST;
}
void Write_Dx_m1_debug_Cksum3_CKSUM_ACC_RST(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3.CKSUM_ACC_RST : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM3.CKSUM_ACC_RST = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM3.CKSUM_EN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum3_CKSUM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3.CKSUM_EN : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM3.CKSUM_EN << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM3.CKSUM_EN;
}
void Write_Dx_m1_debug_Cksum3_CKSUM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DEBUG.CKSUM3.CKSUM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM3.CKSUM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM4 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DEBUG.CKSUM4 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM4.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM4.U;
}
void Write_Dx_m1_debug_Cksum4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DEBUG.CKSUM4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM4.CKSUM_PE0_SFU_IN_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM4.CKSUM_PE0_SFU_IN_ACC;
}
void Write_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM4.CKSUM_PE0_SFU_IN_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM5 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DEBUG.CKSUM5 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM5.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM5.U;
}
void Write_Dx_m1_debug_Cksum5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DEBUG.CKSUM5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM5.CKSUM_PE1_SFU_IN_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM5.CKSUM_PE1_SFU_IN_ACC;
}
void Write_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM5.CKSUM_PE1_SFU_IN_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM6 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM6.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM6.U;
}
void Write_Dx_m1_debug_Cksum6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM6.CKSUM_PE1_SFU_OUT_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM6.CKSUM_PE1_SFU_OUT_ACC;
}
void Write_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM6.CKSUM_PE1_SFU_OUT_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM6.CKSUM_PE0_SFU_OUT_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM6.CKSUM_PE0_SFU_OUT_ACC;
}
void Write_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM6.CKSUM_PE0_SFU_OUT_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM6.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM6.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM6.RESERVED0;
}
void Write_Dx_m1_debug_Cksum6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DEBUG.CKSUM6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM7 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DEBUG.CKSUM7 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM7.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM7.U;
}
void Write_Dx_m1_debug_Cksum7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DEBUG.CKSUM7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM7.CKSUM_PE2_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DEBUG.CKSUM7.CKSUM_PE2_SFU_IN : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM7.CKSUM_PE2_SFU_IN << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM7.CKSUM_PE2_SFU_IN;
}
void Write_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DEBUG.CKSUM7.CKSUM_PE2_SFU_IN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM7.CKSUM_PE2_SFU_IN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM8 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DEBUG.CKSUM8 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM8.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM8.U;
}
void Write_Dx_m1_debug_Cksum8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DEBUG.CKSUM8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM8.CKSUM_PE3_SFU_IN (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DEBUG.CKSUM8.CKSUM_PE3_SFU_IN : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM8.CKSUM_PE3_SFU_IN << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM8.CKSUM_PE3_SFU_IN;
}
void Write_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DEBUG.CKSUM8.CKSUM_PE3_SFU_IN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM8.CKSUM_PE3_SFU_IN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM9 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM9.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM9.U;
}
void Write_Dx_m1_debug_Cksum9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM9.CKSUM_PE3_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9.CKSUM_PE3_SFU_OUT : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM9.CKSUM_PE3_SFU_OUT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM9.CKSUM_PE3_SFU_OUT;
}
void Write_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9.CKSUM_PE3_SFU_OUT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM9.CKSUM_PE3_SFU_OUT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM9.CKSUM_PE2_SFU_OUT (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9.CKSUM_PE2_SFU_OUT : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM9.CKSUM_PE2_SFU_OUT << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM9.CKSUM_PE2_SFU_OUT;
}
void Write_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9.CKSUM_PE2_SFU_OUT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM9.CKSUM_PE2_SFU_OUT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM9.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM9.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM9.RESERVED0;
}
void Write_Dx_m1_debug_Cksum9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DEBUG.CKSUM9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM10 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DEBUG.CKSUM10 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM10.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM10.U;
}
void Write_Dx_m1_debug_Cksum10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DEBUG.CKSUM10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM10.CKSUM_PE2_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DEBUG.CKSUM10.CKSUM_PE2_SFU_IN_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM10.CKSUM_PE2_SFU_IN_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM10.CKSUM_PE2_SFU_IN_ACC;
}
void Write_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DEBUG.CKSUM10.CKSUM_PE2_SFU_IN_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM10.CKSUM_PE2_SFU_IN_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM11 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DEBUG.CKSUM11 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM11.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM11.U;
}
void Write_Dx_m1_debug_Cksum11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DEBUG.CKSUM11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM11.CKSUM_PE3_SFU_IN_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DEBUG.CKSUM11.CKSUM_PE3_SFU_IN_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM11.CKSUM_PE3_SFU_IN_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM11.CKSUM_PE3_SFU_IN_ACC;
}
void Write_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DEBUG.CKSUM11.CKSUM_PE3_SFU_IN_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM11.CKSUM_PE3_SFU_IN_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM12 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM12.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM12.U;
}
void Write_Dx_m1_debug_Cksum12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->CKSUM12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.CKSUM12.CKSUM_PE3_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12.CKSUM_PE3_SFU_OUT_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM12.CKSUM_PE3_SFU_OUT_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM12.CKSUM_PE3_SFU_OUT_ACC;
}
void Write_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12.CKSUM_PE3_SFU_OUT_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM12.CKSUM_PE3_SFU_OUT_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM12.CKSUM_PE2_SFU_OUT_ACC (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12.CKSUM_PE2_SFU_OUT_ACC : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM12.CKSUM_PE2_SFU_OUT_ACC << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM12.CKSUM_PE2_SFU_OUT_ACC;
}
void Write_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12.CKSUM_PE2_SFU_OUT_ACC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM12.CKSUM_PE2_SFU_OUT_ACC = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.CKSUM12.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Cksum12_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->CKSUM12.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->CKSUM12.RESERVED0;
}
void Write_Dx_m1_debug_Cksum12_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DEBUG.CKSUM12.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->CKSUM12.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.U;
}
void Write_Dx_m1_debug_Fsm_pe0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->FSM_PE0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.FSM_PE0.FSM_PE0_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.FSM_PE0_WR : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.FSM_PE0_WR << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.FSM_PE0_WR;
}
void Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.FSM_PE0_WR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.FSM_PE0_WR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE0.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.RESERVED1 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.RESERVED1 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.RESERVED1;
}
void Write_Dx_m1_debug_Fsm_pe0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE0.FSM_PE0_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.FSM_PE0_RD : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.FSM_PE0_RD << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.FSM_PE0_RD;
}
void Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.FSM_PE0_RD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.FSM_PE0_RD = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE0.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.RESERVED0;
}
void Write_Dx_m1_debug_Fsm_pe0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DEBUG.FSM_PE0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.U;
}
void Write_Dx_m1_debug_Fsm_pe1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->FSM_PE1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.FSM_PE1.FSM_PE1_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.FSM_PE1_WR : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.FSM_PE1_WR << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.FSM_PE1_WR;
}
void Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.FSM_PE1_WR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.FSM_PE1_WR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE1.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.RESERVED1 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.RESERVED1 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.RESERVED1;
}
void Write_Dx_m1_debug_Fsm_pe1_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE1.FSM_PE1_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.FSM_PE1_RD : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.FSM_PE1_RD << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.FSM_PE1_RD;
}
void Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.FSM_PE1_RD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.FSM_PE1_RD = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE1.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.RESERVED0;
}
void Write_Dx_m1_debug_Fsm_pe1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DEBUG.FSM_PE1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE2 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.U;
}
void Write_Dx_m1_debug_Fsm_pe2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->FSM_PE2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.FSM_PE2.FSM_PE2_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.FSM_PE2_WR : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.FSM_PE2_WR << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.FSM_PE2_WR;
}
void Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.FSM_PE2_WR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.FSM_PE2_WR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE2.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.RESERVED1 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.RESERVED1 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.RESERVED1;
}
void Write_Dx_m1_debug_Fsm_pe2_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE2.FSM_PE2_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.FSM_PE2_RD : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.FSM_PE2_RD << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.FSM_PE2_RD;
}
void Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.FSM_PE2_RD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.FSM_PE2_RD = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE2.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe2_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.RESERVED0;
}
void Write_Dx_m1_debug_Fsm_pe2_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DEBUG.FSM_PE2.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE2.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE3 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.U << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.U;
}
void Write_Dx_m1_debug_Fsm_pe3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DEBUG_t*) base)->FSM_PE3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DEBUG.FSM_PE3.FSM_PE3_WR (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.FSM_PE3_WR : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.FSM_PE3_WR << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.FSM_PE3_WR;
}
void Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.FSM_PE3_WR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.FSM_PE3_WR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE3.RESERVED1 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.RESERVED1 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.RESERVED1 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.RESERVED1;
}
void Write_Dx_m1_debug_Fsm_pe3_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE3.FSM_PE3_RD (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.FSM_PE3_RD : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.FSM_PE3_RD << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.FSM_PE3_RD;
}
void Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.FSM_PE3_RD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.FSM_PE3_RD = val;
    IOMEM_BARRIER();
}

/* DX_M1_DEBUG.FSM_PE3.RESERVED0 (Category: DEBUG) */
uint32_t Read_Dx_m1_debug_Fsm_pe3_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.RESERVED0 : " << ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.RESERVED0 << std::endl;
    return ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.RESERVED0;
}
void Write_Dx_m1_debug_Fsm_pe3_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DEBUG_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DEBUG.FSM_PE3.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DEBUG_t*) base)->FSM_PE3.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_low(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DMA.AXI_BASE_ADDR_LOW : " << ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.U;
}
void Write_Dx_m1_dma_Axi_base_addr_low(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DMA.AXI_BASE_ADDR_LOW : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW : " << ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW;
}
void Write_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_high(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DMA.AXI_BASE_ADDR_HIGH : " << ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.U;
}
void Write_Dx_m1_dma_Axi_base_addr_high(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DMA.AXI_BASE_ADDR_HIGH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH : " << ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH;
}
void Write_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_raddr(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DMA.AXI4_RADDR : " << ((dxDX_M1_DMA_t*) base)->AXI4_RADDR.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI4_RADDR.U;
}
void Write_Dx_m1_dma_Axi4_raddr(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DMA.AXI4_RADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI4_RADDR.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI4_RADDR.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI4_RADDR.DMA0_AXI4_RADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DMA.AXI4_RADDR.DMA0_AXI4_RADDR : " << ((dxDX_M1_DMA_t*) base)->AXI4_RADDR.DMA0_AXI4_RADDR << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI4_RADDR.DMA0_AXI4_RADDR;
}
void Write_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_DMA.AXI4_RADDR.DMA0_AXI4_RADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI4_RADDR.DMA0_AXI4_RADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_waddr(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DMA.AXI4_WADDR : " << ((dxDX_M1_DMA_t*) base)->AXI4_WADDR.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI4_WADDR.U;
}
void Write_Dx_m1_dma_Axi4_waddr(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DMA.AXI4_WADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI4_WADDR.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI4_WADDR.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI4_WADDR.DMA0_AXI4_WADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DMA.AXI4_WADDR.DMA0_AXI4_WADDR : " << ((dxDX_M1_DMA_t*) base)->AXI4_WADDR.DMA0_AXI4_WADDR << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI4_WADDR.DMA0_AXI4_WADDR;
}
void Write_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_DMA.AXI4_WADDR.DMA0_AXI4_WADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI4_WADDR.DMA0_AXI4_WADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.RSVD0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DMA.RSVD0 : " << ((dxDX_M1_DMA_t*) base)->RSVD0.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD0.U;
}
void Write_Dx_m1_dma_Rsvd0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DMA.RSVD0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->RSVD0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.RSVD0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DMA.RSVD0.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->RSVD0.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD0.RESERVED0;
}
void Write_Dx_m1_dma_Rsvd0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_DMA.RSVD0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.RSVD1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DMA.RSVD1 : " << ((dxDX_M1_DMA_t*) base)->RSVD1.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD1.U;
}
void Write_Dx_m1_dma_Rsvd1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DMA.RSVD1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->RSVD1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.RSVD1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DMA.RSVD1.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->RSVD1.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD1.RESERVED0;
}
void Write_Dx_m1_dma_Rsvd1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_DMA.RSVD1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DMA.SRAM_DST_ADDR0 : " << ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.U;
}
void Write_Dx_m1_dma_Sram_dst_addr0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DMA.SRAM_DST_ADDR0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 : " << ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0;
}
void Write_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DMA.SRAM_DST_ADDR1 : " << ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.U;
}
void Write_Dx_m1_dma_Sram_dst_addr1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DMA.SRAM_DST_ADDR1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 : " << ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1;
}
void Write_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_src_addr(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DMA.SRAM_SRC_ADDR : " << ((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.U;
}
void Write_Dx_m1_dma_Sram_src_addr(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DMA.SRAM_SRC_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR : " << ((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR;
}
void Write_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.READ_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE : " << ((dxDX_M1_DMA_t*) base)->READ_SIZE.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->READ_SIZE.U;
}
void Write_Dx_m1_dma_Read_size(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->READ_SIZE.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->READ_SIZE.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.READ_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE.RESERVED1 : " << ((dxDX_M1_DMA_t*) base)->READ_SIZE.RESERVED1 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->READ_SIZE.RESERVED1;
}
void Write_Dx_m1_dma_Read_size_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->READ_SIZE.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.READ_SIZE.DMA0_READ_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size_DMA0_READ_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE.DMA0_READ_SIZE : " << ((dxDX_M1_DMA_t*) base)->READ_SIZE.DMA0_READ_SIZE << std::endl;
    return ((dxDX_M1_DMA_t*) base)->READ_SIZE.DMA0_READ_SIZE;
}
void Write_Dx_m1_dma_Read_size_DMA0_READ_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE.DMA0_READ_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->READ_SIZE.DMA0_READ_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.READ_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Read_size_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->READ_SIZE.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->READ_SIZE.RESERVED0;
}
void Write_Dx_m1_dma_Read_size_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_DMA.READ_SIZE.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->READ_SIZE.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE : " << ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.U;
}
void Write_Dx_m1_dma_Write_size(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->WRITE_SIZE.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.WRITE_SIZE.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE.RESERVED1 : " << ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.RESERVED1 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.RESERVED1;
}
void Write_Dx_m1_dma_Write_size_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.WRITE_SIZE.DMA0_WRITE_SIZE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE.DMA0_WRITE_SIZE : " << ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.DMA0_WRITE_SIZE << std::endl;
    return ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.DMA0_WRITE_SIZE;
}
void Write_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE.DMA0_WRITE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.DMA0_WRITE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.WRITE_SIZE.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Write_size_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.RESERVED0;
}
void Write_Dx_m1_dma_Write_size_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_DMA.WRITE_SIZE.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->WRITE_SIZE.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.RSVD2 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DMA.RSVD2 : " << ((dxDX_M1_DMA_t*) base)->RSVD2.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD2.U;
}
void Write_Dx_m1_dma_Rsvd2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DMA.RSVD2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->RSVD2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.RSVD2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd2_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DMA.RSVD2.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->RSVD2.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD2.RESERVED0;
}
void Write_Dx_m1_dma_Rsvd2_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_DMA.RSVD2.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD2.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.RSVD3 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DMA.RSVD3 : " << ((dxDX_M1_DMA_t*) base)->RSVD3.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD3.U;
}
void Write_Dx_m1_dma_Rsvd3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DMA.RSVD3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->RSVD3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.RSVD3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd3_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DMA.RSVD3.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->RSVD3.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD3.RESERVED0;
}
void Write_Dx_m1_dma_Rsvd3_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_DMA.RSVD3.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD3.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.RSVD4 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DMA.RSVD4 : " << ((dxDX_M1_DMA_t*) base)->RSVD4.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD4.U;
}
void Write_Dx_m1_dma_Rsvd4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DMA.RSVD4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->RSVD4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.RSVD4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd4_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DMA.RSVD4.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->RSVD4.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD4.RESERVED0;
}
void Write_Dx_m1_dma_Rsvd4_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_DMA.RSVD4.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD4.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.RSVD5 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DMA.RSVD5 : " << ((dxDX_M1_DMA_t*) base)->RSVD5.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD5.U;
}
void Write_Dx_m1_dma_Rsvd5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DMA.RSVD5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->RSVD5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.RSVD5.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Rsvd5_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DMA.RSVD5.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->RSVD5.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->RSVD5.RESERVED0;
}
void Write_Dx_m1_dma_Rsvd5_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_DMA.RSVD5.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->RSVD5.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.IRQ (Category: DMA) */
uint32_t Read_Dx_m1_dma_Irq(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DMA.IRQ : " << ((dxDX_M1_DMA_t*) base)->IRQ.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->IRQ.U;
}
void Write_Dx_m1_dma_Irq(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DMA.IRQ : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->IRQ.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->IRQ.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.IRQ.DMA_IRQ_EN (Category: DMA) */
uint32_t Read_Dx_m1_dma_Irq_DMA_IRQ_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DMA.IRQ.DMA_IRQ_EN : " << ((dxDX_M1_DMA_t*) base)->IRQ.DMA_IRQ_EN << std::endl;
    return ((dxDX_M1_DMA_t*) base)->IRQ.DMA_IRQ_EN;
}
void Write_Dx_m1_dma_Irq_DMA_IRQ_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DMA.IRQ.DMA_IRQ_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->IRQ.DMA_IRQ_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.IRQ.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Irq_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DMA.IRQ.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->IRQ.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->IRQ.RESERVED0;
}
void Write_Dx_m1_dma_Irq_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_DMA.IRQ.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->IRQ.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.CMD (Category: DMA) */
uint32_t Read_Dx_m1_dma_Cmd(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DMA.CMD : " << ((dxDX_M1_DMA_t*) base)->CMD.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->CMD.U;
}
void Write_Dx_m1_dma_Cmd(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DMA.CMD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->CMD.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->CMD.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.CMD.DMA_START_CMD (Category: DMA) */
uint32_t Read_Dx_m1_dma_Cmd_DMA_START_CMD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DMA.CMD.DMA_START_CMD : " << ((dxDX_M1_DMA_t*) base)->CMD.DMA_START_CMD << std::endl;
    return ((dxDX_M1_DMA_t*) base)->CMD.DMA_START_CMD;
}
void Write_Dx_m1_dma_Cmd_DMA_START_CMD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DMA.CMD.DMA_START_CMD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->CMD.DMA_START_CMD = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.CMD.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Cmd_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DMA.CMD.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->CMD.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->CMD.RESERVED0;
}
void Write_Dx_m1_dma_Cmd_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_DMA.CMD.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->CMD.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Status(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DMA.STATUS : " << ((dxDX_M1_DMA_t*) base)->STATUS.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->STATUS.U;
}
void Write_Dx_m1_dma_Status(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DMA.STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->STATUS.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->STATUS.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.STATUS.DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Status_DMA_DONE_STATUS(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DMA.STATUS.DMA_DONE_STATUS : " << ((dxDX_M1_DMA_t*) base)->STATUS.DMA_DONE_STATUS << std::endl;
    return ((dxDX_M1_DMA_t*) base)->STATUS.DMA_DONE_STATUS;
}
void Write_Dx_m1_dma_Status_DMA_DONE_STATUS(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DMA.STATUS.DMA_DONE_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->STATUS.DMA_DONE_STATUS = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Status_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DMA.STATUS.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->STATUS.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->STATUS.RESERVED0;
}
void Write_Dx_m1_dma_Status_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_DMA.STATUS.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->STATUS.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_low(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DMA.SFR_BASE_ADDR_LOW : " << ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.U;
}
void Write_Dx_m1_dma_Sfr_base_addr_low(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DMA.SFR_BASE_ADDR_LOW : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW : " << ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW;
}
void Write_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_high(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DMA.SFR_BASE_ADDR_HIGH : " << ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.U;
}
void Write_Dx_m1_dma_Sfr_base_addr_high(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DMA.SFR_BASE_ADDR_HIGH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH : " << ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH;
}
void Write_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_addr_offs(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DMA.SFR_ADDR_OFFS : " << ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.U;
}
void Write_Dx_m1_dma_Sfr_addr_offs(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DMA.SFR_ADDR_OFFS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_ADDR_OFFS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_addr_offs_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DMA.SFR_ADDR_OFFS.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.RESERVED0;
}
void Write_Dx_m1_dma_Sfr_addr_offs_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DMA.SFR_ADDR_OFFS.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS : " << ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.SFR_ADDR_OFFS << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.SFR_ADDR_OFFS;
}
void Write_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_ADDR_OFFS.SFR_ADDR_OFFS = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_start_addr(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DMA.SFR_START_ADDR : " << ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.U;
}
void Write_Dx_m1_dma_Sfr_start_addr(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DMA.SFR_START_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_START_ADDR.SFR_START_ADDR (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DMA.SFR_START_ADDR.SFR_START_ADDR : " << ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.SFR_START_ADDR << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.SFR_START_ADDR;
}
void Write_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DMA.SFR_START_ADDR.SFR_START_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.SFR_START_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_START_ADDR.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_start_addr_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DMA.SFR_START_ADDR.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.RESERVED0;
}
void Write_Dx_m1_dma_Sfr_start_addr_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_DMA.SFR_START_ADDR.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_START_ADDR.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT : " << ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.U;
}
void Write_Dx_m1_dma_Sfr_move_cnt(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_MOVE_CNT.RESERVED1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT.RESERVED1 : " << ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.RESERVED1 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.RESERVED1;
}
void Write_Dx_m1_dma_Sfr_move_cnt_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT : " << ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.SFR_MOVE_CNT << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.SFR_MOVE_CNT;
}
void Write_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.SFR_MOVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_MOVE_CNT.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_move_cnt_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.RESERVED0;
}
void Write_Dx_m1_dma_Sfr_move_cnt_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_DMA.SFR_MOVE_CNT.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_MOVE_CNT.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_ID (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_id(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DMA.SFR_ID : " << ((dxDX_M1_DMA_t*) base)->SFR_ID.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_ID.U;
}
void Write_Dx_m1_dma_Sfr_id(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DMA.SFR_ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_ID.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_ID.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_ID.SFR_ID (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_id_SFR_ID(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DMA.SFR_ID.SFR_ID : " << ((dxDX_M1_DMA_t*) base)->SFR_ID.SFR_ID << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_ID.SFR_ID;
}
void Write_Dx_m1_dma_Sfr_id_SFR_ID(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DMA.SFR_ID.SFR_ID : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_ID.SFR_ID = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_ID.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_id_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DMA.SFR_ID.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->SFR_ID.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_ID.RESERVED0;
}
void Write_Dx_m1_dma_Sfr_id_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_DMA.SFR_ID.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_ID.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_DMA_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_dma_status(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DMA.SFR_DMA_STATUS : " << ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.U;
}
void Write_Dx_m1_dma_Sfr_dma_status(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DMA.SFR_DMA_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS : " << ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.SFR_DMA_DONE_STATUS << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.SFR_DMA_DONE_STATUS;
}
void Write_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.SFR_DMA_DONE_STATUS = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.SFR_DMA_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Sfr_dma_status_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DMA.SFR_DMA_STATUS.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.RESERVED0;
}
void Write_Dx_m1_dma_Sfr_dma_status_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_DMA.SFR_DMA_STATUS.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->SFR_DMA_STATUS.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.DMA_CTRL (Category: DMA) */
uint32_t Read_Dx_m1_dma_Dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DMA.DMA_CTRL : " << ((dxDX_M1_DMA_t*) base)->DMA_CTRL.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->DMA_CTRL.U;
}
void Write_Dx_m1_dma_Dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DMA.DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.DMA_CTRL.DMA_CTRL_ENABLE (Category: DMA) */
uint32_t Read_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DMA.DMA_CTRL.DMA_CTRL_ENABLE : " << ((dxDX_M1_DMA_t*) base)->DMA_CTRL.DMA_CTRL_ENABLE << std::endl;
    return ((dxDX_M1_DMA_t*) base)->DMA_CTRL.DMA_CTRL_ENABLE;
}
void Write_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DMA.DMA_CTRL.DMA_CTRL_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->DMA_CTRL.DMA_CTRL_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.DMA_CTRL.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DMA.DMA_CTRL.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_dma_Dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_DMA.DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Flush_status(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DMA.FLUSH_STATUS : " << ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.U;
}
void Write_Dx_m1_dma_Flush_status(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DMA.FLUSH_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.FLUSH_STATUS.FLUSH_STATUS (Category: DMA) */
uint32_t Read_Dx_m1_dma_Flush_status_FLUSH_STATUS(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DMA.FLUSH_STATUS.FLUSH_STATUS : " << ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.FLUSH_STATUS << std::endl;
    return ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.FLUSH_STATUS;
}
void Write_Dx_m1_dma_Flush_status_FLUSH_STATUS(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DMA.FLUSH_STATUS.FLUSH_STATUS : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.FLUSH_STATUS = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.FLUSH_STATUS.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Flush_status_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DMA.FLUSH_STATUS.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.RESERVED0;
}
void Write_Dx_m1_dma_Flush_status_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_DMA.FLUSH_STATUS.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->FLUSH_STATUS.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DMA.AXI_CFG0 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG0.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG0.U;
}
void Write_Dx_m1_dma_Axi_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DMA.AXI_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG0.AXI_RDMA_BURST_LENGTH << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG0.AXI_RDMA_BURST_LENGTH;
}
void Write_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG0.AXI_RDMA_BURST_LENGTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG0.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DMA.AXI_CFG0.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG0.RESERVED0;
}
void Write_Dx_m1_dma_Axi_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_DMA.AXI_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG1 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_DMA.AXI_CFG1 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG1.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG1.U;
}
void Write_Dx_m1_dma_Axi_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_DMA.AXI_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG1.AXI_WDMA_BURST_LENGTH << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG1.AXI_WDMA_BURST_LENGTH;
}
void Write_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG1.AXI_WDMA_BURST_LENGTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG1.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_DMA.AXI_CFG1.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG1.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG1.RESERVED0;
}
void Write_Dx_m1_dma_Axi_cfg1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_DMA.AXI_CFG1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG2 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_DMA.AXI_CFG2 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG2.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG2.U;
}
void Write_Dx_m1_dma_Axi_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_DMA.AXI_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_CFG2.AXI_RDMA_MO (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_DMA.AXI_CFG2.AXI_RDMA_MO : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG2.AXI_RDMA_MO << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG2.AXI_RDMA_MO;
}
void Write_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_DMA.AXI_CFG2.AXI_RDMA_MO : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG2.AXI_RDMA_MO = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG2.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg2_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_DMA.AXI_CFG2.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG2.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG2.RESERVED0;
}
void Write_Dx_m1_dma_Axi_cfg2_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_DMA.AXI_CFG2.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG2.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG3 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_DMA.AXI_CFG3 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG3.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG3.U;
}
void Write_Dx_m1_dma_Axi_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_DMA.AXI_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_CFG3.AXI_WDMA_MO (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_DMA.AXI_CFG3.AXI_WDMA_MO : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG3.AXI_WDMA_MO << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG3.AXI_WDMA_MO;
}
void Write_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_DMA.AXI_CFG3.AXI_WDMA_MO : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG3.AXI_WDMA_MO = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG3.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg3_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_DMA.AXI_CFG3.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG3.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG3.RESERVED0;
}
void Write_Dx_m1_dma_Axi_cfg3_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_DMA.AXI_CFG3.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG3.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG4 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_DMA.AXI_CFG4 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG4.U << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG4.U;
}
void Write_Dx_m1_dma_Axi_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_DMA.AXI_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_DMA_t*) base)->AXI_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_DMA.AXI_CFG4.AXI_4KB_BOUNDARY (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_DMA.AXI_CFG4.AXI_4KB_BOUNDARY : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG4.AXI_4KB_BOUNDARY << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG4.AXI_4KB_BOUNDARY;
}
void Write_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_DMA.AXI_CFG4.AXI_4KB_BOUNDARY : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG4.AXI_4KB_BOUNDARY = val;
    IOMEM_BARRIER();
}

/* DX_M1_DMA.AXI_CFG4.RESERVED0 (Category: DMA) */
uint32_t Read_Dx_m1_dma_Axi_cfg4_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_DMA.AXI_CFG4.RESERVED0 : " << ((dxDX_M1_DMA_t*) base)->AXI_CFG4.RESERVED0 << std::endl;
    return ((dxDX_M1_DMA_t*) base)->AXI_CFG4.RESERVED0;
}
void Write_Dx_m1_dma_Axi_cfg4_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_DMA_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_DMA.AXI_CFG4.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_DMA_t*) base)->AXI_CFG4.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.DATA_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.U;
}
void Write_Dx_m1_npu0_Data_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->DATA_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.FEATURE_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.FEATURE_BIT_WIDTH;
}
void Write_Dx_m1_npu0_Data_cfg0_FEATURE_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.FEATURE_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.DATA_CFG0.W_FEATURE_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0.W_FEATURE_BIT_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.W_FEATURE_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.W_FEATURE_BIT_WIDTH;
}
void Write_Dx_m1_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0.W_FEATURE_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.W_FEATURE_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.DATA_CFG0.RESHAPE_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0.RESHAPE_SURFACE_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.RESHAPE_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.RESHAPE_SURFACE_STRIDE;
}
void Write_Dx_m1_npu0_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU0.DATA_CFG0.RESHAPE_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->DATA_CFG0.RESHAPE_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL : " << ((dxDX_M1_NPU0_t*) base)->CTRL.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.U;
}
void Write_Dx_m1_npu0_Ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.CTRL.RESHAPE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_RESHAPE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.RESHAPE_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.RESHAPE_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.RESHAPE_EN;
}
void Write_Dx_m1_npu0_Ctrl_RESHAPE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.RESHAPE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.RESHAPE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.WINOGRAD_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WINOGRAD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WINOGRAD_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.WINOGRAD_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.WINOGRAD_EN;
}
void Write_Dx_m1_npu0_Ctrl_WINOGRAD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WINOGRAD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.WINOGRAD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.FEATURE_COMPRESS_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_FEATURE_COMPRESS_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.FEATURE_COMPRESS_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_COMPRESS_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_COMPRESS_EN;
}
void Write_Dx_m1_npu0_Ctrl_FEATURE_COMPRESS_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.FEATURE_COMPRESS_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_COMPRESS_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.WEIGHT_COMPRESS_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WEIGHT_COMPRESS_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WEIGHT_COMPRESS_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.WEIGHT_COMPRESS_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.WEIGHT_COMPRESS_EN;
}
void Write_Dx_m1_npu0_Ctrl_WEIGHT_COMPRESS_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WEIGHT_COMPRESS_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.WEIGHT_COMPRESS_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.SKIP_CONNECTION_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.SKIP_CONNECTION_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.SKIP_CONNECTION_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.SKIP_CONNECTION_EN;
}
void Write_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.SKIP_CONNECTION_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.SKIP_CONNECTION_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.SKIP_CONNECTION_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.SKIP_CONNECTION_TYPE : " << ((dxDX_M1_NPU0_t*) base)->CTRL.SKIP_CONNECTION_TYPE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.SKIP_CONNECTION_TYPE;
}
void Write_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.SKIP_CONNECTION_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.SKIP_CONNECTION_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.RESIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_RESIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.RESIZE : " << ((dxDX_M1_NPU0_t*) base)->CTRL.RESIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.RESIZE;
}
void Write_Dx_m1_npu0_Ctrl_RESIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.RESIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.RESIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.WRITE_POOL_ONLY (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WRITE_POOL_ONLY(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WRITE_POOL_ONLY : " << ((dxDX_M1_NPU0_t*) base)->CTRL.WRITE_POOL_ONLY << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.WRITE_POOL_ONLY;
}
void Write_Dx_m1_npu0_Ctrl_WRITE_POOL_ONLY(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WRITE_POOL_ONLY : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.WRITE_POOL_ONLY = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.WEIGHT_BROADCAST_MODE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WEIGHT_BROADCAST_MODE_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.WEIGHT_BROADCAST_MODE_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.WEIGHT_BROADCAST_MODE_EN;
}
void Write_Dx_m1_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.WEIGHT_BROADCAST_MODE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.WEIGHT_BROADCAST_MODE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.FEATURE_BROADCAST_MODE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.FEATURE_BROADCAST_MODE_EN : " << ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_BROADCAST_MODE_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_BROADCAST_MODE_EN;
}
void Write_Dx_m1_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.FEATURE_BROADCAST_MODE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_BROADCAST_MODE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.ACTIVE_CNT : " << ((dxDX_M1_NPU0_t*) base)->CTRL.ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.ACTIVE_CNT;
}
void Write_Dx_m1_npu0_Ctrl_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.ACTIVE_PERIOD : " << ((dxDX_M1_NPU0_t*) base)->CTRL.ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.ACTIVE_PERIOD;
}
void Write_Dx_m1_npu0_Ctrl_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.FEATURE_DATA_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_FEATURE_DATA_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.FEATURE_DATA_TYPE : " << ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_DATA_TYPE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_DATA_TYPE;
}
void Write_Dx_m1_npu0_Ctrl_FEATURE_DATA_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.FEATURE_DATA_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.FEATURE_DATA_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.CTRL.INPUT_DONE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Ctrl_INPUT_DONE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.INPUT_DONE : " << ((dxDX_M1_NPU0_t*) base)->CTRL.INPUT_DONE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->CTRL.INPUT_DONE;
}
void Write_Dx_m1_npu0_Ctrl_INPUT_DONE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU0.CTRL.INPUT_DONE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->CTRL.INPUT_DONE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU0.RESHAPE0 : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE0.U;
}
void Write_Dx_m1_npu0_Reshape0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU0.RESHAPE0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->RESHAPE0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.RESHAPE0.RESHAPE_TOTAL_WSIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape0_RESHAPE_TOTAL_WSIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU0.RESHAPE0.RESHAPE_TOTAL_WSIZE : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE0.RESHAPE_TOTAL_WSIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE0.RESHAPE_TOTAL_WSIZE;
}
void Write_Dx_m1_npu0_Reshape0_RESHAPE_TOTAL_WSIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU0.RESHAPE0.RESHAPE_TOTAL_WSIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE0.RESHAPE_TOTAL_WSIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE0.RESHAPE_IN_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape0_RESHAPE_IN_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU0.RESHAPE0.RESHAPE_IN_SIZE : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE0.RESHAPE_IN_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE0.RESHAPE_IN_SIZE;
}
void Write_Dx_m1_npu0_Reshape0_RESHAPE_IN_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU0.RESHAPE0.RESHAPE_IN_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE0.RESHAPE_IN_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1 : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE1.U;
}
void Write_Dx_m1_npu0_Reshape1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->RESHAPE1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.RESHAPE1.RESHAPE_ADDR_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1_RESHAPE_ADDR_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1.RESHAPE_ADDR_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_ADDR_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_ADDR_STRIDE;
}
void Write_Dx_m1_npu0_Reshape1_RESHAPE_ADDR_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1.RESHAPE_ADDR_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_ADDR_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE1.RESHAPE_ITER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1_RESHAPE_ITER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1.RESHAPE_ITER : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_ITER << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_ITER;
}
void Write_Dx_m1_npu0_Reshape1_RESHAPE_ITER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1.RESHAPE_ITER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_ITER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE1.RESHAPE_LAST_WSIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape1_RESHAPE_LAST_WSIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1.RESHAPE_LAST_WSIZE : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_LAST_WSIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_LAST_WSIZE;
}
void Write_Dx_m1_npu0_Reshape1_RESHAPE_LAST_WSIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU0.RESHAPE1.RESHAPE_LAST_WSIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE1.RESHAPE_LAST_WSIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU0.RESHAPE2 : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE2.U;
}
void Write_Dx_m1_npu0_Reshape2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU0.RESHAPE2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->RESHAPE2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.RESHAPE2.RESHAPE_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape2_RESHAPE_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU0.RESHAPE2.RESHAPE_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE2.RESHAPE_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE2.RESHAPE_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Reshape2_RESHAPE_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU0.RESHAPE2.RESHAPE_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE2.RESHAPE_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.RESHAPE3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU0.RESHAPE3 : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE3.U;
}
void Write_Dx_m1_npu0_Reshape3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU0.RESHAPE3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->RESHAPE3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.RESHAPE3.RESHAPE_WRITE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU0.RESHAPE3.RESHAPE_WRITE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->RESHAPE3.RESHAPE_WRITE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->RESHAPE3.RESHAPE_WRITE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU0.RESHAPE3.RESHAPE_WRITE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->RESHAPE3.RESHAPE_WRITE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.MISC (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Misc(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU0.MISC : " << ((dxDX_M1_NPU0_t*) base)->MISC.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->MISC.U;
}
void Write_Dx_m1_npu0_Misc(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU0.MISC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->MISC.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->MISC.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.MISC.TILE_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Misc_TILE_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU0.MISC.TILE_NUM : " << ((dxDX_M1_NPU0_t*) base)->MISC.TILE_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->MISC.TILE_NUM;
}
void Write_Dx_m1_npu0_Misc_TILE_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU0.MISC.TILE_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->MISC.TILE_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.MISC.LAYER_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Misc_LAYER_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU0.MISC.LAYER_NUM : " << ((dxDX_M1_NPU0_t*) base)->MISC.LAYER_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->MISC.LAYER_NUM;
}
void Write_Dx_m1_npu0_Misc_LAYER_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU0.MISC.LAYER_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->MISC.LAYER_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PSEUDO (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pseudo(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU0.PSEUDO : " << ((dxDX_M1_NPU0_t*) base)->PSEUDO.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PSEUDO.U;
}
void Write_Dx_m1_npu0_Pseudo(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU0.PSEUDO : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PSEUDO.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PSEUDO.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PSEUDO.PSEUDO_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pseudo_PSEUDO_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU0.PSEUDO.PSEUDO_CNT : " << ((dxDX_M1_NPU0_t*) base)->PSEUDO.PSEUDO_CNT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PSEUDO.PSEUDO_CNT;
}
void Write_Dx_m1_npu0_Pseudo_PSEUDO_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU0.PSEUDO.PSEUDO_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PSEUDO.PSEUDO_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.U;
}
void Write_Dx_m1_npu0_Sfu_ctrl0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_CTRL0.PRE_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_PRE_ACT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.PRE_ACT_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_ACT_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_ACT_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_PRE_ACT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.PRE_ACT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_ACT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.PRE_MULT_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.PRE_MULT_COEFF_SEL : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_MULT_COEFF_SEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_MULT_COEFF_SEL;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.PRE_MULT_COEFF_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_MULT_COEFF_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ACT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ACT_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ACT_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ACT_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_ACT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ACT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ACT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.ACT_INOUT_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ACT_INOUT_CTRL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ACT_INOUT_CTRL : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ACT_INOUT_CTRL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ACT_INOUT_CTRL;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_ACT_INOUT_CTRL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ACT_INOUT_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ACT_INOUT_CTRL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.POST_ACT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_POST_ACT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.POST_ACT_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.POST_ACT_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.POST_ACT_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_POST_ACT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.POST_ACT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.POST_ACT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.PRE_ADD_COEFF_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.PRE_ADD_COEFF_SEL : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_ADD_COEFF_SEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_ADD_COEFF_SEL;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.PRE_ADD_COEFF_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.PRE_ADD_COEFF_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.SE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_SE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.SE_EN : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.SE_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.SE_EN;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_SE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.SE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.SE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.SE_WRITE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_SE_WRITE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.SE_WRITE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.SE_WRITE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.SE_WRITE;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_SE_WRITE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.SE_WRITE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.SE_WRITE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.ARG_MAX_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ARG_MAX_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_MAX_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_MAX_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ARG_MAX_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_MAX_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.ARG_CLASS_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ARG_CLASS_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ARG_CLASS_NUM : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_CLASS_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_CLASS_NUM;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_ARG_CLASS_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ARG_CLASS_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_CLASS_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL0.ARG_MAX_OUT_FORMAT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ARG_MAX_OUT_FORMAT : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_MAX_OUT_FORMAT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_MAX_OUT_FORMAT;
}
void Write_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU0.SFU_CTRL0.ARG_MAX_OUT_FORMAT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL0.ARG_MAX_OUT_FORMAT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1 : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.U;
}
void Write_Dx_m1_npu0_Sfu_ctrl1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_CTRL1.SFU_HALF_RUN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SFU_HALF_RUN_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SFU_HALF_RUN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SFU_HALF_RUN_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SFU_HALF_RUN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SFU_HALF_RUN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.SKIP_ADD_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_ADD_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SKIP_ADD_SEL : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_ADD_SEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_ADD_SEL;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_ADD_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SKIP_ADD_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_ADD_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.SKIP_MUL_SEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_MUL_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SKIP_MUL_SEL : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_MUL_SEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_MUL_SEL;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_MUL_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SKIP_MUL_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_MUL_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.FLOAT2INT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_FLOAT2INT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.FLOAT2INT_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.FLOAT2INT_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.FLOAT2INT_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_FLOAT2INT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.FLOAT2INT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.FLOAT2INT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.SKIP_IN_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_IN_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SKIP_IN_TYPE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_IN_TYPE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_IN_TYPE;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_IN_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.SKIP_IN_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.SKIP_IN_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.POOL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_POOL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.POOL_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.POOL_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.POOL_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_POOL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.POOL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.POOL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.RESHAPE_32BIT_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.RESHAPE_32BIT_MODE : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.RESHAPE_32BIT_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.RESHAPE_32BIT_MODE;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.RESHAPE_32BIT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.RESHAPE_32BIT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CTRL1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_ctrl1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.RESERVED0;
}
void Write_Dx_m1_npu0_Sfu_ctrl1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU0.SFU_CTRL1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CTRL1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_POOL0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_pool0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU0.SFU_POOL0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_POOL0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_POOL0.U;
}
void Write_Dx_m1_npu0_Sfu_pool0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU0.SFU_POOL0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_POOL0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_POOL0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_POOL0.POOL_WINSIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_pool0_POOL_WINSIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU0.SFU_POOL0.POOL_WINSIZE : " << ((dxDX_M1_NPU0_t*) base)->SFU_POOL0.POOL_WINSIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_POOL0.POOL_WINSIZE;
}
void Write_Dx_m1_npu0_Sfu_pool0_POOL_WINSIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU0.SFU_POOL0.POOL_WINSIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_POOL0.POOL_WINSIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_max(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU0.SFU_CLIP_MAX : " << ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.U;
}
void Write_Dx_m1_npu0_Sfu_clip_max(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU0.SFU_CLIP_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_CLIP_MAX.CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_max_CLIP_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU0.SFU_CLIP_MAX.CLIP_MAX : " << ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.CLIP_MAX << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.CLIP_MAX;
}
void Write_Dx_m1_npu0_Sfu_clip_max_CLIP_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU0.SFU_CLIP_MAX.CLIP_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MAX.CLIP_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_min(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU0.SFU_CLIP_MIN : " << ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.U;
}
void Write_Dx_m1_npu0_Sfu_clip_min(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU0.SFU_CLIP_MIN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_CLIP_MIN.CLIP_MIN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_clip_min_CLIP_MIN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU0.SFU_CLIP_MIN.CLIP_MIN : " << ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.CLIP_MIN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.CLIP_MIN;
}
void Write_Dx_m1_npu0_Sfu_clip_min_CLIP_MIN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU0.SFU_CLIP_MIN.CLIP_MIN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_CLIP_MIN.CLIP_MIN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU0.SFU_COEFF0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.U;
}
void Write_Dx_m1_npu0_Sfu_coeff0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU0.SFU_COEFF0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF0.SKIP_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff0_SKIP_ADD_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU0.SFU_COEFF0.SKIP_ADD_COEFF : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.SKIP_ADD_COEFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.SKIP_ADD_COEFF;
}
void Write_Dx_m1_npu0_Sfu_coeff0_SKIP_ADD_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU0.SFU_COEFF0.SKIP_ADD_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF0.SKIP_ADD_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU0.SFU_COEFF1 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.U;
}
void Write_Dx_m1_npu0_Sfu_coeff1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU0.SFU_COEFF1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF1.PRE_ACT_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU0.SFU_COEFF1.PRE_ACT_MULT_COEFF : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.PRE_ACT_MULT_COEFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.PRE_ACT_MULT_COEFF;
}
void Write_Dx_m1_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU0.SFU_COEFF1.PRE_ACT_MULT_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF1.PRE_ACT_MULT_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU0.SFU_COEFF2 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.U;
}
void Write_Dx_m1_npu0_Sfu_coeff2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU0.SFU_COEFF2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF2.PRE_ACT_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU0.SFU_COEFF2.PRE_ACT_ADD_COEFF : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.PRE_ACT_ADD_COEFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.PRE_ACT_ADD_COEFF;
}
void Write_Dx_m1_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU0.SFU_COEFF2.PRE_ACT_ADD_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF2.PRE_ACT_ADD_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU0.SFU_COEFF3 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.U;
}
void Write_Dx_m1_npu0_Sfu_coeff3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU0.SFU_COEFF3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF3.AVG_POOL_MULT_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU0.SFU_COEFF3.AVG_POOL_MULT_COEFF : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.AVG_POOL_MULT_COEFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.AVG_POOL_MULT_COEFF;
}
void Write_Dx_m1_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU0.SFU_COEFF3.AVG_POOL_MULT_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF3.AVG_POOL_MULT_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU0.SFU_COEFF4 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.U;
}
void Write_Dx_m1_npu0_Sfu_coeff4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU0.SFU_COEFF4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF4.LMUL_ADD_COEFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff4_LMUL_ADD_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU0.SFU_COEFF4.LMUL_ADD_COEFF : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.LMUL_ADD_COEFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.LMUL_ADD_COEFF;
}
void Write_Dx_m1_npu0_Sfu_coeff4_LMUL_ADD_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU0.SFU_COEFF4.LMUL_ADD_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF4.LMUL_ADD_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU0.SFU_COEFF5 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.U;
}
void Write_Dx_m1_npu0_Sfu_coeff5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU0.SFU_COEFF5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF5.ACT_OFFSET_VAL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff5_ACT_OFFSET_VAL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU0.SFU_COEFF5.ACT_OFFSET_VAL : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.ACT_OFFSET_VAL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.ACT_OFFSET_VAL;
}
void Write_Dx_m1_npu0_Sfu_coeff5_ACT_OFFSET_VAL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU0.SFU_COEFF5.ACT_OFFSET_VAL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF5.ACT_OFFSET_VAL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU0.SFU_COEFF6 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.U;
}
void Write_Dx_m1_npu0_Sfu_coeff6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU0.SFU_COEFF6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF6.SKIP_SCALE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff6_SKIP_SCALE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU0.SFU_COEFF6.SKIP_SCALE : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.SKIP_SCALE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.SKIP_SCALE;
}
void Write_Dx_m1_npu0_Sfu_coeff6_SKIP_SCALE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU0.SFU_COEFF6.SKIP_SCALE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF6.SKIP_SCALE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU0.SFU_COEFF7 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.U;
}
void Write_Dx_m1_npu0_Sfu_coeff7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU0.SFU_COEFF7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF7.LEAKY_RELU_SLOPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU0.SFU_COEFF7.LEAKY_RELU_SLOPE : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.LEAKY_RELU_SLOPE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.LEAKY_RELU_SLOPE;
}
void Write_Dx_m1_npu0_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU0.SFU_COEFF7.LEAKY_RELU_SLOPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF7.LEAKY_RELU_SLOPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU0.SFU_COEFF8 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.U;
}
void Write_Dx_m1_npu0_Sfu_coeff8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU0.SFU_COEFF8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF8.RELU6_CLIP_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff8_RELU6_CLIP_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU0.SFU_COEFF8.RELU6_CLIP_MAX : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.RELU6_CLIP_MAX << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.RELU6_CLIP_MAX;
}
void Write_Dx_m1_npu0_Sfu_coeff8_RELU6_CLIP_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU0.SFU_COEFF8.RELU6_CLIP_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF8.RELU6_CLIP_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU0.SFU_COEFF9 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.U;
}
void Write_Dx_m1_npu0_Sfu_coeff9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU0.SFU_COEFF9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF9.PAF_BOUNDARY0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff9_PAF_BOUNDARY0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU0.SFU_COEFF9.PAF_BOUNDARY0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.PAF_BOUNDARY0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.PAF_BOUNDARY0;
}
void Write_Dx_m1_npu0_Sfu_coeff9_PAF_BOUNDARY0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU0.SFU_COEFF9.PAF_BOUNDARY0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF9.PAF_BOUNDARY0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU0.SFU_COEFF10 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.U;
}
void Write_Dx_m1_npu0_Sfu_coeff10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU0.SFU_COEFF10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF10.PAF_BOUNDARY1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff10_PAF_BOUNDARY1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU0.SFU_COEFF10.PAF_BOUNDARY1 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.PAF_BOUNDARY1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.PAF_BOUNDARY1;
}
void Write_Dx_m1_npu0_Sfu_coeff10_PAF_BOUNDARY1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU0.SFU_COEFF10.PAF_BOUNDARY1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF10.PAF_BOUNDARY1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU0.SFU_COEFF11 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.U;
}
void Write_Dx_m1_npu0_Sfu_coeff11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU0.SFU_COEFF11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF11.PAF_BOUNDARY2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff11_PAF_BOUNDARY2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU0.SFU_COEFF11.PAF_BOUNDARY2 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.PAF_BOUNDARY2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.PAF_BOUNDARY2;
}
void Write_Dx_m1_npu0_Sfu_coeff11_PAF_BOUNDARY2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU0.SFU_COEFF11.PAF_BOUNDARY2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF11.PAF_BOUNDARY2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU0.SFU_COEFF12 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.U;
}
void Write_Dx_m1_npu0_Sfu_coeff12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU0.SFU_COEFF12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF12.PAF_BOUNDARY3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff12_PAF_BOUNDARY3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU0.SFU_COEFF12.PAF_BOUNDARY3 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.PAF_BOUNDARY3 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.PAF_BOUNDARY3;
}
void Write_Dx_m1_npu0_Sfu_coeff12_PAF_BOUNDARY3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU0.SFU_COEFF12.PAF_BOUNDARY3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF12.PAF_BOUNDARY3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU0.SFU_COEFF13 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.U;
}
void Write_Dx_m1_npu0_Sfu_coeff13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU0.SFU_COEFF13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF13.PAF_BOUNDARY4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff13_PAF_BOUNDARY4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU0.SFU_COEFF13.PAF_BOUNDARY4 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.PAF_BOUNDARY4 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.PAF_BOUNDARY4;
}
void Write_Dx_m1_npu0_Sfu_coeff13_PAF_BOUNDARY4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU0.SFU_COEFF13.PAF_BOUNDARY4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF13.PAF_BOUNDARY4 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU0.SFU_COEFF14 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.U;
}
void Write_Dx_m1_npu0_Sfu_coeff14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU0.SFU_COEFF14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF14.PAF_BOUNDARY5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff14_PAF_BOUNDARY5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU0.SFU_COEFF14.PAF_BOUNDARY5 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.PAF_BOUNDARY5 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.PAF_BOUNDARY5;
}
void Write_Dx_m1_npu0_Sfu_coeff14_PAF_BOUNDARY5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU0.SFU_COEFF14.PAF_BOUNDARY5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF14.PAF_BOUNDARY5 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU0.SFU_COEFF15 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.U;
}
void Write_Dx_m1_npu0_Sfu_coeff15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU0.SFU_COEFF15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF15.PAF_BOUNDARY6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff15_PAF_BOUNDARY6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU0.SFU_COEFF15.PAF_BOUNDARY6 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.PAF_BOUNDARY6 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.PAF_BOUNDARY6;
}
void Write_Dx_m1_npu0_Sfu_coeff15_PAF_BOUNDARY6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU0.SFU_COEFF15.PAF_BOUNDARY6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF15.PAF_BOUNDARY6 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU0.SFU_COEFF16 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.U;
}
void Write_Dx_m1_npu0_Sfu_coeff16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU0.SFU_COEFF16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF16.PAF_BOUNDARY7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff16_PAF_BOUNDARY7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU0.SFU_COEFF16.PAF_BOUNDARY7 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.PAF_BOUNDARY7 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.PAF_BOUNDARY7;
}
void Write_Dx_m1_npu0_Sfu_coeff16_PAF_BOUNDARY7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU0.SFU_COEFF16.PAF_BOUNDARY7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF16.PAF_BOUNDARY7 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU0.SFU_COEFF17 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.U;
}
void Write_Dx_m1_npu0_Sfu_coeff17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU0.SFU_COEFF17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF17.PAF_BOUNDARY8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff17_PAF_BOUNDARY8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU0.SFU_COEFF17.PAF_BOUNDARY8 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.PAF_BOUNDARY8 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.PAF_BOUNDARY8;
}
void Write_Dx_m1_npu0_Sfu_coeff17_PAF_BOUNDARY8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU0.SFU_COEFF17.PAF_BOUNDARY8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF17.PAF_BOUNDARY8 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF18 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU0.SFU_COEFF18 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.U;
}
void Write_Dx_m1_npu0_Sfu_coeff18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU0.SFU_COEFF18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF18.PAF_BOUNDARY9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff18_PAF_BOUNDARY9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU0.SFU_COEFF18.PAF_BOUNDARY9 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.PAF_BOUNDARY9 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.PAF_BOUNDARY9;
}
void Write_Dx_m1_npu0_Sfu_coeff18_PAF_BOUNDARY9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU0.SFU_COEFF18.PAF_BOUNDARY9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF18.PAF_BOUNDARY9 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF19 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU0.SFU_COEFF19 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.U;
}
void Write_Dx_m1_npu0_Sfu_coeff19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU0.SFU_COEFF19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF19.PAF_BOUNDARY10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff19_PAF_BOUNDARY10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU0.SFU_COEFF19.PAF_BOUNDARY10 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.PAF_BOUNDARY10 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.PAF_BOUNDARY10;
}
void Write_Dx_m1_npu0_Sfu_coeff19_PAF_BOUNDARY10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU0.SFU_COEFF19.PAF_BOUNDARY10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF19.PAF_BOUNDARY10 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF20 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU0.SFU_COEFF20 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.U;
}
void Write_Dx_m1_npu0_Sfu_coeff20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU0.SFU_COEFF20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF20.PAF_BOUNDARY11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff20_PAF_BOUNDARY11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU0.SFU_COEFF20.PAF_BOUNDARY11 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.PAF_BOUNDARY11 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.PAF_BOUNDARY11;
}
void Write_Dx_m1_npu0_Sfu_coeff20_PAF_BOUNDARY11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU0.SFU_COEFF20.PAF_BOUNDARY11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF20.PAF_BOUNDARY11 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF21 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU0.SFU_COEFF21 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.U;
}
void Write_Dx_m1_npu0_Sfu_coeff21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU0.SFU_COEFF21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF21.PAF_BOUNDARY12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff21_PAF_BOUNDARY12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU0.SFU_COEFF21.PAF_BOUNDARY12 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.PAF_BOUNDARY12 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.PAF_BOUNDARY12;
}
void Write_Dx_m1_npu0_Sfu_coeff21_PAF_BOUNDARY12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU0.SFU_COEFF21.PAF_BOUNDARY12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF21.PAF_BOUNDARY12 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF22 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU0.SFU_COEFF22 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.U;
}
void Write_Dx_m1_npu0_Sfu_coeff22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU0.SFU_COEFF22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF22.PAF_BOUNDARY13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff22_PAF_BOUNDARY13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU0.SFU_COEFF22.PAF_BOUNDARY13 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.PAF_BOUNDARY13 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.PAF_BOUNDARY13;
}
void Write_Dx_m1_npu0_Sfu_coeff22_PAF_BOUNDARY13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU0.SFU_COEFF22.PAF_BOUNDARY13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF22.PAF_BOUNDARY13 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF23 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU0.SFU_COEFF23 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.U;
}
void Write_Dx_m1_npu0_Sfu_coeff23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU0.SFU_COEFF23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF23.PAF_BOUNDARY14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff23_PAF_BOUNDARY14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU0.SFU_COEFF23.PAF_BOUNDARY14 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.PAF_BOUNDARY14 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.PAF_BOUNDARY14;
}
void Write_Dx_m1_npu0_Sfu_coeff23_PAF_BOUNDARY14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU0.SFU_COEFF23.PAF_BOUNDARY14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF23.PAF_BOUNDARY14 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF24 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU0.SFU_COEFF24 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.U;
}
void Write_Dx_m1_npu0_Sfu_coeff24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU0.SFU_COEFF24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF24.PAF_MULT_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff24_PAF_MULT_COEFF0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU0.SFU_COEFF24.PAF_MULT_COEFF0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.PAF_MULT_COEFF0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.PAF_MULT_COEFF0;
}
void Write_Dx_m1_npu0_Sfu_coeff24_PAF_MULT_COEFF0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU0.SFU_COEFF24.PAF_MULT_COEFF0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF24.PAF_MULT_COEFF0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF25 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU0.SFU_COEFF25 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.U;
}
void Write_Dx_m1_npu0_Sfu_coeff25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU0.SFU_COEFF25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF25.PAF_MULT_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff25_PAF_MULT_COEFF1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU0.SFU_COEFF25.PAF_MULT_COEFF1 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.PAF_MULT_COEFF1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.PAF_MULT_COEFF1;
}
void Write_Dx_m1_npu0_Sfu_coeff25_PAF_MULT_COEFF1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU0.SFU_COEFF25.PAF_MULT_COEFF1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF25.PAF_MULT_COEFF1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF26 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU0.SFU_COEFF26 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.U;
}
void Write_Dx_m1_npu0_Sfu_coeff26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU0.SFU_COEFF26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF26.PAF_MULT_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff26_PAF_MULT_COEFF2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU0.SFU_COEFF26.PAF_MULT_COEFF2 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.PAF_MULT_COEFF2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.PAF_MULT_COEFF2;
}
void Write_Dx_m1_npu0_Sfu_coeff26_PAF_MULT_COEFF2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU0.SFU_COEFF26.PAF_MULT_COEFF2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF26.PAF_MULT_COEFF2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF27 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff27(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU0.SFU_COEFF27 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.U;
}
void Write_Dx_m1_npu0_Sfu_coeff27(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU0.SFU_COEFF27 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF27.PAF_MULT_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff27_PAF_MULT_COEFF3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU0.SFU_COEFF27.PAF_MULT_COEFF3 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.PAF_MULT_COEFF3 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.PAF_MULT_COEFF3;
}
void Write_Dx_m1_npu0_Sfu_coeff27_PAF_MULT_COEFF3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU0.SFU_COEFF27.PAF_MULT_COEFF3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF27.PAF_MULT_COEFF3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF28 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff28(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU0.SFU_COEFF28 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.U;
}
void Write_Dx_m1_npu0_Sfu_coeff28(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU0.SFU_COEFF28 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF28.PAF_MULT_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff28_PAF_MULT_COEFF4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU0.SFU_COEFF28.PAF_MULT_COEFF4 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.PAF_MULT_COEFF4 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.PAF_MULT_COEFF4;
}
void Write_Dx_m1_npu0_Sfu_coeff28_PAF_MULT_COEFF4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU0.SFU_COEFF28.PAF_MULT_COEFF4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF28.PAF_MULT_COEFF4 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF29 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff29(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU0.SFU_COEFF29 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.U;
}
void Write_Dx_m1_npu0_Sfu_coeff29(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU0.SFU_COEFF29 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF29.PAF_MULT_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff29_PAF_MULT_COEFF5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU0.SFU_COEFF29.PAF_MULT_COEFF5 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.PAF_MULT_COEFF5 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.PAF_MULT_COEFF5;
}
void Write_Dx_m1_npu0_Sfu_coeff29_PAF_MULT_COEFF5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU0.SFU_COEFF29.PAF_MULT_COEFF5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF29.PAF_MULT_COEFF5 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF30 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff30(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU0.SFU_COEFF30 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.U;
}
void Write_Dx_m1_npu0_Sfu_coeff30(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU0.SFU_COEFF30 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF30.PAF_MULT_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff30_PAF_MULT_COEFF6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU0.SFU_COEFF30.PAF_MULT_COEFF6 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.PAF_MULT_COEFF6 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.PAF_MULT_COEFF6;
}
void Write_Dx_m1_npu0_Sfu_coeff30_PAF_MULT_COEFF6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU0.SFU_COEFF30.PAF_MULT_COEFF6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF30.PAF_MULT_COEFF6 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF31 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff31(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU0.SFU_COEFF31 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.U;
}
void Write_Dx_m1_npu0_Sfu_coeff31(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU0.SFU_COEFF31 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF31.PAF_MULT_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff31_PAF_MULT_COEFF7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU0.SFU_COEFF31.PAF_MULT_COEFF7 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.PAF_MULT_COEFF7 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.PAF_MULT_COEFF7;
}
void Write_Dx_m1_npu0_Sfu_coeff31_PAF_MULT_COEFF7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU0.SFU_COEFF31.PAF_MULT_COEFF7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF31.PAF_MULT_COEFF7 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF32 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff32(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU0.SFU_COEFF32 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.U;
}
void Write_Dx_m1_npu0_Sfu_coeff32(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU0.SFU_COEFF32 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF32.PAF_MULT_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff32_PAF_MULT_COEFF8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU0.SFU_COEFF32.PAF_MULT_COEFF8 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.PAF_MULT_COEFF8 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.PAF_MULT_COEFF8;
}
void Write_Dx_m1_npu0_Sfu_coeff32_PAF_MULT_COEFF8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU0.SFU_COEFF32.PAF_MULT_COEFF8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF32.PAF_MULT_COEFF8 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF33 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff33(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU0.SFU_COEFF33 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.U;
}
void Write_Dx_m1_npu0_Sfu_coeff33(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU0.SFU_COEFF33 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF33.PAF_MULT_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff33_PAF_MULT_COEFF9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU0.SFU_COEFF33.PAF_MULT_COEFF9 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.PAF_MULT_COEFF9 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.PAF_MULT_COEFF9;
}
void Write_Dx_m1_npu0_Sfu_coeff33_PAF_MULT_COEFF9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU0.SFU_COEFF33.PAF_MULT_COEFF9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF33.PAF_MULT_COEFF9 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF34 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff34(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU0.SFU_COEFF34 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.U;
}
void Write_Dx_m1_npu0_Sfu_coeff34(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU0.SFU_COEFF34 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF34.PAF_MULT_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff34_PAF_MULT_COEFF10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU0.SFU_COEFF34.PAF_MULT_COEFF10 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.PAF_MULT_COEFF10 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.PAF_MULT_COEFF10;
}
void Write_Dx_m1_npu0_Sfu_coeff34_PAF_MULT_COEFF10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU0.SFU_COEFF34.PAF_MULT_COEFF10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF34.PAF_MULT_COEFF10 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF35 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff35(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU0.SFU_COEFF35 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.U;
}
void Write_Dx_m1_npu0_Sfu_coeff35(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU0.SFU_COEFF35 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF35.PAF_MULT_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff35_PAF_MULT_COEFF11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU0.SFU_COEFF35.PAF_MULT_COEFF11 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.PAF_MULT_COEFF11 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.PAF_MULT_COEFF11;
}
void Write_Dx_m1_npu0_Sfu_coeff35_PAF_MULT_COEFF11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU0.SFU_COEFF35.PAF_MULT_COEFF11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF35.PAF_MULT_COEFF11 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF36 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff36(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU0.SFU_COEFF36 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.U;
}
void Write_Dx_m1_npu0_Sfu_coeff36(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU0.SFU_COEFF36 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF36.PAF_MULT_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff36_PAF_MULT_COEFF12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU0.SFU_COEFF36.PAF_MULT_COEFF12 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.PAF_MULT_COEFF12 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.PAF_MULT_COEFF12;
}
void Write_Dx_m1_npu0_Sfu_coeff36_PAF_MULT_COEFF12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU0.SFU_COEFF36.PAF_MULT_COEFF12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF36.PAF_MULT_COEFF12 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF37 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff37(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU0.SFU_COEFF37 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.U;
}
void Write_Dx_m1_npu0_Sfu_coeff37(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU0.SFU_COEFF37 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF37.PAF_MULT_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff37_PAF_MULT_COEFF13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU0.SFU_COEFF37.PAF_MULT_COEFF13 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.PAF_MULT_COEFF13 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.PAF_MULT_COEFF13;
}
void Write_Dx_m1_npu0_Sfu_coeff37_PAF_MULT_COEFF13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU0.SFU_COEFF37.PAF_MULT_COEFF13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF37.PAF_MULT_COEFF13 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF38 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff38(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU0.SFU_COEFF38 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.U;
}
void Write_Dx_m1_npu0_Sfu_coeff38(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU0.SFU_COEFF38 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF38.PAF_MULT_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff38_PAF_MULT_COEFF14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU0.SFU_COEFF38.PAF_MULT_COEFF14 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.PAF_MULT_COEFF14 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.PAF_MULT_COEFF14;
}
void Write_Dx_m1_npu0_Sfu_coeff38_PAF_MULT_COEFF14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU0.SFU_COEFF38.PAF_MULT_COEFF14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF38.PAF_MULT_COEFF14 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF39 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff39(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU0.SFU_COEFF39 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.U;
}
void Write_Dx_m1_npu0_Sfu_coeff39(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU0.SFU_COEFF39 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF39.PAF_MULT_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff39_PAF_MULT_COEFF15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU0.SFU_COEFF39.PAF_MULT_COEFF15 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.PAF_MULT_COEFF15 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.PAF_MULT_COEFF15;
}
void Write_Dx_m1_npu0_Sfu_coeff39_PAF_MULT_COEFF15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU0.SFU_COEFF39.PAF_MULT_COEFF15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF39.PAF_MULT_COEFF15 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF40 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff40(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU0.SFU_COEFF40 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.U;
}
void Write_Dx_m1_npu0_Sfu_coeff40(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU0.SFU_COEFF40 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF40.PAF_ADD_COEFF0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff40_PAF_ADD_COEFF0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU0.SFU_COEFF40.PAF_ADD_COEFF0 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.PAF_ADD_COEFF0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.PAF_ADD_COEFF0;
}
void Write_Dx_m1_npu0_Sfu_coeff40_PAF_ADD_COEFF0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU0.SFU_COEFF40.PAF_ADD_COEFF0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF40.PAF_ADD_COEFF0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF41 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff41(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU0.SFU_COEFF41 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.U;
}
void Write_Dx_m1_npu0_Sfu_coeff41(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU0.SFU_COEFF41 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF41.PAF_ADD_COEFF1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff41_PAF_ADD_COEFF1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU0.SFU_COEFF41.PAF_ADD_COEFF1 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.PAF_ADD_COEFF1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.PAF_ADD_COEFF1;
}
void Write_Dx_m1_npu0_Sfu_coeff41_PAF_ADD_COEFF1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU0.SFU_COEFF41.PAF_ADD_COEFF1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF41.PAF_ADD_COEFF1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF42 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff42(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU0.SFU_COEFF42 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.U;
}
void Write_Dx_m1_npu0_Sfu_coeff42(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU0.SFU_COEFF42 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF42.PAF_ADD_COEFF2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff42_PAF_ADD_COEFF2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU0.SFU_COEFF42.PAF_ADD_COEFF2 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.PAF_ADD_COEFF2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.PAF_ADD_COEFF2;
}
void Write_Dx_m1_npu0_Sfu_coeff42_PAF_ADD_COEFF2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU0.SFU_COEFF42.PAF_ADD_COEFF2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF42.PAF_ADD_COEFF2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF43 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff43(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU0.SFU_COEFF43 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.U;
}
void Write_Dx_m1_npu0_Sfu_coeff43(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU0.SFU_COEFF43 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF43.PAF_ADD_COEFF3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff43_PAF_ADD_COEFF3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU0.SFU_COEFF43.PAF_ADD_COEFF3 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.PAF_ADD_COEFF3 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.PAF_ADD_COEFF3;
}
void Write_Dx_m1_npu0_Sfu_coeff43_PAF_ADD_COEFF3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU0.SFU_COEFF43.PAF_ADD_COEFF3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF43.PAF_ADD_COEFF3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF44 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff44(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU0.SFU_COEFF44 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.U;
}
void Write_Dx_m1_npu0_Sfu_coeff44(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU0.SFU_COEFF44 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF44.PAF_ADD_COEFF4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff44_PAF_ADD_COEFF4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU0.SFU_COEFF44.PAF_ADD_COEFF4 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.PAF_ADD_COEFF4 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.PAF_ADD_COEFF4;
}
void Write_Dx_m1_npu0_Sfu_coeff44_PAF_ADD_COEFF4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU0.SFU_COEFF44.PAF_ADD_COEFF4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF44.PAF_ADD_COEFF4 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF45 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff45(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU0.SFU_COEFF45 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.U;
}
void Write_Dx_m1_npu0_Sfu_coeff45(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU0.SFU_COEFF45 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF45.PAF_ADD_COEFF5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff45_PAF_ADD_COEFF5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU0.SFU_COEFF45.PAF_ADD_COEFF5 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.PAF_ADD_COEFF5 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.PAF_ADD_COEFF5;
}
void Write_Dx_m1_npu0_Sfu_coeff45_PAF_ADD_COEFF5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU0.SFU_COEFF45.PAF_ADD_COEFF5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF45.PAF_ADD_COEFF5 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF46 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff46(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU0.SFU_COEFF46 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.U;
}
void Write_Dx_m1_npu0_Sfu_coeff46(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU0.SFU_COEFF46 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF46.PAF_ADD_COEFF6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff46_PAF_ADD_COEFF6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU0.SFU_COEFF46.PAF_ADD_COEFF6 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.PAF_ADD_COEFF6 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.PAF_ADD_COEFF6;
}
void Write_Dx_m1_npu0_Sfu_coeff46_PAF_ADD_COEFF6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU0.SFU_COEFF46.PAF_ADD_COEFF6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF46.PAF_ADD_COEFF6 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF47 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff47(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU0.SFU_COEFF47 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.U;
}
void Write_Dx_m1_npu0_Sfu_coeff47(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU0.SFU_COEFF47 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF47.PAF_ADD_COEFF7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff47_PAF_ADD_COEFF7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU0.SFU_COEFF47.PAF_ADD_COEFF7 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.PAF_ADD_COEFF7 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.PAF_ADD_COEFF7;
}
void Write_Dx_m1_npu0_Sfu_coeff47_PAF_ADD_COEFF7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU0.SFU_COEFF47.PAF_ADD_COEFF7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF47.PAF_ADD_COEFF7 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF48 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff48(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU0.SFU_COEFF48 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.U;
}
void Write_Dx_m1_npu0_Sfu_coeff48(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU0.SFU_COEFF48 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF48.PAF_ADD_COEFF8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff48_PAF_ADD_COEFF8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU0.SFU_COEFF48.PAF_ADD_COEFF8 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.PAF_ADD_COEFF8 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.PAF_ADD_COEFF8;
}
void Write_Dx_m1_npu0_Sfu_coeff48_PAF_ADD_COEFF8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU0.SFU_COEFF48.PAF_ADD_COEFF8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF48.PAF_ADD_COEFF8 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF49 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff49(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU0.SFU_COEFF49 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.U;
}
void Write_Dx_m1_npu0_Sfu_coeff49(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU0.SFU_COEFF49 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF49.PAF_ADD_COEFF9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff49_PAF_ADD_COEFF9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU0.SFU_COEFF49.PAF_ADD_COEFF9 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.PAF_ADD_COEFF9 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.PAF_ADD_COEFF9;
}
void Write_Dx_m1_npu0_Sfu_coeff49_PAF_ADD_COEFF9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU0.SFU_COEFF49.PAF_ADD_COEFF9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF49.PAF_ADD_COEFF9 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF50 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff50(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU0.SFU_COEFF50 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.U;
}
void Write_Dx_m1_npu0_Sfu_coeff50(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU0.SFU_COEFF50 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF50.PAF_ADD_COEFF10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff50_PAF_ADD_COEFF10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU0.SFU_COEFF50.PAF_ADD_COEFF10 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.PAF_ADD_COEFF10 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.PAF_ADD_COEFF10;
}
void Write_Dx_m1_npu0_Sfu_coeff50_PAF_ADD_COEFF10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU0.SFU_COEFF50.PAF_ADD_COEFF10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF50.PAF_ADD_COEFF10 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF51 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff51(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU0.SFU_COEFF51 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.U;
}
void Write_Dx_m1_npu0_Sfu_coeff51(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU0.SFU_COEFF51 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF51.PAF_ADD_COEFF11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff51_PAF_ADD_COEFF11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU0.SFU_COEFF51.PAF_ADD_COEFF11 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.PAF_ADD_COEFF11 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.PAF_ADD_COEFF11;
}
void Write_Dx_m1_npu0_Sfu_coeff51_PAF_ADD_COEFF11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU0.SFU_COEFF51.PAF_ADD_COEFF11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF51.PAF_ADD_COEFF11 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF52 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff52(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU0.SFU_COEFF52 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.U;
}
void Write_Dx_m1_npu0_Sfu_coeff52(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU0.SFU_COEFF52 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF52.PAF_ADD_COEFF12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff52_PAF_ADD_COEFF12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU0.SFU_COEFF52.PAF_ADD_COEFF12 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.PAF_ADD_COEFF12 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.PAF_ADD_COEFF12;
}
void Write_Dx_m1_npu0_Sfu_coeff52_PAF_ADD_COEFF12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU0.SFU_COEFF52.PAF_ADD_COEFF12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF52.PAF_ADD_COEFF12 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF53 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff53(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU0.SFU_COEFF53 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.U;
}
void Write_Dx_m1_npu0_Sfu_coeff53(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU0.SFU_COEFF53 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF53.PAF_ADD_COEFF13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff53_PAF_ADD_COEFF13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU0.SFU_COEFF53.PAF_ADD_COEFF13 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.PAF_ADD_COEFF13 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.PAF_ADD_COEFF13;
}
void Write_Dx_m1_npu0_Sfu_coeff53_PAF_ADD_COEFF13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU0.SFU_COEFF53.PAF_ADD_COEFF13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF53.PAF_ADD_COEFF13 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF54 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff54(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU0.SFU_COEFF54 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.U;
}
void Write_Dx_m1_npu0_Sfu_coeff54(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU0.SFU_COEFF54 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF54.PAF_ADD_COEFF14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff54_PAF_ADD_COEFF14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU0.SFU_COEFF54.PAF_ADD_COEFF14 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.PAF_ADD_COEFF14 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.PAF_ADD_COEFF14;
}
void Write_Dx_m1_npu0_Sfu_coeff54_PAF_ADD_COEFF14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU0.SFU_COEFF54.PAF_ADD_COEFF14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF54.PAF_ADD_COEFF14 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.SFU_COEFF55 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff55(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU0.SFU_COEFF55 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.U;
}
void Write_Dx_m1_npu0_Sfu_coeff55(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU0.SFU_COEFF55 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.SFU_COEFF55.PAF_ADD_COEFF15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Sfu_coeff55_PAF_ADD_COEFF15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU0.SFU_COEFF55.PAF_ADD_COEFF15 : " << ((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.PAF_ADD_COEFF15 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.PAF_ADD_COEFF15;
}
void Write_Dx_m1_npu0_Sfu_coeff55_PAF_ADD_COEFF15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU0.SFU_COEFF55.PAF_ADD_COEFF15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->SFU_COEFF55.PAF_ADD_COEFF15 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP0.U;
}
void Write_Dx_m1_npu0_Pe0_ip0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_IP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_IP0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_ip0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP0.PE0_FMT_CH_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_FMT_CH_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_FMT_CH_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_FMT_CH_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_FMT_CH_MODE;
}
void Write_Dx_m1_npu0_Pe0_ip0_PE0_FMT_CH_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_FMT_CH_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_FMT_CH_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP0.PE0_FMT_ENABLE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_FMT_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_FMT_ENABLE : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_FMT_ENABLE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_FMT_ENABLE;
}
void Write_Dx_m1_npu0_Pe0_ip0_PE0_FMT_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_FMT_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_FMT_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP0.PE0_IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip0_PE0_IMG2COL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_IMG2COL_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_IMG2COL_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_IMG2COL_EN;
}
void Write_Dx_m1_npu0_Pe0_ip0_PE0_IMG2COL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU0.PE0_IP0.PE0_IMG2COL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP0.PE0_IMG2COL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU0.PE0_IP1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP1.U;
}
void Write_Dx_m1_npu0_Pe0_ip1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU0.PE0_IP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_IP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0;
}
void Write_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP1.PE0_IMG2COL_HEIGHT_MAX << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP1.PE0_IMG2COL_HEIGHT_MAX;
}
void Write_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP1.PE0_IMG2COL_HEIGHT_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU0.PE0_IP2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP2.U;
}
void Write_Dx_m1_npu0_Pe0_ip2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU0.PE0_IP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_IP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2;
}
void Write_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1;
}
void Write_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP3.U;
}
void Write_Dx_m1_npu0_Pe0_ip3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_IP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_LINE_OPT : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_FMT_FIRST_LINE_OPT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_FMT_FIRST_LINE_OPT;
}
void Write_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_LINE_OPT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_FMT_FIRST_LINE_OPT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_VALID_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_FMT_FIRST_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_FMT_FIRST_VALID_NUM;
}
void Write_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_FMT_FIRST_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_WIDTH_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_WIDTH_MAX : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_IMG2COL_WIDTH_MAX << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_IMG2COL_WIDTH_MAX;
}
void Write_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_WIDTH_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_IMG2COL_WIDTH_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE;
}
void Write_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_IP4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU0.PE0_IP4 : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP4.U;
}
void Write_Dx_m1_npu0_Pe0_ip4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU0.PE0_IP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_IP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_IP4.PE0_FMT_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU0.PE0_IP4.PE0_FMT_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_IP4.PE0_FMT_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_IP4.PE0_FMT_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU0.PE0_IP4.PE0_FMT_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_IP4.PE0_FMT_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU0.PE0_ADDR_GEN0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.U;
}
void Write_Dx_m1_npu0_Pe0_addr_gen0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU0.PE0_ADDR_GEN0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.U;
}
void Write_Dx_m1_npu0_Pe0_addr_gen1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM;
}
void Write_Dx_m1_npu0_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_addr_gen1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.U;
}
void Write_Dx_m1_npu0_Pe0_addr_gen2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.U;
}
void Write_Dx_m1_npu0_Pe0_addr_gen3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.U;
}
void Write_Dx_m1_npu0_Pe0_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CTRL.PE0_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_CONV_TYPE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_CONV_TYPE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_CONV_TYPE;
}
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_CONV_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_CONV_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CTRL.PE0_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_CONV_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_CONV_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_CONV_EN;
}
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_CONV_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_CONV_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SYSTOLIC_DEPTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SYSTOLIC_DEPTH;
}
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SYSTOLIC_DEPTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SYSTOLIC_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SYSTOLIC_EN;
}
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SYSTOLIC_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SFUIN_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SFUIN_VALID_NUM;
}
void Write_Dx_m1_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CTRL.PE0_SFUIN_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU0.PE0_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU0.PE0_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.PE0_LAST_CONV_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.PE0_LAST_CONV_NUM;
}
void Write_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.PE0_LAST_CONV_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.PE0_LAST_CONV_MOD << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.PE0_LAST_CONV_MOD;
}
void Write_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG0.PE0_LAST_CONV_MOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU0.PE0_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.U;
}
void Write_Dx_m1_npu0_Pe0_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU0.PE0_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.PE0_OFEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.PE0_OFEATURE_CHANNEL;
}
void Write_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.PE0_OFEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.PE0_OFEATURE_NUMBER << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.PE0_OFEATURE_NUMBER;
}
void Write_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG1.PE0_OFEATURE_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU0.PE0_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.U;
}
void Write_Dx_m1_npu0_Pe0_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU0.PE0_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.PE0_OFEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.PE0_OFEATURE_WIDTH;
}
void Write_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.PE0_OFEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.PE0_OFEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.PE0_OFEATURE_HEIGHT;
}
void Write_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG2.PE0_OFEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU0.PE0_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG3.U;
}
void Write_Dx_m1_npu0_Pe0_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU0.PE0_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG3.PE0_OFEATURE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU0.PE0_CFG3.PE0_OFEATURE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG3.PE0_OFEATURE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG3.PE0_OFEATURE_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU0.PE0_CFG3.PE0_OFEATURE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG3.PE0_OFEATURE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU0.PE0_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.U;
}
void Write_Dx_m1_npu0_Pe0_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU0.PE0_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.PE0_FEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.PE0_FEATURE_HEIGHT;
}
void Write_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.PE0_FEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_CHANNEL : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.PE0_FEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.PE0_FEATURE_CHANNEL;
}
void Write_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG4.PE0_FEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU0.PE0_CFG5 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.U;
}
void Write_Dx_m1_npu0_Pe0_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU0.PE0_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG5.PE0_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU0.PE0_CFG5.PE0_FILTER_NUMBER : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.PE0_FILTER_NUMBER << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.PE0_FILTER_NUMBER;
}
void Write_Dx_m1_npu0_Pe0_cfg5_PE0_FILTER_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU0.PE0_CFG5.PE0_FILTER_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.PE0_FILTER_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG5.PE0_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU0.PE0_CFG5.PE0_FEATURE_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.PE0_FEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.PE0_FEATURE_WIDTH;
}
void Write_Dx_m1_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU0.PE0_CFG5.PE0_FEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG5.PE0_FEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.U;
}
void Write_Dx_m1_npu0_Pe0_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG6.PE0_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.PE0_FILTER_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_WIDTH;
}
void Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.PE0_FILTER_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_HEIGHT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_HEIGHT;
}
void Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG6.PE0_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.PE0_FILTER_CHANNEL : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_CHANNEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_CHANNEL;
}
void Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU0.PE0_CFG6.PE0_FILTER_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG6.PE0_FILTER_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.U;
}
void Write_Dx_m1_npu0_Pe0_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_TOP_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_TOP_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_TOP_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_BOTTOM_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_BOTTOM_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_BOTTOM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_LEFT_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_LEFT_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_LEFT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_RIGHT_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_RIGHT_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_RIGHT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG7.PE0_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_VALUE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_VALUE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_VALUE;
}
void Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_VALUE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU0.PE0_CFG7.PE0_PAD_VALUE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG7.PE0_PAD_VALUE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.U;
}
void Write_Dx_m1_npu0_Pe0_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_X : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_STRIDE_X << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_STRIDE_X;
}
void Write_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_STRIDE_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_Y : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_STRIDE_Y << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_STRIDE_Y;
}
void Write_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_STRIDE_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_cfg8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG8.PE0_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.U;
}
void Write_Dx_m1_npu0_Pe0_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG9.PE0_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.PE0_DILATION_X : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_DILATION_X << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_DILATION_X;
}
void Write_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.PE0_DILATION_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_DILATION_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG9.PE0_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.PE0_DILATION_Y : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_DILATION_Y << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_DILATION_Y;
}
void Write_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.PE0_DILATION_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.PE0_DILATION_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_cfg9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU0.PE0_CFG9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU0.PE0_CFG10 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG10.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG10.U;
}
void Write_Dx_m1_npu0_Pe0_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU0.PE0_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU0.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU0.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU0.PE0_CFG11 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG11.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG11.U;
}
void Write_Dx_m1_npu0_Pe0_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU0.PE0_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU0.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU0.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU0.PE0_CFG12 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG12.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG12.U;
}
void Write_Dx_m1_npu0_Pe0_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU0.PE0_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU0.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU0.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU0.PE0_CFG13 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG13.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG13.U;
}
void Write_Dx_m1_npu0_Pe0_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU0.PE0_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU0.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG13.PE0_ELEM_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG13.PE0_ELEM_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU0.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG13.PE0_ELEM_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU0.PE0_CFG14 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG14.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG14.U;
}
void Write_Dx_m1_npu0_Pe0_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU0.PE0_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU0.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU0.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU0.PE0_CFG15 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG15.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG15.U;
}
void Write_Dx_m1_npu0_Pe0_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU0.PE0_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU0.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU0.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU0.PE0_CFG16 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG16.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG16.U;
}
void Write_Dx_m1_npu0_Pe0_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU0.PE0_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU0.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU0.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU0.PE0_CFG17 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG17.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG17.U;
}
void Write_Dx_m1_npu0_Pe0_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU0.PE0_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU0.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU0.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG18 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU0.PE0_CFG18 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG18.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG18.U;
}
void Write_Dx_m1_npu0_Pe0_cfg18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU0.PE0_CFG18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU0.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU0.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG19 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU0.PE0_CFG19 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG19.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG19.U;
}
void Write_Dx_m1_npu0_Pe0_cfg19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU0.PE0_CFG19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU0.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU0.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG20 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.U;
}
void Write_Dx_m1_npu0_Pe0_cfg20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_IMG2COL_LINE_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_IMG2COL_LINE_OFFSET;
}
void Write_Dx_m1_npu0_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_IMG2COL_LINE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_cfg20_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_GEN_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_WF_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_WF_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG20.PE0_WF_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG21 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU0.PE0_CFG21 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG21.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG21.U;
}
void Write_Dx_m1_npu0_Pe0_cfg21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU0.PE0_CFG21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU0.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU0.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG22 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU0.PE0_CFG22 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG22.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG22.U;
}
void Write_Dx_m1_npu0_Pe0_cfg22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU0.PE0_CFG22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU0.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE;
}
void Write_Dx_m1_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU0.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG23 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU0.PE0_CFG23 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.U;
}
void Write_Dx_m1_npu0_Pe0_cfg23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU0.PE0_CFG23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG23.PE0_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU0.PE0_CFG23.PE0_WF_WRITE_CNT : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.PE0_WF_WRITE_CNT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.PE0_WF_WRITE_CNT;
}
void Write_Dx_m1_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU0.PE0_CFG23.PE0_WF_WRITE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.PE0_WF_WRITE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU0.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU0.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG24 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU0.PE0_CFG24 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG24.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG24.U;
}
void Write_Dx_m1_npu0_Pe0_cfg24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU0.PE0_CFG24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU0.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG24.PE0_WF_SRC1_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG24.PE0_WF_SRC1_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU0.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG24.PE0_WF_SRC1_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG25 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.U;
}
void Write_Dx_m1_npu0_Pe0_cfg25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM;
}
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG25.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.RESERVED1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.RESERVED1;
}
void Write_Dx_m1_npu0_Pe0_cfg25_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN;
}
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_cfg25_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_CNT : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_CNT;
}
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_PERIOD : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_PERIOD;
}
void Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG26 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU0.PE0_CFG26 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.U;
}
void Write_Dx_m1_npu0_Pe0_cfg26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU0.PE0_CFG26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_CFG26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_CFG26.PE0_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU0.PE0_CFG26.PE0_ST_ADDR_GEN_MUL : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.PE0_ST_ADDR_GEN_MUL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.PE0_ST_ADDR_GEN_MUL;
}
void Write_Dx_m1_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU0.PE0_CFG26.PE0_ST_ADDR_GEN_MUL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.PE0_ST_ADDR_GEN_MUL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_CFG26.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_cfg26_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU0.PE0_CFG26.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_cfg26_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU0.PE0_CFG26.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_CFG26.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED3 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED3;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED2;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED1;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_VMEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.U;
}
void Write_Dx_m1_npu0_Pe0_dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_START_OP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_START_OP_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_START_OP_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_START_OP_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_START_OP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_START_OP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_START_OP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_DMA_CTRL_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_DMA_CTRL_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_DMA_CTRL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH;
}
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU0.PE0_DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.U;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.U;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.U;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU0.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU0.PE0_DMA_W_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU0.PE0_DMA_W_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.U;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU0.PE0_DMA_W_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU0.PE0_DMA_W_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.U;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU0.PE0_DMA_W_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU0.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU0.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU0.PE0_DMA_W_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.U;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU0.PE0_DMA_W_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU0.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU0.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU0.PE0_DMA_INF_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.U;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU0.PE0_DMA_INF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU0.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU0.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU0.PE0_DMA_INF_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.U;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU0.PE0_DMA_INF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU0.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU0.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU0.PE0_DMA_INF_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.U;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU0.PE0_DMA_INF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU0.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU0.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.U;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU0.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED1;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.U;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.U;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.U;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.U;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU0.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU0.PE0_DMA_RF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU0.PE0_DMA_RF_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU0.PE0_DMA_RF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU0.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU0.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU0.PE0_DMA_RF_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU0.PE0_DMA_RF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU0.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU0.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU0.PE0_DMA_RF_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU0.PE0_DMA_RF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU0.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU0.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG5 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU0.PE0_DMA_RF_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU0.PE0_DMA_RF_CFG8 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU0.PE0_DMA_RF_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU0.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU0.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG9 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU0.PE0_DMA_RF_CFG10 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU0.PE0_DMA_RF_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU0.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU0.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU0.PE0_DMA_RF_CFG11 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU0.PE0_DMA_RF_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU0.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU0.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_MODE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_EN : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_EN;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG12.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.RESERVED0;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU0.PE0_DMA_RF_CFG12.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG12.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_TIME;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU0.PE0_DMA_RF_CFG14 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU0.PE0_DMA_RF_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU0.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU0.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU0.PE0_DMA_RF_CFG15 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU0.PE0_DMA_RF_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU0.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU0.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU0.PE0_DMA_RF_CFG16 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU0.PE0_DMA_RF_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU0.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU0.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE0_DMA_RF_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG17 : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.U;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU0.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP0.U;
}
void Write_Dx_m1_npu0_Pe1_ip0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_IP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_IP0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_ip0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP0.PE1_FMT_CH_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_FMT_CH_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_FMT_CH_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_FMT_CH_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_FMT_CH_MODE;
}
void Write_Dx_m1_npu0_Pe1_ip0_PE1_FMT_CH_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_FMT_CH_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_FMT_CH_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP0.PE1_FMT_ENABLE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_FMT_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_FMT_ENABLE : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_FMT_ENABLE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_FMT_ENABLE;
}
void Write_Dx_m1_npu0_Pe1_ip0_PE1_FMT_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_FMT_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_FMT_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP0.PE1_IMG2COL_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip0_PE1_IMG2COL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_IMG2COL_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_IMG2COL_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_IMG2COL_EN;
}
void Write_Dx_m1_npu0_Pe1_ip0_PE1_IMG2COL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU0.PE1_IP0.PE1_IMG2COL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP0.PE1_IMG2COL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU0.PE1_IP1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP1.U;
}
void Write_Dx_m1_npu0_Pe1_ip1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU0.PE1_IP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_IP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0;
}
void Write_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP1.PE1_IMG2COL_HEIGHT_MAX << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP1.PE1_IMG2COL_HEIGHT_MAX;
}
void Write_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP1.PE1_IMG2COL_HEIGHT_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU0.PE1_IP2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP2.U;
}
void Write_Dx_m1_npu0_Pe1_ip2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU0.PE1_IP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_IP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2;
}
void Write_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1;
}
void Write_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP3.U;
}
void Write_Dx_m1_npu0_Pe1_ip3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_IP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_LINE_OPT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_LINE_OPT : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_FMT_FIRST_LINE_OPT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_FMT_FIRST_LINE_OPT;
}
void Write_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_LINE_OPT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_FMT_FIRST_LINE_OPT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_VALID_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_FMT_FIRST_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_FMT_FIRST_VALID_NUM;
}
void Write_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_FMT_FIRST_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_WIDTH_MAX (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_WIDTH_MAX : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_IMG2COL_WIDTH_MAX << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_IMG2COL_WIDTH_MAX;
}
void Write_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_WIDTH_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_IMG2COL_WIDTH_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE;
}
void Write_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_IP4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU0.PE1_IP4 : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP4.U;
}
void Write_Dx_m1_npu0_Pe1_ip4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU0.PE1_IP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_IP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_IP4.PE1_FMT_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU0.PE1_IP4.PE1_FMT_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_IP4.PE1_FMT_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_IP4.PE1_FMT_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU0.PE1_IP4.PE1_FMT_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_IP4.PE1_FMT_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU0.PE1_ADDR_GEN0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.U;
}
void Write_Dx_m1_npu0_Pe1_addr_gen0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU0.PE1_ADDR_GEN0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.U;
}
void Write_Dx_m1_npu0_Pe1_addr_gen1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM;
}
void Write_Dx_m1_npu0_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN1.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_addr_gen1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.U;
}
void Write_Dx_m1_npu0_Pe1_addr_gen2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.U;
}
void Write_Dx_m1_npu0_Pe1_addr_gen3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.U;
}
void Write_Dx_m1_npu0_Pe1_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CTRL.PE1_CONV_TYPE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_CONV_TYPE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_CONV_TYPE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_CONV_TYPE;
}
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_CONV_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_CONV_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CTRL.PE1_CONV_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_CONV_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_CONV_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_CONV_EN;
}
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_CONV_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_CONV_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SYSTOLIC_DEPTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SYSTOLIC_DEPTH;
}
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SYSTOLIC_DEPTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SYSTOLIC_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SYSTOLIC_EN;
}
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SYSTOLIC_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SFUIN_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SFUIN_VALID_NUM;
}
void Write_Dx_m1_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CTRL.PE1_SFUIN_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU0.PE1_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.U;
}
void Write_Dx_m1_npu0_Pe1_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU0.PE1_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.PE1_LAST_CONV_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.PE1_LAST_CONV_NUM;
}
void Write_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.PE1_LAST_CONV_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.PE1_LAST_CONV_MOD << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.PE1_LAST_CONV_MOD;
}
void Write_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG0.PE1_LAST_CONV_MOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU0.PE1_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.U;
}
void Write_Dx_m1_npu0_Pe1_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU0.PE1_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.PE1_OFEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.PE1_OFEATURE_CHANNEL;
}
void Write_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.PE1_OFEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.PE1_OFEATURE_NUMBER << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.PE1_OFEATURE_NUMBER;
}
void Write_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG1.PE1_OFEATURE_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU0.PE1_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.U;
}
void Write_Dx_m1_npu0_Pe1_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU0.PE1_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.PE1_OFEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.PE1_OFEATURE_WIDTH;
}
void Write_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.PE1_OFEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.PE1_OFEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.PE1_OFEATURE_HEIGHT;
}
void Write_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG2.PE1_OFEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU0.PE1_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG3.U;
}
void Write_Dx_m1_npu0_Pe1_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU0.PE1_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG3.PE1_OFEATURE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU0.PE1_CFG3.PE1_OFEATURE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG3.PE1_OFEATURE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG3.PE1_OFEATURE_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU0.PE1_CFG3.PE1_OFEATURE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG3.PE1_OFEATURE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU0.PE1_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.U;
}
void Write_Dx_m1_npu0_Pe1_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU0.PE1_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.PE1_FEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.PE1_FEATURE_HEIGHT;
}
void Write_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.PE1_FEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_CHANNEL : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.PE1_FEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.PE1_FEATURE_CHANNEL;
}
void Write_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG4.PE1_FEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG5 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU0.PE1_CFG5 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.U;
}
void Write_Dx_m1_npu0_Pe1_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU0.PE1_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG5.PE1_FILTER_NUMBER (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU0.PE1_CFG5.PE1_FILTER_NUMBER : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.PE1_FILTER_NUMBER << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.PE1_FILTER_NUMBER;
}
void Write_Dx_m1_npu0_Pe1_cfg5_PE1_FILTER_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU0.PE1_CFG5.PE1_FILTER_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.PE1_FILTER_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG5.PE1_FEATURE_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU0.PE1_CFG5.PE1_FEATURE_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.PE1_FEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.PE1_FEATURE_WIDTH;
}
void Write_Dx_m1_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU0.PE1_CFG5.PE1_FEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG5.PE1_FEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG6 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.U;
}
void Write_Dx_m1_npu0_Pe1_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG6.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG6.PE1_FILTER_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.PE1_FILTER_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_WIDTH;
}
void Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.PE1_FILTER_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_HEIGHT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_HEIGHT;
}
void Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG6.PE1_FILTER_CHANNEL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.PE1_FILTER_CHANNEL : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_CHANNEL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_CHANNEL;
}
void Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU0.PE1_CFG6.PE1_FILTER_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG6.PE1_FILTER_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG7 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.U;
}
void Write_Dx_m1_npu0_Pe1_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_TOP_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_TOP_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_TOP_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_BOTTOM_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_BOTTOM_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_BOTTOM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_LEFT_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_LEFT_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_LEFT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_RIGHT_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_RIGHT_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_RIGHT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG7.PE1_PAD_VALUE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_VALUE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_VALUE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_VALUE;
}
void Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_VALUE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU0.PE1_CFG7.PE1_PAD_VALUE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG7.PE1_PAD_VALUE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG8 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.U;
}
void Write_Dx_m1_npu0_Pe1_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_X : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_STRIDE_X << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_STRIDE_X;
}
void Write_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_STRIDE_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_Y : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_STRIDE_Y << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_STRIDE_Y;
}
void Write_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_STRIDE_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG8.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_cfg8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG8.PE1_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG9 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.U;
}
void Write_Dx_m1_npu0_Pe1_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG9.PE1_DILATION_X (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.PE1_DILATION_X : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_DILATION_X << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_DILATION_X;
}
void Write_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.PE1_DILATION_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_DILATION_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG9.PE1_DILATION_Y (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.PE1_DILATION_Y : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_DILATION_Y << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_DILATION_Y;
}
void Write_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.PE1_DILATION_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.PE1_DILATION_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG9.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_cfg9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU0.PE1_CFG9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG10 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU0.PE1_CFG10 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG10.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG10.U;
}
void Write_Dx_m1_npu0_Pe1_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU0.PE1_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU0.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU0.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG11 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU0.PE1_CFG11 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG11.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG11.U;
}
void Write_Dx_m1_npu0_Pe1_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU0.PE1_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU0.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU0.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG12 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU0.PE1_CFG12 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG12.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG12.U;
}
void Write_Dx_m1_npu0_Pe1_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU0.PE1_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU0.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU0.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG13 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU0.PE1_CFG13 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG13.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG13.U;
}
void Write_Dx_m1_npu0_Pe1_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU0.PE1_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU0.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG13.PE1_ELEM_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG13.PE1_ELEM_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU0.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG13.PE1_ELEM_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG14 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU0.PE1_CFG14 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG14.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG14.U;
}
void Write_Dx_m1_npu0_Pe1_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU0.PE1_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU0.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU0.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG15 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU0.PE1_CFG15 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG15.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG15.U;
}
void Write_Dx_m1_npu0_Pe1_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU0.PE1_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU0.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU0.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG16 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU0.PE1_CFG16 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG16.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG16.U;
}
void Write_Dx_m1_npu0_Pe1_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU0.PE1_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU0.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU0.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG17 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU0.PE1_CFG17 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG17.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG17.U;
}
void Write_Dx_m1_npu0_Pe1_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU0.PE1_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU0.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU0.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG18 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU0.PE1_CFG18 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG18.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG18.U;
}
void Write_Dx_m1_npu0_Pe1_cfg18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU0.PE1_CFG18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU0.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU0.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG19 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU0.PE1_CFG19 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG19.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG19.U;
}
void Write_Dx_m1_npu0_Pe1_cfg19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU0.PE1_CFG19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU0.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU0.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG20 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.U;
}
void Write_Dx_m1_npu0_Pe1_cfg20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_IMG2COL_LINE_OFFSET << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_IMG2COL_LINE_OFFSET;
}
void Write_Dx_m1_npu0_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_IMG2COL_LINE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG20.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_cfg20_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_GEN_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_GEN_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_WF_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_WF_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG20.PE1_WF_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG21 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU0.PE1_CFG21 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG21.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG21.U;
}
void Write_Dx_m1_npu0_Pe1_cfg21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU0.PE1_CFG21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU0.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU0.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG22 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU0.PE1_CFG22 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG22.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG22.U;
}
void Write_Dx_m1_npu0_Pe1_cfg22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU0.PE1_CFG22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU0.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE;
}
void Write_Dx_m1_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU0.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG23 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU0.PE1_CFG23 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.U;
}
void Write_Dx_m1_npu0_Pe1_cfg23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU0.PE1_CFG23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG23.PE1_WF_WRITE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU0.PE1_CFG23.PE1_WF_WRITE_CNT : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.PE1_WF_WRITE_CNT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.PE1_WF_WRITE_CNT;
}
void Write_Dx_m1_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU0.PE1_CFG23.PE1_WF_WRITE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.PE1_WF_WRITE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU0.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU0.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG24 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU0.PE1_CFG24 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG24.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG24.U;
}
void Write_Dx_m1_npu0_Pe1_cfg24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU0.PE1_CFG24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU0.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG24.PE1_WF_SRC1_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG24.PE1_WF_SRC1_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU0.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG24.PE1_WF_SRC1_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG25 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.U;
}
void Write_Dx_m1_npu0_Pe1_cfg25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM;
}
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG25.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.RESERVED1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.RESERVED1;
}
void Write_Dx_m1_npu0_Pe1_cfg25_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN;
}
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG25.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_cfg25_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_CNT (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_CNT : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_CNT;
}
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_PERIOD (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_PERIOD : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_PERIOD;
}
void Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG26 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU0.PE1_CFG26 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.U;
}
void Write_Dx_m1_npu0_Pe1_cfg26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU0.PE1_CFG26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_CFG26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_CFG26.PE1_ST_ADDR_GEN_MUL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU0.PE1_CFG26.PE1_ST_ADDR_GEN_MUL : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.PE1_ST_ADDR_GEN_MUL << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.PE1_ST_ADDR_GEN_MUL;
}
void Write_Dx_m1_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU0.PE1_CFG26.PE1_ST_ADDR_GEN_MUL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.PE1_ST_ADDR_GEN_MUL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_CFG26.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_cfg26_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU0.PE1_CFG26.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_cfg26_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU0.PE1_CFG26.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_CFG26.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.U;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED3 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED3;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED2 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED2;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED1;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_VMEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_CTRL (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.U;
}
void Write_Dx_m1_npu0_Pe1_dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_START_OP_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_START_OP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_START_OP_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_START_OP_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_START_OP_EN;
}
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_START_OP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_START_OP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_START_OP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_DMA_CTRL_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_DMA_CTRL_MODE;
}
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_DMA_CTRL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH;
}
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE;
}
void Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_CTRL.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU0.PE1_DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.U;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.U;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.U;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_ELEM_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.U;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU0.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.U;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_TIME;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_MODE;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_EN;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU0.PE1_DMA_W_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU0.PE1_DMA_W_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.U;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU0.PE1_DMA_W_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_SIZE;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU0.PE1_DMA_W_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.U;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU0.PE1_DMA_W_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU0.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU0.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_W_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU0.PE1_DMA_W_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.U;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU0.PE1_DMA_W_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU0.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU0.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.U;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_TIME;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_MODE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_MODE;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_EN;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU0.PE1_DMA_INF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU0.PE1_DMA_INF_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.U;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU0.PE1_DMA_INF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU0.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU0.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU0.PE1_DMA_INF_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.U;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU0.PE1_DMA_INF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU0.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU0.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU0.PE1_DMA_INF_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.U;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU0.PE1_DMA_INF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU0.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU0.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_INF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU0.PE1_DMA_INF_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.U;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU0.PE1_DMA_INF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU0.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU0.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.U;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED1;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG1 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG1 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.U;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG2 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG2 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.U;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG3 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG3 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.U;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU0.PE1_DMA_OUTF_CFG4 (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG4 : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.U;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU0.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR (Category: NPU0) */
uint32_t Read_Dx_m1_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU0_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU0.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU0_t*) base)->PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.DATA_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.U;
}
void Write_Dx_m1_npu1_Data_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->DATA_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.DATA_CFG0.FEATURE_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0_FEATURE_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0.FEATURE_BIT_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.FEATURE_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.FEATURE_BIT_WIDTH;
}
void Write_Dx_m1_npu1_Data_cfg0_FEATURE_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0.FEATURE_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.FEATURE_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.DATA_CFG0.W_FEATURE_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0.W_FEATURE_BIT_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.W_FEATURE_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.W_FEATURE_BIT_WIDTH;
}
void Write_Dx_m1_npu1_Data_cfg0_W_FEATURE_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0.W_FEATURE_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.W_FEATURE_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.DATA_CFG0.RESHAPE_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0.RESHAPE_SURFACE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.RESHAPE_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.RESHAPE_SURFACE_STRIDE;
}
void Write_Dx_m1_npu1_Data_cfg0_RESHAPE_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x0) + "] DX_M1_NPU1.DATA_CFG0.RESHAPE_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->DATA_CFG0.RESHAPE_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL : " << ((dxDX_M1_NPU1_t*) base)->CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.U;
}
void Write_Dx_m1_npu1_Ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.CTRL.RESHAPE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_RESHAPE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.RESHAPE_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.RESHAPE_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.RESHAPE_EN;
}
void Write_Dx_m1_npu1_Ctrl_RESHAPE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.RESHAPE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.RESHAPE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.WINOGRAD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WINOGRAD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WINOGRAD_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.WINOGRAD_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.WINOGRAD_EN;
}
void Write_Dx_m1_npu1_Ctrl_WINOGRAD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WINOGRAD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.WINOGRAD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.FEATURE_COMPRESS_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_FEATURE_COMPRESS_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.FEATURE_COMPRESS_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_COMPRESS_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_COMPRESS_EN;
}
void Write_Dx_m1_npu1_Ctrl_FEATURE_COMPRESS_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.FEATURE_COMPRESS_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_COMPRESS_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.WEIGHT_COMPRESS_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WEIGHT_COMPRESS_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WEIGHT_COMPRESS_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.WEIGHT_COMPRESS_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.WEIGHT_COMPRESS_EN;
}
void Write_Dx_m1_npu1_Ctrl_WEIGHT_COMPRESS_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WEIGHT_COMPRESS_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.WEIGHT_COMPRESS_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.SKIP_CONNECTION_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.SKIP_CONNECTION_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.SKIP_CONNECTION_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.SKIP_CONNECTION_EN;
}
void Write_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.SKIP_CONNECTION_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.SKIP_CONNECTION_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.SKIP_CONNECTION_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.SKIP_CONNECTION_TYPE : " << ((dxDX_M1_NPU1_t*) base)->CTRL.SKIP_CONNECTION_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.SKIP_CONNECTION_TYPE;
}
void Write_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.SKIP_CONNECTION_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.SKIP_CONNECTION_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.RESIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_RESIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.RESIZE : " << ((dxDX_M1_NPU1_t*) base)->CTRL.RESIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.RESIZE;
}
void Write_Dx_m1_npu1_Ctrl_RESIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.RESIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.RESIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.WRITE_POOL_ONLY (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WRITE_POOL_ONLY(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WRITE_POOL_ONLY : " << ((dxDX_M1_NPU1_t*) base)->CTRL.WRITE_POOL_ONLY << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.WRITE_POOL_ONLY;
}
void Write_Dx_m1_npu1_Ctrl_WRITE_POOL_ONLY(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WRITE_POOL_ONLY : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.WRITE_POOL_ONLY = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.WEIGHT_BROADCAST_MODE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WEIGHT_BROADCAST_MODE_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.WEIGHT_BROADCAST_MODE_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.WEIGHT_BROADCAST_MODE_EN;
}
void Write_Dx_m1_npu1_Ctrl_WEIGHT_BROADCAST_MODE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.WEIGHT_BROADCAST_MODE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.WEIGHT_BROADCAST_MODE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.FEATURE_BROADCAST_MODE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.FEATURE_BROADCAST_MODE_EN : " << ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_BROADCAST_MODE_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_BROADCAST_MODE_EN;
}
void Write_Dx_m1_npu1_Ctrl_FEATURE_BROADCAST_MODE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.FEATURE_BROADCAST_MODE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_BROADCAST_MODE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.ACTIVE_CNT : " << ((dxDX_M1_NPU1_t*) base)->CTRL.ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.ACTIVE_CNT;
}
void Write_Dx_m1_npu1_Ctrl_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.ACTIVE_PERIOD : " << ((dxDX_M1_NPU1_t*) base)->CTRL.ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.ACTIVE_PERIOD;
}
void Write_Dx_m1_npu1_Ctrl_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.FEATURE_DATA_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_FEATURE_DATA_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.FEATURE_DATA_TYPE : " << ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_DATA_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_DATA_TYPE;
}
void Write_Dx_m1_npu1_Ctrl_FEATURE_DATA_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.FEATURE_DATA_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.FEATURE_DATA_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.CTRL.INPUT_DONE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Ctrl_INPUT_DONE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.INPUT_DONE : " << ((dxDX_M1_NPU1_t*) base)->CTRL.INPUT_DONE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->CTRL.INPUT_DONE;
}
void Write_Dx_m1_npu1_Ctrl_INPUT_DONE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4) + "] DX_M1_NPU1.CTRL.INPUT_DONE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->CTRL.INPUT_DONE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU1.RESHAPE0 : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE0.U;
}
void Write_Dx_m1_npu1_Reshape0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU1.RESHAPE0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->RESHAPE0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.RESHAPE0.RESHAPE_TOTAL_WSIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape0_RESHAPE_TOTAL_WSIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU1.RESHAPE0.RESHAPE_TOTAL_WSIZE : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE0.RESHAPE_TOTAL_WSIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE0.RESHAPE_TOTAL_WSIZE;
}
void Write_Dx_m1_npu1_Reshape0_RESHAPE_TOTAL_WSIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU1.RESHAPE0.RESHAPE_TOTAL_WSIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE0.RESHAPE_TOTAL_WSIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE0.RESHAPE_IN_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape0_RESHAPE_IN_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU1.RESHAPE0.RESHAPE_IN_SIZE : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE0.RESHAPE_IN_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE0.RESHAPE_IN_SIZE;
}
void Write_Dx_m1_npu1_Reshape0_RESHAPE_IN_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8) + "] DX_M1_NPU1.RESHAPE0.RESHAPE_IN_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE0.RESHAPE_IN_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1 : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE1.U;
}
void Write_Dx_m1_npu1_Reshape1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->RESHAPE1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.RESHAPE1.RESHAPE_ADDR_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1_RESHAPE_ADDR_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1.RESHAPE_ADDR_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_ADDR_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_ADDR_STRIDE;
}
void Write_Dx_m1_npu1_Reshape1_RESHAPE_ADDR_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1.RESHAPE_ADDR_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_ADDR_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE1.RESHAPE_ITER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1_RESHAPE_ITER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1.RESHAPE_ITER : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_ITER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_ITER;
}
void Write_Dx_m1_npu1_Reshape1_RESHAPE_ITER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1.RESHAPE_ITER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_ITER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE1.RESHAPE_LAST_WSIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape1_RESHAPE_LAST_WSIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1.RESHAPE_LAST_WSIZE : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_LAST_WSIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_LAST_WSIZE;
}
void Write_Dx_m1_npu1_Reshape1_RESHAPE_LAST_WSIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc) + "] DX_M1_NPU1.RESHAPE1.RESHAPE_LAST_WSIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE1.RESHAPE_LAST_WSIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU1.RESHAPE2 : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE2.U;
}
void Write_Dx_m1_npu1_Reshape2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU1.RESHAPE2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->RESHAPE2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.RESHAPE2.RESHAPE_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape2_RESHAPE_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU1.RESHAPE2.RESHAPE_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE2.RESHAPE_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE2.RESHAPE_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Reshape2_RESHAPE_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10) + "] DX_M1_NPU1.RESHAPE2.RESHAPE_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE2.RESHAPE_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.RESHAPE3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU1.RESHAPE3 : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE3.U;
}
void Write_Dx_m1_npu1_Reshape3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU1.RESHAPE3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->RESHAPE3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.RESHAPE3.RESHAPE_WRITE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU1.RESHAPE3.RESHAPE_WRITE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->RESHAPE3.RESHAPE_WRITE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->RESHAPE3.RESHAPE_WRITE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Reshape3_RESHAPE_WRITE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14) + "] DX_M1_NPU1.RESHAPE3.RESHAPE_WRITE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->RESHAPE3.RESHAPE_WRITE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.MISC (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Misc(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU1.MISC : " << ((dxDX_M1_NPU1_t*) base)->MISC.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->MISC.U;
}
void Write_Dx_m1_npu1_Misc(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU1.MISC : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->MISC.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->MISC.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.MISC.TILE_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Misc_TILE_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU1.MISC.TILE_NUM : " << ((dxDX_M1_NPU1_t*) base)->MISC.TILE_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->MISC.TILE_NUM;
}
void Write_Dx_m1_npu1_Misc_TILE_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU1.MISC.TILE_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->MISC.TILE_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.MISC.LAYER_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Misc_LAYER_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU1.MISC.LAYER_NUM : " << ((dxDX_M1_NPU1_t*) base)->MISC.LAYER_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->MISC.LAYER_NUM;
}
void Write_Dx_m1_npu1_Misc_LAYER_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18) + "] DX_M1_NPU1.MISC.LAYER_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->MISC.LAYER_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PSEUDO (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pseudo(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU1.PSEUDO : " << ((dxDX_M1_NPU1_t*) base)->PSEUDO.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PSEUDO.U;
}
void Write_Dx_m1_npu1_Pseudo(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU1.PSEUDO : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PSEUDO.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PSEUDO.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PSEUDO.PSEUDO_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pseudo_PSEUDO_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU1.PSEUDO.PSEUDO_CNT : " << ((dxDX_M1_NPU1_t*) base)->PSEUDO.PSEUDO_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PSEUDO.PSEUDO_CNT;
}
void Write_Dx_m1_npu1_Pseudo_PSEUDO_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c) + "] DX_M1_NPU1.PSEUDO.PSEUDO_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PSEUDO.PSEUDO_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.U;
}
void Write_Dx_m1_npu1_Sfu_ctrl0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_CTRL0.PRE_ACT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_PRE_ACT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.PRE_ACT_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_ACT_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_ACT_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_PRE_ACT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.PRE_ACT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_ACT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.PRE_MULT_COEFF_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.PRE_MULT_COEFF_SEL : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_MULT_COEFF_SEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_MULT_COEFF_SEL;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_PRE_MULT_COEFF_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.PRE_MULT_COEFF_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_MULT_COEFF_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.ACT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ACT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ACT_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ACT_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ACT_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_ACT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ACT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ACT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.ACT_INOUT_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ACT_INOUT_CTRL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ACT_INOUT_CTRL : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ACT_INOUT_CTRL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ACT_INOUT_CTRL;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_ACT_INOUT_CTRL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ACT_INOUT_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ACT_INOUT_CTRL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.POST_ACT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_POST_ACT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.POST_ACT_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.POST_ACT_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.POST_ACT_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_POST_ACT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.POST_ACT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.POST_ACT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.PRE_ADD_COEFF_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.PRE_ADD_COEFF_SEL : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_ADD_COEFF_SEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_ADD_COEFF_SEL;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_PRE_ADD_COEFF_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.PRE_ADD_COEFF_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.PRE_ADD_COEFF_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.SE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_SE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.SE_EN : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.SE_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.SE_EN;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_SE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.SE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.SE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.SE_WRITE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_SE_WRITE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.SE_WRITE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.SE_WRITE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.SE_WRITE;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_SE_WRITE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.SE_WRITE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.SE_WRITE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.ARG_MAX_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ARG_MAX_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_MAX_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_MAX_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ARG_MAX_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_MAX_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.ARG_CLASS_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ARG_CLASS_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ARG_CLASS_NUM : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_CLASS_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_CLASS_NUM;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_ARG_CLASS_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ARG_CLASS_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_CLASS_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL0.ARG_MAX_OUT_FORMAT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ARG_MAX_OUT_FORMAT : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_MAX_OUT_FORMAT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_MAX_OUT_FORMAT;
}
void Write_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_OUT_FORMAT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20) + "] DX_M1_NPU1.SFU_CTRL0.ARG_MAX_OUT_FORMAT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL0.ARG_MAX_OUT_FORMAT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1 : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.U;
}
void Write_Dx_m1_npu1_Sfu_ctrl1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_CTRL1.SFU_HALF_RUN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SFU_HALF_RUN_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SFU_HALF_RUN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SFU_HALF_RUN_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_SFU_HALF_RUN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SFU_HALF_RUN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SFU_HALF_RUN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.SKIP_ADD_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_ADD_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SKIP_ADD_SEL : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_ADD_SEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_ADD_SEL;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_ADD_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SKIP_ADD_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_ADD_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.SKIP_MUL_SEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_MUL_SEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SKIP_MUL_SEL : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_MUL_SEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_MUL_SEL;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_MUL_SEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SKIP_MUL_SEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_MUL_SEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.FLOAT2INT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_FLOAT2INT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.FLOAT2INT_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.FLOAT2INT_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.FLOAT2INT_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_FLOAT2INT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.FLOAT2INT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.FLOAT2INT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.SKIP_IN_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_IN_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SKIP_IN_TYPE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_IN_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_IN_TYPE;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_IN_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.SKIP_IN_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.SKIP_IN_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.POOL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_POOL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.POOL_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.POOL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.POOL_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_POOL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.POOL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.POOL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.RESHAPE_32BIT_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.RESHAPE_32BIT_MODE : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.RESHAPE_32BIT_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.RESHAPE_32BIT_MODE;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_RESHAPE_32BIT_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.RESHAPE_32BIT_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.RESHAPE_32BIT_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CTRL1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_ctrl1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.RESERVED0;
}
void Write_Dx_m1_npu1_Sfu_ctrl1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24) + "] DX_M1_NPU1.SFU_CTRL1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CTRL1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_POOL0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_pool0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU1.SFU_POOL0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_POOL0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_POOL0.U;
}
void Write_Dx_m1_npu1_Sfu_pool0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU1.SFU_POOL0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_POOL0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_POOL0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_POOL0.POOL_WINSIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_pool0_POOL_WINSIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU1.SFU_POOL0.POOL_WINSIZE : " << ((dxDX_M1_NPU1_t*) base)->SFU_POOL0.POOL_WINSIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_POOL0.POOL_WINSIZE;
}
void Write_Dx_m1_npu1_Sfu_pool0_POOL_WINSIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28) + "] DX_M1_NPU1.SFU_POOL0.POOL_WINSIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_POOL0.POOL_WINSIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CLIP_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_max(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU1.SFU_CLIP_MAX : " << ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.U;
}
void Write_Dx_m1_npu1_Sfu_clip_max(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU1.SFU_CLIP_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_CLIP_MAX.CLIP_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_max_CLIP_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU1.SFU_CLIP_MAX.CLIP_MAX : " << ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.CLIP_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.CLIP_MAX;
}
void Write_Dx_m1_npu1_Sfu_clip_max_CLIP_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c) + "] DX_M1_NPU1.SFU_CLIP_MAX.CLIP_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MAX.CLIP_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_CLIP_MIN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_min(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU1.SFU_CLIP_MIN : " << ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.U;
}
void Write_Dx_m1_npu1_Sfu_clip_min(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU1.SFU_CLIP_MIN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_CLIP_MIN.CLIP_MIN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_clip_min_CLIP_MIN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU1.SFU_CLIP_MIN.CLIP_MIN : " << ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.CLIP_MIN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.CLIP_MIN;
}
void Write_Dx_m1_npu1_Sfu_clip_min_CLIP_MIN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30) + "] DX_M1_NPU1.SFU_CLIP_MIN.CLIP_MIN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_CLIP_MIN.CLIP_MIN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU1.SFU_COEFF0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.U;
}
void Write_Dx_m1_npu1_Sfu_coeff0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU1.SFU_COEFF0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF0.SKIP_ADD_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff0_SKIP_ADD_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU1.SFU_COEFF0.SKIP_ADD_COEFF : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.SKIP_ADD_COEFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.SKIP_ADD_COEFF;
}
void Write_Dx_m1_npu1_Sfu_coeff0_SKIP_ADD_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34) + "] DX_M1_NPU1.SFU_COEFF0.SKIP_ADD_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF0.SKIP_ADD_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU1.SFU_COEFF1 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.U;
}
void Write_Dx_m1_npu1_Sfu_coeff1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU1.SFU_COEFF1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF1.PRE_ACT_MULT_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU1.SFU_COEFF1.PRE_ACT_MULT_COEFF : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.PRE_ACT_MULT_COEFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.PRE_ACT_MULT_COEFF;
}
void Write_Dx_m1_npu1_Sfu_coeff1_PRE_ACT_MULT_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38) + "] DX_M1_NPU1.SFU_COEFF1.PRE_ACT_MULT_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF1.PRE_ACT_MULT_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU1.SFU_COEFF2 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.U;
}
void Write_Dx_m1_npu1_Sfu_coeff2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU1.SFU_COEFF2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF2.PRE_ACT_ADD_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU1.SFU_COEFF2.PRE_ACT_ADD_COEFF : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.PRE_ACT_ADD_COEFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.PRE_ACT_ADD_COEFF;
}
void Write_Dx_m1_npu1_Sfu_coeff2_PRE_ACT_ADD_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c) + "] DX_M1_NPU1.SFU_COEFF2.PRE_ACT_ADD_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF2.PRE_ACT_ADD_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU1.SFU_COEFF3 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.U;
}
void Write_Dx_m1_npu1_Sfu_coeff3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU1.SFU_COEFF3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF3.AVG_POOL_MULT_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU1.SFU_COEFF3.AVG_POOL_MULT_COEFF : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.AVG_POOL_MULT_COEFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.AVG_POOL_MULT_COEFF;
}
void Write_Dx_m1_npu1_Sfu_coeff3_AVG_POOL_MULT_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40) + "] DX_M1_NPU1.SFU_COEFF3.AVG_POOL_MULT_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF3.AVG_POOL_MULT_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU1.SFU_COEFF4 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.U;
}
void Write_Dx_m1_npu1_Sfu_coeff4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU1.SFU_COEFF4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF4.LMUL_ADD_COEFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff4_LMUL_ADD_COEFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU1.SFU_COEFF4.LMUL_ADD_COEFF : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.LMUL_ADD_COEFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.LMUL_ADD_COEFF;
}
void Write_Dx_m1_npu1_Sfu_coeff4_LMUL_ADD_COEFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44) + "] DX_M1_NPU1.SFU_COEFF4.LMUL_ADD_COEFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF4.LMUL_ADD_COEFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU1.SFU_COEFF5 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.U;
}
void Write_Dx_m1_npu1_Sfu_coeff5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU1.SFU_COEFF5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF5.ACT_OFFSET_VAL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff5_ACT_OFFSET_VAL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU1.SFU_COEFF5.ACT_OFFSET_VAL : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.ACT_OFFSET_VAL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.ACT_OFFSET_VAL;
}
void Write_Dx_m1_npu1_Sfu_coeff5_ACT_OFFSET_VAL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48) + "] DX_M1_NPU1.SFU_COEFF5.ACT_OFFSET_VAL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF5.ACT_OFFSET_VAL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU1.SFU_COEFF6 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.U;
}
void Write_Dx_m1_npu1_Sfu_coeff6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU1.SFU_COEFF6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF6.SKIP_SCALE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff6_SKIP_SCALE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU1.SFU_COEFF6.SKIP_SCALE : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.SKIP_SCALE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.SKIP_SCALE;
}
void Write_Dx_m1_npu1_Sfu_coeff6_SKIP_SCALE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c) + "] DX_M1_NPU1.SFU_COEFF6.SKIP_SCALE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF6.SKIP_SCALE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU1.SFU_COEFF7 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.U;
}
void Write_Dx_m1_npu1_Sfu_coeff7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU1.SFU_COEFF7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF7.LEAKY_RELU_SLOPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU1.SFU_COEFF7.LEAKY_RELU_SLOPE : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.LEAKY_RELU_SLOPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.LEAKY_RELU_SLOPE;
}
void Write_Dx_m1_npu1_Sfu_coeff7_LEAKY_RELU_SLOPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50) + "] DX_M1_NPU1.SFU_COEFF7.LEAKY_RELU_SLOPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF7.LEAKY_RELU_SLOPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU1.SFU_COEFF8 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.U;
}
void Write_Dx_m1_npu1_Sfu_coeff8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU1.SFU_COEFF8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF8.RELU6_CLIP_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff8_RELU6_CLIP_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU1.SFU_COEFF8.RELU6_CLIP_MAX : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.RELU6_CLIP_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.RELU6_CLIP_MAX;
}
void Write_Dx_m1_npu1_Sfu_coeff8_RELU6_CLIP_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x54) + "] DX_M1_NPU1.SFU_COEFF8.RELU6_CLIP_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF8.RELU6_CLIP_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU1.SFU_COEFF9 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.U;
}
void Write_Dx_m1_npu1_Sfu_coeff9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU1.SFU_COEFF9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF9.PAF_BOUNDARY0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff9_PAF_BOUNDARY0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU1.SFU_COEFF9.PAF_BOUNDARY0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.PAF_BOUNDARY0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.PAF_BOUNDARY0;
}
void Write_Dx_m1_npu1_Sfu_coeff9_PAF_BOUNDARY0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x58) + "] DX_M1_NPU1.SFU_COEFF9.PAF_BOUNDARY0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF9.PAF_BOUNDARY0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU1.SFU_COEFF10 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.U;
}
void Write_Dx_m1_npu1_Sfu_coeff10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU1.SFU_COEFF10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF10.PAF_BOUNDARY1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff10_PAF_BOUNDARY1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU1.SFU_COEFF10.PAF_BOUNDARY1 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.PAF_BOUNDARY1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.PAF_BOUNDARY1;
}
void Write_Dx_m1_npu1_Sfu_coeff10_PAF_BOUNDARY1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x5c) + "] DX_M1_NPU1.SFU_COEFF10.PAF_BOUNDARY1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF10.PAF_BOUNDARY1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU1.SFU_COEFF11 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.U;
}
void Write_Dx_m1_npu1_Sfu_coeff11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU1.SFU_COEFF11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF11.PAF_BOUNDARY2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff11_PAF_BOUNDARY2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU1.SFU_COEFF11.PAF_BOUNDARY2 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.PAF_BOUNDARY2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.PAF_BOUNDARY2;
}
void Write_Dx_m1_npu1_Sfu_coeff11_PAF_BOUNDARY2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x60) + "] DX_M1_NPU1.SFU_COEFF11.PAF_BOUNDARY2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF11.PAF_BOUNDARY2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU1.SFU_COEFF12 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.U;
}
void Write_Dx_m1_npu1_Sfu_coeff12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU1.SFU_COEFF12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF12.PAF_BOUNDARY3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff12_PAF_BOUNDARY3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU1.SFU_COEFF12.PAF_BOUNDARY3 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.PAF_BOUNDARY3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.PAF_BOUNDARY3;
}
void Write_Dx_m1_npu1_Sfu_coeff12_PAF_BOUNDARY3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x64) + "] DX_M1_NPU1.SFU_COEFF12.PAF_BOUNDARY3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF12.PAF_BOUNDARY3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU1.SFU_COEFF13 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.U;
}
void Write_Dx_m1_npu1_Sfu_coeff13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU1.SFU_COEFF13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF13.PAF_BOUNDARY4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff13_PAF_BOUNDARY4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU1.SFU_COEFF13.PAF_BOUNDARY4 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.PAF_BOUNDARY4 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.PAF_BOUNDARY4;
}
void Write_Dx_m1_npu1_Sfu_coeff13_PAF_BOUNDARY4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x68) + "] DX_M1_NPU1.SFU_COEFF13.PAF_BOUNDARY4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF13.PAF_BOUNDARY4 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU1.SFU_COEFF14 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.U;
}
void Write_Dx_m1_npu1_Sfu_coeff14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU1.SFU_COEFF14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF14.PAF_BOUNDARY5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff14_PAF_BOUNDARY5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU1.SFU_COEFF14.PAF_BOUNDARY5 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.PAF_BOUNDARY5 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.PAF_BOUNDARY5;
}
void Write_Dx_m1_npu1_Sfu_coeff14_PAF_BOUNDARY5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x6c) + "] DX_M1_NPU1.SFU_COEFF14.PAF_BOUNDARY5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF14.PAF_BOUNDARY5 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU1.SFU_COEFF15 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.U;
}
void Write_Dx_m1_npu1_Sfu_coeff15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU1.SFU_COEFF15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF15.PAF_BOUNDARY6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff15_PAF_BOUNDARY6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU1.SFU_COEFF15.PAF_BOUNDARY6 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.PAF_BOUNDARY6 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.PAF_BOUNDARY6;
}
void Write_Dx_m1_npu1_Sfu_coeff15_PAF_BOUNDARY6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x70) + "] DX_M1_NPU1.SFU_COEFF15.PAF_BOUNDARY6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF15.PAF_BOUNDARY6 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU1.SFU_COEFF16 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.U;
}
void Write_Dx_m1_npu1_Sfu_coeff16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU1.SFU_COEFF16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF16.PAF_BOUNDARY7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff16_PAF_BOUNDARY7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU1.SFU_COEFF16.PAF_BOUNDARY7 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.PAF_BOUNDARY7 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.PAF_BOUNDARY7;
}
void Write_Dx_m1_npu1_Sfu_coeff16_PAF_BOUNDARY7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x74) + "] DX_M1_NPU1.SFU_COEFF16.PAF_BOUNDARY7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF16.PAF_BOUNDARY7 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU1.SFU_COEFF17 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.U;
}
void Write_Dx_m1_npu1_Sfu_coeff17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU1.SFU_COEFF17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF17.PAF_BOUNDARY8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff17_PAF_BOUNDARY8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU1.SFU_COEFF17.PAF_BOUNDARY8 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.PAF_BOUNDARY8 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.PAF_BOUNDARY8;
}
void Write_Dx_m1_npu1_Sfu_coeff17_PAF_BOUNDARY8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x78) + "] DX_M1_NPU1.SFU_COEFF17.PAF_BOUNDARY8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF17.PAF_BOUNDARY8 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU1.SFU_COEFF18 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.U;
}
void Write_Dx_m1_npu1_Sfu_coeff18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU1.SFU_COEFF18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF18.PAF_BOUNDARY9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff18_PAF_BOUNDARY9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU1.SFU_COEFF18.PAF_BOUNDARY9 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.PAF_BOUNDARY9 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.PAF_BOUNDARY9;
}
void Write_Dx_m1_npu1_Sfu_coeff18_PAF_BOUNDARY9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x7c) + "] DX_M1_NPU1.SFU_COEFF18.PAF_BOUNDARY9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF18.PAF_BOUNDARY9 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU1.SFU_COEFF19 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.U;
}
void Write_Dx_m1_npu1_Sfu_coeff19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU1.SFU_COEFF19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF19.PAF_BOUNDARY10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff19_PAF_BOUNDARY10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU1.SFU_COEFF19.PAF_BOUNDARY10 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.PAF_BOUNDARY10 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.PAF_BOUNDARY10;
}
void Write_Dx_m1_npu1_Sfu_coeff19_PAF_BOUNDARY10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x80) + "] DX_M1_NPU1.SFU_COEFF19.PAF_BOUNDARY10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF19.PAF_BOUNDARY10 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU1.SFU_COEFF20 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.U;
}
void Write_Dx_m1_npu1_Sfu_coeff20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU1.SFU_COEFF20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF20.PAF_BOUNDARY11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff20_PAF_BOUNDARY11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU1.SFU_COEFF20.PAF_BOUNDARY11 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.PAF_BOUNDARY11 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.PAF_BOUNDARY11;
}
void Write_Dx_m1_npu1_Sfu_coeff20_PAF_BOUNDARY11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x84) + "] DX_M1_NPU1.SFU_COEFF20.PAF_BOUNDARY11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF20.PAF_BOUNDARY11 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU1.SFU_COEFF21 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.U;
}
void Write_Dx_m1_npu1_Sfu_coeff21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU1.SFU_COEFF21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF21.PAF_BOUNDARY12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff21_PAF_BOUNDARY12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU1.SFU_COEFF21.PAF_BOUNDARY12 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.PAF_BOUNDARY12 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.PAF_BOUNDARY12;
}
void Write_Dx_m1_npu1_Sfu_coeff21_PAF_BOUNDARY12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x88) + "] DX_M1_NPU1.SFU_COEFF21.PAF_BOUNDARY12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF21.PAF_BOUNDARY12 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU1.SFU_COEFF22 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.U;
}
void Write_Dx_m1_npu1_Sfu_coeff22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU1.SFU_COEFF22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF22.PAF_BOUNDARY13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff22_PAF_BOUNDARY13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU1.SFU_COEFF22.PAF_BOUNDARY13 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.PAF_BOUNDARY13 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.PAF_BOUNDARY13;
}
void Write_Dx_m1_npu1_Sfu_coeff22_PAF_BOUNDARY13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x8c) + "] DX_M1_NPU1.SFU_COEFF22.PAF_BOUNDARY13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF22.PAF_BOUNDARY13 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU1.SFU_COEFF23 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.U;
}
void Write_Dx_m1_npu1_Sfu_coeff23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU1.SFU_COEFF23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF23.PAF_BOUNDARY14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff23_PAF_BOUNDARY14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU1.SFU_COEFF23.PAF_BOUNDARY14 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.PAF_BOUNDARY14 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.PAF_BOUNDARY14;
}
void Write_Dx_m1_npu1_Sfu_coeff23_PAF_BOUNDARY14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x90) + "] DX_M1_NPU1.SFU_COEFF23.PAF_BOUNDARY14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF23.PAF_BOUNDARY14 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU1.SFU_COEFF24 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.U;
}
void Write_Dx_m1_npu1_Sfu_coeff24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU1.SFU_COEFF24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF24.PAF_MULT_COEFF0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff24_PAF_MULT_COEFF0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU1.SFU_COEFF24.PAF_MULT_COEFF0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.PAF_MULT_COEFF0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.PAF_MULT_COEFF0;
}
void Write_Dx_m1_npu1_Sfu_coeff24_PAF_MULT_COEFF0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x94) + "] DX_M1_NPU1.SFU_COEFF24.PAF_MULT_COEFF0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF24.PAF_MULT_COEFF0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU1.SFU_COEFF25 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.U;
}
void Write_Dx_m1_npu1_Sfu_coeff25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU1.SFU_COEFF25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF25.PAF_MULT_COEFF1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff25_PAF_MULT_COEFF1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU1.SFU_COEFF25.PAF_MULT_COEFF1 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.PAF_MULT_COEFF1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.PAF_MULT_COEFF1;
}
void Write_Dx_m1_npu1_Sfu_coeff25_PAF_MULT_COEFF1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x98) + "] DX_M1_NPU1.SFU_COEFF25.PAF_MULT_COEFF1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF25.PAF_MULT_COEFF1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU1.SFU_COEFF26 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.U;
}
void Write_Dx_m1_npu1_Sfu_coeff26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU1.SFU_COEFF26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF26.PAF_MULT_COEFF2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff26_PAF_MULT_COEFF2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU1.SFU_COEFF26.PAF_MULT_COEFF2 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.PAF_MULT_COEFF2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.PAF_MULT_COEFF2;
}
void Write_Dx_m1_npu1_Sfu_coeff26_PAF_MULT_COEFF2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x9c) + "] DX_M1_NPU1.SFU_COEFF26.PAF_MULT_COEFF2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF26.PAF_MULT_COEFF2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF27 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff27(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU1.SFU_COEFF27 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.U;
}
void Write_Dx_m1_npu1_Sfu_coeff27(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU1.SFU_COEFF27 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF27.PAF_MULT_COEFF3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff27_PAF_MULT_COEFF3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU1.SFU_COEFF27.PAF_MULT_COEFF3 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.PAF_MULT_COEFF3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.PAF_MULT_COEFF3;
}
void Write_Dx_m1_npu1_Sfu_coeff27_PAF_MULT_COEFF3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa0) + "] DX_M1_NPU1.SFU_COEFF27.PAF_MULT_COEFF3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF27.PAF_MULT_COEFF3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF28 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff28(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU1.SFU_COEFF28 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.U;
}
void Write_Dx_m1_npu1_Sfu_coeff28(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU1.SFU_COEFF28 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF28.PAF_MULT_COEFF4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff28_PAF_MULT_COEFF4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU1.SFU_COEFF28.PAF_MULT_COEFF4 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.PAF_MULT_COEFF4 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.PAF_MULT_COEFF4;
}
void Write_Dx_m1_npu1_Sfu_coeff28_PAF_MULT_COEFF4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa4) + "] DX_M1_NPU1.SFU_COEFF28.PAF_MULT_COEFF4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF28.PAF_MULT_COEFF4 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF29 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff29(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU1.SFU_COEFF29 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.U;
}
void Write_Dx_m1_npu1_Sfu_coeff29(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU1.SFU_COEFF29 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF29.PAF_MULT_COEFF5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff29_PAF_MULT_COEFF5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU1.SFU_COEFF29.PAF_MULT_COEFF5 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.PAF_MULT_COEFF5 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.PAF_MULT_COEFF5;
}
void Write_Dx_m1_npu1_Sfu_coeff29_PAF_MULT_COEFF5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xa8) + "] DX_M1_NPU1.SFU_COEFF29.PAF_MULT_COEFF5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF29.PAF_MULT_COEFF5 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF30 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff30(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU1.SFU_COEFF30 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.U;
}
void Write_Dx_m1_npu1_Sfu_coeff30(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU1.SFU_COEFF30 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF30.PAF_MULT_COEFF6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff30_PAF_MULT_COEFF6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU1.SFU_COEFF30.PAF_MULT_COEFF6 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.PAF_MULT_COEFF6 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.PAF_MULT_COEFF6;
}
void Write_Dx_m1_npu1_Sfu_coeff30_PAF_MULT_COEFF6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xac) + "] DX_M1_NPU1.SFU_COEFF30.PAF_MULT_COEFF6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF30.PAF_MULT_COEFF6 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF31 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff31(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU1.SFU_COEFF31 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.U;
}
void Write_Dx_m1_npu1_Sfu_coeff31(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU1.SFU_COEFF31 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF31.PAF_MULT_COEFF7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff31_PAF_MULT_COEFF7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU1.SFU_COEFF31.PAF_MULT_COEFF7 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.PAF_MULT_COEFF7 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.PAF_MULT_COEFF7;
}
void Write_Dx_m1_npu1_Sfu_coeff31_PAF_MULT_COEFF7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb0) + "] DX_M1_NPU1.SFU_COEFF31.PAF_MULT_COEFF7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF31.PAF_MULT_COEFF7 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF32 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff32(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU1.SFU_COEFF32 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.U;
}
void Write_Dx_m1_npu1_Sfu_coeff32(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU1.SFU_COEFF32 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF32.PAF_MULT_COEFF8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff32_PAF_MULT_COEFF8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU1.SFU_COEFF32.PAF_MULT_COEFF8 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.PAF_MULT_COEFF8 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.PAF_MULT_COEFF8;
}
void Write_Dx_m1_npu1_Sfu_coeff32_PAF_MULT_COEFF8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb4) + "] DX_M1_NPU1.SFU_COEFF32.PAF_MULT_COEFF8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF32.PAF_MULT_COEFF8 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF33 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff33(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU1.SFU_COEFF33 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.U;
}
void Write_Dx_m1_npu1_Sfu_coeff33(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU1.SFU_COEFF33 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF33.PAF_MULT_COEFF9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff33_PAF_MULT_COEFF9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU1.SFU_COEFF33.PAF_MULT_COEFF9 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.PAF_MULT_COEFF9 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.PAF_MULT_COEFF9;
}
void Write_Dx_m1_npu1_Sfu_coeff33_PAF_MULT_COEFF9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xb8) + "] DX_M1_NPU1.SFU_COEFF33.PAF_MULT_COEFF9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF33.PAF_MULT_COEFF9 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF34 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff34(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU1.SFU_COEFF34 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.U;
}
void Write_Dx_m1_npu1_Sfu_coeff34(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU1.SFU_COEFF34 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF34.PAF_MULT_COEFF10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff34_PAF_MULT_COEFF10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU1.SFU_COEFF34.PAF_MULT_COEFF10 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.PAF_MULT_COEFF10 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.PAF_MULT_COEFF10;
}
void Write_Dx_m1_npu1_Sfu_coeff34_PAF_MULT_COEFF10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xbc) + "] DX_M1_NPU1.SFU_COEFF34.PAF_MULT_COEFF10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF34.PAF_MULT_COEFF10 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF35 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff35(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU1.SFU_COEFF35 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.U;
}
void Write_Dx_m1_npu1_Sfu_coeff35(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU1.SFU_COEFF35 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF35.PAF_MULT_COEFF11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff35_PAF_MULT_COEFF11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU1.SFU_COEFF35.PAF_MULT_COEFF11 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.PAF_MULT_COEFF11 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.PAF_MULT_COEFF11;
}
void Write_Dx_m1_npu1_Sfu_coeff35_PAF_MULT_COEFF11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc0) + "] DX_M1_NPU1.SFU_COEFF35.PAF_MULT_COEFF11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF35.PAF_MULT_COEFF11 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF36 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff36(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU1.SFU_COEFF36 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.U;
}
void Write_Dx_m1_npu1_Sfu_coeff36(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU1.SFU_COEFF36 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF36.PAF_MULT_COEFF12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff36_PAF_MULT_COEFF12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU1.SFU_COEFF36.PAF_MULT_COEFF12 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.PAF_MULT_COEFF12 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.PAF_MULT_COEFF12;
}
void Write_Dx_m1_npu1_Sfu_coeff36_PAF_MULT_COEFF12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc4) + "] DX_M1_NPU1.SFU_COEFF36.PAF_MULT_COEFF12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF36.PAF_MULT_COEFF12 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF37 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff37(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU1.SFU_COEFF37 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.U;
}
void Write_Dx_m1_npu1_Sfu_coeff37(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU1.SFU_COEFF37 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF37.PAF_MULT_COEFF13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff37_PAF_MULT_COEFF13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU1.SFU_COEFF37.PAF_MULT_COEFF13 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.PAF_MULT_COEFF13 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.PAF_MULT_COEFF13;
}
void Write_Dx_m1_npu1_Sfu_coeff37_PAF_MULT_COEFF13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xc8) + "] DX_M1_NPU1.SFU_COEFF37.PAF_MULT_COEFF13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF37.PAF_MULT_COEFF13 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF38 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff38(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU1.SFU_COEFF38 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.U;
}
void Write_Dx_m1_npu1_Sfu_coeff38(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU1.SFU_COEFF38 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF38.PAF_MULT_COEFF14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff38_PAF_MULT_COEFF14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU1.SFU_COEFF38.PAF_MULT_COEFF14 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.PAF_MULT_COEFF14 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.PAF_MULT_COEFF14;
}
void Write_Dx_m1_npu1_Sfu_coeff38_PAF_MULT_COEFF14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xcc) + "] DX_M1_NPU1.SFU_COEFF38.PAF_MULT_COEFF14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF38.PAF_MULT_COEFF14 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF39 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff39(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU1.SFU_COEFF39 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.U;
}
void Write_Dx_m1_npu1_Sfu_coeff39(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU1.SFU_COEFF39 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF39.PAF_MULT_COEFF15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff39_PAF_MULT_COEFF15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU1.SFU_COEFF39.PAF_MULT_COEFF15 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.PAF_MULT_COEFF15 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.PAF_MULT_COEFF15;
}
void Write_Dx_m1_npu1_Sfu_coeff39_PAF_MULT_COEFF15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd0) + "] DX_M1_NPU1.SFU_COEFF39.PAF_MULT_COEFF15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF39.PAF_MULT_COEFF15 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF40 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff40(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU1.SFU_COEFF40 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.U;
}
void Write_Dx_m1_npu1_Sfu_coeff40(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU1.SFU_COEFF40 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF40.PAF_ADD_COEFF0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff40_PAF_ADD_COEFF0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU1.SFU_COEFF40.PAF_ADD_COEFF0 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.PAF_ADD_COEFF0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.PAF_ADD_COEFF0;
}
void Write_Dx_m1_npu1_Sfu_coeff40_PAF_ADD_COEFF0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd4) + "] DX_M1_NPU1.SFU_COEFF40.PAF_ADD_COEFF0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF40.PAF_ADD_COEFF0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF41 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff41(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU1.SFU_COEFF41 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.U;
}
void Write_Dx_m1_npu1_Sfu_coeff41(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU1.SFU_COEFF41 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF41.PAF_ADD_COEFF1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff41_PAF_ADD_COEFF1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU1.SFU_COEFF41.PAF_ADD_COEFF1 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.PAF_ADD_COEFF1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.PAF_ADD_COEFF1;
}
void Write_Dx_m1_npu1_Sfu_coeff41_PAF_ADD_COEFF1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xd8) + "] DX_M1_NPU1.SFU_COEFF41.PAF_ADD_COEFF1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF41.PAF_ADD_COEFF1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF42 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff42(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU1.SFU_COEFF42 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.U;
}
void Write_Dx_m1_npu1_Sfu_coeff42(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU1.SFU_COEFF42 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF42.PAF_ADD_COEFF2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff42_PAF_ADD_COEFF2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU1.SFU_COEFF42.PAF_ADD_COEFF2 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.PAF_ADD_COEFF2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.PAF_ADD_COEFF2;
}
void Write_Dx_m1_npu1_Sfu_coeff42_PAF_ADD_COEFF2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xdc) + "] DX_M1_NPU1.SFU_COEFF42.PAF_ADD_COEFF2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF42.PAF_ADD_COEFF2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF43 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff43(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU1.SFU_COEFF43 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.U;
}
void Write_Dx_m1_npu1_Sfu_coeff43(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU1.SFU_COEFF43 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF43.PAF_ADD_COEFF3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff43_PAF_ADD_COEFF3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU1.SFU_COEFF43.PAF_ADD_COEFF3 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.PAF_ADD_COEFF3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.PAF_ADD_COEFF3;
}
void Write_Dx_m1_npu1_Sfu_coeff43_PAF_ADD_COEFF3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe0) + "] DX_M1_NPU1.SFU_COEFF43.PAF_ADD_COEFF3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF43.PAF_ADD_COEFF3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF44 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff44(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU1.SFU_COEFF44 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.U;
}
void Write_Dx_m1_npu1_Sfu_coeff44(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU1.SFU_COEFF44 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF44.PAF_ADD_COEFF4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff44_PAF_ADD_COEFF4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU1.SFU_COEFF44.PAF_ADD_COEFF4 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.PAF_ADD_COEFF4 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.PAF_ADD_COEFF4;
}
void Write_Dx_m1_npu1_Sfu_coeff44_PAF_ADD_COEFF4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe4) + "] DX_M1_NPU1.SFU_COEFF44.PAF_ADD_COEFF4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF44.PAF_ADD_COEFF4 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF45 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff45(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU1.SFU_COEFF45 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.U;
}
void Write_Dx_m1_npu1_Sfu_coeff45(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU1.SFU_COEFF45 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF45.PAF_ADD_COEFF5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff45_PAF_ADD_COEFF5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU1.SFU_COEFF45.PAF_ADD_COEFF5 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.PAF_ADD_COEFF5 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.PAF_ADD_COEFF5;
}
void Write_Dx_m1_npu1_Sfu_coeff45_PAF_ADD_COEFF5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xe8) + "] DX_M1_NPU1.SFU_COEFF45.PAF_ADD_COEFF5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF45.PAF_ADD_COEFF5 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF46 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff46(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU1.SFU_COEFF46 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.U;
}
void Write_Dx_m1_npu1_Sfu_coeff46(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU1.SFU_COEFF46 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF46.PAF_ADD_COEFF6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff46_PAF_ADD_COEFF6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU1.SFU_COEFF46.PAF_ADD_COEFF6 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.PAF_ADD_COEFF6 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.PAF_ADD_COEFF6;
}
void Write_Dx_m1_npu1_Sfu_coeff46_PAF_ADD_COEFF6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xec) + "] DX_M1_NPU1.SFU_COEFF46.PAF_ADD_COEFF6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF46.PAF_ADD_COEFF6 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF47 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff47(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU1.SFU_COEFF47 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.U;
}
void Write_Dx_m1_npu1_Sfu_coeff47(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU1.SFU_COEFF47 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF47.PAF_ADD_COEFF7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff47_PAF_ADD_COEFF7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU1.SFU_COEFF47.PAF_ADD_COEFF7 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.PAF_ADD_COEFF7 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.PAF_ADD_COEFF7;
}
void Write_Dx_m1_npu1_Sfu_coeff47_PAF_ADD_COEFF7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf0) + "] DX_M1_NPU1.SFU_COEFF47.PAF_ADD_COEFF7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF47.PAF_ADD_COEFF7 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF48 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff48(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU1.SFU_COEFF48 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.U;
}
void Write_Dx_m1_npu1_Sfu_coeff48(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU1.SFU_COEFF48 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF48.PAF_ADD_COEFF8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff48_PAF_ADD_COEFF8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU1.SFU_COEFF48.PAF_ADD_COEFF8 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.PAF_ADD_COEFF8 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.PAF_ADD_COEFF8;
}
void Write_Dx_m1_npu1_Sfu_coeff48_PAF_ADD_COEFF8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf4) + "] DX_M1_NPU1.SFU_COEFF48.PAF_ADD_COEFF8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF48.PAF_ADD_COEFF8 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF49 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff49(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU1.SFU_COEFF49 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.U;
}
void Write_Dx_m1_npu1_Sfu_coeff49(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU1.SFU_COEFF49 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF49.PAF_ADD_COEFF9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff49_PAF_ADD_COEFF9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU1.SFU_COEFF49.PAF_ADD_COEFF9 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.PAF_ADD_COEFF9 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.PAF_ADD_COEFF9;
}
void Write_Dx_m1_npu1_Sfu_coeff49_PAF_ADD_COEFF9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xf8) + "] DX_M1_NPU1.SFU_COEFF49.PAF_ADD_COEFF9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF49.PAF_ADD_COEFF9 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF50 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff50(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU1.SFU_COEFF50 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.U;
}
void Write_Dx_m1_npu1_Sfu_coeff50(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU1.SFU_COEFF50 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF50.PAF_ADD_COEFF10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff50_PAF_ADD_COEFF10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU1.SFU_COEFF50.PAF_ADD_COEFF10 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.PAF_ADD_COEFF10 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.PAF_ADD_COEFF10;
}
void Write_Dx_m1_npu1_Sfu_coeff50_PAF_ADD_COEFF10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0xfc) + "] DX_M1_NPU1.SFU_COEFF50.PAF_ADD_COEFF10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF50.PAF_ADD_COEFF10 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF51 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff51(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU1.SFU_COEFF51 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.U;
}
void Write_Dx_m1_npu1_Sfu_coeff51(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU1.SFU_COEFF51 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF51.PAF_ADD_COEFF11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff51_PAF_ADD_COEFF11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU1.SFU_COEFF51.PAF_ADD_COEFF11 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.PAF_ADD_COEFF11 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.PAF_ADD_COEFF11;
}
void Write_Dx_m1_npu1_Sfu_coeff51_PAF_ADD_COEFF11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x100) + "] DX_M1_NPU1.SFU_COEFF51.PAF_ADD_COEFF11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF51.PAF_ADD_COEFF11 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF52 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff52(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU1.SFU_COEFF52 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.U;
}
void Write_Dx_m1_npu1_Sfu_coeff52(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU1.SFU_COEFF52 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF52.PAF_ADD_COEFF12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff52_PAF_ADD_COEFF12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU1.SFU_COEFF52.PAF_ADD_COEFF12 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.PAF_ADD_COEFF12 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.PAF_ADD_COEFF12;
}
void Write_Dx_m1_npu1_Sfu_coeff52_PAF_ADD_COEFF12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x104) + "] DX_M1_NPU1.SFU_COEFF52.PAF_ADD_COEFF12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF52.PAF_ADD_COEFF12 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF53 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff53(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU1.SFU_COEFF53 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.U;
}
void Write_Dx_m1_npu1_Sfu_coeff53(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU1.SFU_COEFF53 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF53.PAF_ADD_COEFF13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff53_PAF_ADD_COEFF13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU1.SFU_COEFF53.PAF_ADD_COEFF13 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.PAF_ADD_COEFF13 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.PAF_ADD_COEFF13;
}
void Write_Dx_m1_npu1_Sfu_coeff53_PAF_ADD_COEFF13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x108) + "] DX_M1_NPU1.SFU_COEFF53.PAF_ADD_COEFF13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF53.PAF_ADD_COEFF13 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF54 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff54(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU1.SFU_COEFF54 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.U;
}
void Write_Dx_m1_npu1_Sfu_coeff54(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU1.SFU_COEFF54 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF54.PAF_ADD_COEFF14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff54_PAF_ADD_COEFF14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU1.SFU_COEFF54.PAF_ADD_COEFF14 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.PAF_ADD_COEFF14 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.PAF_ADD_COEFF14;
}
void Write_Dx_m1_npu1_Sfu_coeff54_PAF_ADD_COEFF14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x10c) + "] DX_M1_NPU1.SFU_COEFF54.PAF_ADD_COEFF14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF54.PAF_ADD_COEFF14 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.SFU_COEFF55 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff55(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU1.SFU_COEFF55 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.U;
}
void Write_Dx_m1_npu1_Sfu_coeff55(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU1.SFU_COEFF55 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.SFU_COEFF55.PAF_ADD_COEFF15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Sfu_coeff55_PAF_ADD_COEFF15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU1.SFU_COEFF55.PAF_ADD_COEFF15 : " << ((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.PAF_ADD_COEFF15 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.PAF_ADD_COEFF15;
}
void Write_Dx_m1_npu1_Sfu_coeff55_PAF_ADD_COEFF15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x110) + "] DX_M1_NPU1.SFU_COEFF55.PAF_ADD_COEFF15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->SFU_COEFF55.PAF_ADD_COEFF15 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP0.U;
}
void Write_Dx_m1_npu1_Pe0_ip0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_IP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_ip0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP0.PE0_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_FMT_CH_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_FMT_CH_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_FMT_CH_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_FMT_CH_MODE;
}
void Write_Dx_m1_npu1_Pe0_ip0_PE0_FMT_CH_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_FMT_CH_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_FMT_CH_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP0.PE0_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_FMT_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_FMT_ENABLE : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_FMT_ENABLE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_FMT_ENABLE;
}
void Write_Dx_m1_npu1_Pe0_ip0_PE0_FMT_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_FMT_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_FMT_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP0.PE0_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip0_PE0_IMG2COL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_IMG2COL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_IMG2COL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_IMG2COL_EN;
}
void Write_Dx_m1_npu1_Pe0_ip0_PE0_IMG2COL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x114) + "] DX_M1_NPU1.PE0_IP0.PE0_IMG2COL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP0.PE0_IMG2COL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU1.PE0_IP1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP1.U;
}
void Write_Dx_m1_npu1_Pe0_ip1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU1.PE0_IP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_IP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0;
}
void Write_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP1.PE0_IMG2COL_HEIGHT_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP1.PE0_IMG2COL_HEIGHT_MAX;
}
void Write_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x118) + "] DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP1.PE0_IMG2COL_HEIGHT_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU1.PE0_IP2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP2.U;
}
void Write_Dx_m1_npu1_Pe0_ip2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU1.PE0_IP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_IP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2;
}
void Write_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1;
}
void Write_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x11c) + "] DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP3.U;
}
void Write_Dx_m1_npu1_Pe0_ip3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_IP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_LINE_OPT : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_FMT_FIRST_LINE_OPT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_FMT_FIRST_LINE_OPT;
}
void Write_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_LINE_OPT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_FMT_FIRST_LINE_OPT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_FMT_FIRST_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_FMT_FIRST_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_FMT_FIRST_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_WIDTH_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_IMG2COL_WIDTH_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_IMG2COL_WIDTH_MAX;
}
void Write_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_WIDTH_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_IMG2COL_WIDTH_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE;
}
void Write_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x120) + "] DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU1.PE0_IP4 : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP4.U;
}
void Write_Dx_m1_npu1_Pe0_ip4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU1.PE0_IP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_IP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_IP4.PE0_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU1.PE0_IP4.PE0_FMT_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_IP4.PE0_FMT_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_IP4.PE0_FMT_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_ip4_PE0_FMT_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x124) + "] DX_M1_NPU1.PE0_IP4.PE0_FMT_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_IP4.PE0_FMT_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU1.PE0_ADDR_GEN0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.U;
}
void Write_Dx_m1_npu1_Pe0_addr_gen0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU1.PE0_ADDR_GEN0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU1.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x128) + "] DX_M1_NPU1.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.U;
}
void Write_Dx_m1_npu1_Pe0_addr_gen1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM;
}
void Write_Dx_m1_npu1_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_addr_gen1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x12c) + "] DX_M1_NPU1.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.U;
}
void Write_Dx_m1_npu1_Pe0_addr_gen2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x130) + "] DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.U;
}
void Write_Dx_m1_npu1_Pe0_addr_gen3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x134) + "] DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.U;
}
void Write_Dx_m1_npu1_Pe0_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CTRL.PE0_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_CONV_TYPE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_CONV_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_CONV_TYPE;
}
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_CONV_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_CONV_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CTRL.PE0_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_CONV_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_CONV_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_CONV_EN;
}
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_CONV_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_CONV_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_DEPTH : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SYSTOLIC_DEPTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SYSTOLIC_DEPTH;
}
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_DEPTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_DEPTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SYSTOLIC_DEPTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SYSTOLIC_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SYSTOLIC_EN;
}
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SYSTOLIC_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CTRL.PE0_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_SFUIN_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SFUIN_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SFUIN_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe0_ctrl_PE0_SFUIN_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x138) + "] DX_M1_NPU1.PE0_CTRL.PE0_SFUIN_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CTRL.PE0_SFUIN_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU1.PE0_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU1.PE0_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.PE0_LAST_CONV_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.PE0_LAST_CONV_NUM;
}
void Write_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.PE0_LAST_CONV_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_MOD : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.PE0_LAST_CONV_MOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.PE0_LAST_CONV_MOD;
}
void Write_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_MOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x13c) + "] DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_MOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG0.PE0_LAST_CONV_MOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU1.PE0_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.U;
}
void Write_Dx_m1_npu1_Pe0_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU1.PE0_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.PE0_OFEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.PE0_OFEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.PE0_OFEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.PE0_OFEATURE_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.PE0_OFEATURE_NUMBER;
}
void Write_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x140) + "] DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG1.PE0_OFEATURE_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU1.PE0_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.U;
}
void Write_Dx_m1_npu1_Pe0_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU1.PE0_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.PE0_OFEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.PE0_OFEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.PE0_OFEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.PE0_OFEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.PE0_OFEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x144) + "] DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG2.PE0_OFEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU1.PE0_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG3.U;
}
void Write_Dx_m1_npu1_Pe0_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU1.PE0_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG3.PE0_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU1.PE0_CFG3.PE0_OFEATURE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG3.PE0_OFEATURE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG3.PE0_OFEATURE_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg3_PE0_OFEATURE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x148) + "] DX_M1_NPU1.PE0_CFG3.PE0_OFEATURE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG3.PE0_OFEATURE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU1.PE0_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.U;
}
void Write_Dx_m1_npu1_Pe0_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU1.PE0_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.PE0_FEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.PE0_FEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.PE0_FEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.PE0_FEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.PE0_FEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x14c) + "] DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG4.PE0_FEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU1.PE0_CFG5 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.U;
}
void Write_Dx_m1_npu1_Pe0_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU1.PE0_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG5.PE0_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg5_PE0_FILTER_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU1.PE0_CFG5.PE0_FILTER_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.PE0_FILTER_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.PE0_FILTER_NUMBER;
}
void Write_Dx_m1_npu1_Pe0_cfg5_PE0_FILTER_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU1.PE0_CFG5.PE0_FILTER_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.PE0_FILTER_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG5.PE0_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU1.PE0_CFG5.PE0_FEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.PE0_FEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.PE0_FEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe0_cfg5_PE0_FEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x150) + "] DX_M1_NPU1.PE0_CFG5.PE0_FEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG5.PE0_FEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.U;
}
void Write_Dx_m1_npu1_Pe0_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG6.PE0_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.PE0_FILTER_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_WIDTH;
}
void Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.PE0_FILTER_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG6.PE0_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.PE0_FILTER_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_HEIGHT;
}
void Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.PE0_FILTER_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG6.PE0_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.PE0_FILTER_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_CHANNEL;
}
void Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x154) + "] DX_M1_NPU1.PE0_CFG6.PE0_FILTER_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG6.PE0_FILTER_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.U;
}
void Write_Dx_m1_npu1_Pe0_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_TOP_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_TOP_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_TOP_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_TOP_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_TOP_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_TOP_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_BOTTOM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_BOTTOM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_BOTTOM_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_BOTTOM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_BOTTOM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_LEFT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_LEFT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_LEFT_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_LEFT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_LEFT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_LEFT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_RIGHT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_RIGHT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_RIGHT_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_RIGHT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_RIGHT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_RIGHT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG7.PE0_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_VALUE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_VALUE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_VALUE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_VALUE;
}
void Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_VALUE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x158) + "] DX_M1_NPU1.PE0_CFG7.PE0_PAD_VALUE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG7.PE0_PAD_VALUE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.U;
}
void Write_Dx_m1_npu1_Pe0_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_X : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_STRIDE_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_STRIDE_X;
}
void Write_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_STRIDE_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_Y : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_STRIDE_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_STRIDE_Y;
}
void Write_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_STRIDE_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_cfg8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG8.PE0_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.PE0_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe0_cfg8_PE0_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x15c) + "] DX_M1_NPU1.PE0_CFG8.PE0_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG8.PE0_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.U;
}
void Write_Dx_m1_npu1_Pe0_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG9.PE0_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.PE0_DILATION_X : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_DILATION_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_DILATION_X;
}
void Write_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.PE0_DILATION_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_DILATION_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG9.PE0_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.PE0_DILATION_Y : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_DILATION_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_DILATION_Y;
}
void Write_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.PE0_DILATION_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.PE0_DILATION_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_cfg9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x160) + "] DX_M1_NPU1.PE0_CFG9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU1.PE0_CFG10 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG10.U;
}
void Write_Dx_m1_npu1_Pe0_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU1.PE0_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU1.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x164) + "] DX_M1_NPU1.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU1.PE0_CFG11 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG11.U;
}
void Write_Dx_m1_npu1_Pe0_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU1.PE0_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU1.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x168) + "] DX_M1_NPU1.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU1.PE0_CFG12 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG12.U;
}
void Write_Dx_m1_npu1_Pe0_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU1.PE0_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU1.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x16c) + "] DX_M1_NPU1.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU1.PE0_CFG13 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG13.U;
}
void Write_Dx_m1_npu1_Pe0_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU1.PE0_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU1.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG13.PE0_ELEM_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG13.PE0_ELEM_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x170) + "] DX_M1_NPU1.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG13.PE0_ELEM_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU1.PE0_CFG14 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG14.U;
}
void Write_Dx_m1_npu1_Pe0_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU1.PE0_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU1.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x174) + "] DX_M1_NPU1.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU1.PE0_CFG15 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG15.U;
}
void Write_Dx_m1_npu1_Pe0_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU1.PE0_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU1.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x178) + "] DX_M1_NPU1.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU1.PE0_CFG16 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG16.U;
}
void Write_Dx_m1_npu1_Pe0_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU1.PE0_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU1.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x17c) + "] DX_M1_NPU1.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU1.PE0_CFG17 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG17.U;
}
void Write_Dx_m1_npu1_Pe0_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU1.PE0_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU1.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x180) + "] DX_M1_NPU1.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU1.PE0_CFG18 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG18.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG18.U;
}
void Write_Dx_m1_npu1_Pe0_cfg18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU1.PE0_CFG18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU1.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x184) + "] DX_M1_NPU1.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU1.PE0_CFG19 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG19.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG19.U;
}
void Write_Dx_m1_npu1_Pe0_cfg19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU1.PE0_CFG19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU1.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x188) + "] DX_M1_NPU1.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.U;
}
void Write_Dx_m1_npu1_Pe0_cfg20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_IMG2COL_LINE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_IMG2COL_LINE_OFFSET;
}
void Write_Dx_m1_npu1_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_IMG2COL_LINE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_cfg20_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_WF_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_WF_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x18c) + "] DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG20.PE0_WF_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU1.PE0_CFG21 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG21.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG21.U;
}
void Write_Dx_m1_npu1_Pe0_cfg21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU1.PE0_CFG21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU1.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x190) + "] DX_M1_NPU1.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU1.PE0_CFG22 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG22.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG22.U;
}
void Write_Dx_m1_npu1_Pe0_cfg22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU1.PE0_CFG22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU1.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE;
}
void Write_Dx_m1_npu1_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x194) + "] DX_M1_NPU1.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU1.PE0_CFG23 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.U;
}
void Write_Dx_m1_npu1_Pe0_cfg23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU1.PE0_CFG23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG23.PE0_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU1.PE0_CFG23.PE0_WF_WRITE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.PE0_WF_WRITE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.PE0_WF_WRITE_CNT;
}
void Write_Dx_m1_npu1_Pe0_cfg23_PE0_WF_WRITE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU1.PE0_CFG23.PE0_WF_WRITE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.PE0_WF_WRITE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU1.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x198) + "] DX_M1_NPU1.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU1.PE0_CFG24 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG24.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG24.U;
}
void Write_Dx_m1_npu1_Pe0_cfg24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU1.PE0_CFG24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU1.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG24.PE0_WF_SRC1_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG24.PE0_WF_SRC1_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x19c) + "] DX_M1_NPU1.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG24.PE0_WF_SRC1_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.U;
}
void Write_Dx_m1_npu1_Pe0_cfg25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.RESERVED1;
}
void Write_Dx_m1_npu1_Pe0_cfg25_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN;
}
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_cfg25_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_CNT;
}
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_PERIOD : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_PERIOD;
}
void Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a0) + "] DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG25.PE0_ST_ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU1.PE0_CFG26 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.U;
}
void Write_Dx_m1_npu1_Pe0_cfg26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU1.PE0_CFG26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_CFG26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_CFG26.PE0_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU1.PE0_CFG26.PE0_ST_ADDR_GEN_MUL : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.PE0_ST_ADDR_GEN_MUL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.PE0_ST_ADDR_GEN_MUL;
}
void Write_Dx_m1_npu1_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU1.PE0_CFG26.PE0_ST_ADDR_GEN_MUL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.PE0_ST_ADDR_GEN_MUL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_cfg26_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU1.PE0_CFG26.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_cfg26_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a4) + "] DX_M1_NPU1.PE0_CFG26.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_CFG26.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED3;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED2;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1a8) + "] DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_VMEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.U;
}
void Write_Dx_m1_npu1_Pe0_dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_START_OP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_START_OP_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_START_OP_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_START_OP_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_START_OP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_START_OP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_START_OP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_DMA_CTRL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_DMA_CTRL_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_DMA_CTRL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH;
}
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ac) + "] DX_M1_NPU1.PE0_DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b0) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.U;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b4) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.U;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1b8) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.U;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1bc) + "] DX_M1_NPU1.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.PE0_RD_W_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c0) + "] DX_M1_NPU1.PE0_DMA_W_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU1.PE0_DMA_W_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.U;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU1.PE0_DMA_W_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c4) + "] DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG1.PE0_RD_W_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU1.PE0_DMA_W_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.U;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU1.PE0_DMA_W_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU1.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1c8) + "] DX_M1_NPU1.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU1.PE0_DMA_W_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.U;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU1.PE0_DMA_W_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU1.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1cc) + "] DX_M1_NPU1.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.PE0_RD_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU1.PE0_DMA_INF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU1.PE0_DMA_INF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU1.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d4) + "] DX_M1_NPU1.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU1.PE0_DMA_INF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU1.PE0_DMA_INF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU1.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1d8) + "] DX_M1_NPU1.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU1.PE0_DMA_INF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU1.PE0_DMA_INF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU1.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1dc) + "] DX_M1_NPU1.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e0) + "] DX_M1_NPU1.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1e8) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1ec) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f0) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f4) + "] DX_M1_NPU1.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_ADD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.PE0_RD_MUL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1f8) + "] DX_M1_NPU1.PE0_DMA_RF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x1fc) + "] DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU1.PE0_DMA_RF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU1.PE0_DMA_RF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU1.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x200) + "] DX_M1_NPU1.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU1.PE0_DMA_RF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU1.PE0_DMA_RF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU1.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x204) + "] DX_M1_NPU1.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU1.PE0_DMA_RF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU1.PE0_DMA_RF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU1.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x208) + "] DX_M1_NPU1.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG5 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x20c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x210) + "] DX_M1_NPU1.PE0_DMA_RF_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x214) + "] DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU1.PE0_DMA_RF_CFG8 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU1.PE0_DMA_RF_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU1.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x218) + "] DX_M1_NPU1.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG9 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x21c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU1.PE0_DMA_RF_CFG10 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU1.PE0_DMA_RF_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU1.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x220) + "] DX_M1_NPU1.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU1.PE0_DMA_RF_CFG11 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU1.PE0_DMA_RF_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU1.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x224) + "] DX_M1_NPU1.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_MODE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_EN : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_EN;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.PE0_RD_SE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG12.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.RESERVED0;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x228) + "] DX_M1_NPU1.PE0_DMA_RF_CFG12.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG12.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_TIME;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x22c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG13.PE0_RD_SE_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU1.PE0_DMA_RF_CFG14 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU1.PE0_DMA_RF_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU1.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x230) + "] DX_M1_NPU1.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU1.PE0_DMA_RF_CFG15 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU1.PE0_DMA_RF_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU1.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x234) + "] DX_M1_NPU1.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU1.PE0_DMA_RF_CFG16 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU1.PE0_DMA_RF_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU1.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x238) + "] DX_M1_NPU1.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE0_DMA_RF_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG17 : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.U;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x23c) + "] DX_M1_NPU1.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP0.U;
}
void Write_Dx_m1_npu1_Pe1_ip0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_IP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_ip0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP0.PE1_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_FMT_CH_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_FMT_CH_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_FMT_CH_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_FMT_CH_MODE;
}
void Write_Dx_m1_npu1_Pe1_ip0_PE1_FMT_CH_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_FMT_CH_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_FMT_CH_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP0.PE1_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_FMT_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_FMT_ENABLE : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_FMT_ENABLE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_FMT_ENABLE;
}
void Write_Dx_m1_npu1_Pe1_ip0_PE1_FMT_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_FMT_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_FMT_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP0.PE1_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip0_PE1_IMG2COL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_IMG2COL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_IMG2COL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_IMG2COL_EN;
}
void Write_Dx_m1_npu1_Pe1_ip0_PE1_IMG2COL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x240) + "] DX_M1_NPU1.PE1_IP0.PE1_IMG2COL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP0.PE1_IMG2COL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU1.PE1_IP1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP1.U;
}
void Write_Dx_m1_npu1_Pe1_ip1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU1.PE1_IP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_IP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0;
}
void Write_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP1.PE1_IMG2COL_HEIGHT_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP1.PE1_IMG2COL_HEIGHT_MAX;
}
void Write_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x244) + "] DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP1.PE1_IMG2COL_HEIGHT_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU1.PE1_IP2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP2.U;
}
void Write_Dx_m1_npu1_Pe1_ip2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU1.PE1_IP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_IP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2;
}
void Write_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1;
}
void Write_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x248) + "] DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP3.U;
}
void Write_Dx_m1_npu1_Pe1_ip3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_IP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_LINE_OPT : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_FMT_FIRST_LINE_OPT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_FMT_FIRST_LINE_OPT;
}
void Write_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_LINE_OPT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_FMT_FIRST_LINE_OPT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_FMT_FIRST_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_FMT_FIRST_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_FMT_FIRST_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_WIDTH_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_IMG2COL_WIDTH_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_IMG2COL_WIDTH_MAX;
}
void Write_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_WIDTH_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_IMG2COL_WIDTH_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE;
}
void Write_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x24c) + "] DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU1.PE1_IP4 : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP4.U;
}
void Write_Dx_m1_npu1_Pe1_ip4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU1.PE1_IP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_IP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_IP4.PE1_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU1.PE1_IP4.PE1_FMT_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_IP4.PE1_FMT_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_IP4.PE1_FMT_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_ip4_PE1_FMT_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x250) + "] DX_M1_NPU1.PE1_IP4.PE1_FMT_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_IP4.PE1_FMT_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU1.PE1_ADDR_GEN0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.U;
}
void Write_Dx_m1_npu1_Pe1_addr_gen0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU1.PE1_ADDR_GEN0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU1.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x254) + "] DX_M1_NPU1.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.U;
}
void Write_Dx_m1_npu1_Pe1_addr_gen1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM;
}
void Write_Dx_m1_npu1_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_addr_gen1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x258) + "] DX_M1_NPU1.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.U;
}
void Write_Dx_m1_npu1_Pe1_addr_gen2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x25c) + "] DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.U;
}
void Write_Dx_m1_npu1_Pe1_addr_gen3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x260) + "] DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.U;
}
void Write_Dx_m1_npu1_Pe1_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CTRL.PE1_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_CONV_TYPE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_CONV_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_CONV_TYPE;
}
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_CONV_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_CONV_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CTRL.PE1_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_CONV_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_CONV_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_CONV_EN;
}
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_CONV_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_CONV_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_DEPTH : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SYSTOLIC_DEPTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SYSTOLIC_DEPTH;
}
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_DEPTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_DEPTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SYSTOLIC_DEPTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SYSTOLIC_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SYSTOLIC_EN;
}
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SYSTOLIC_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CTRL.PE1_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_SFUIN_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SFUIN_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SFUIN_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe1_ctrl_PE1_SFUIN_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x264) + "] DX_M1_NPU1.PE1_CTRL.PE1_SFUIN_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CTRL.PE1_SFUIN_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU1.PE1_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.U;
}
void Write_Dx_m1_npu1_Pe1_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU1.PE1_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.PE1_LAST_CONV_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.PE1_LAST_CONV_NUM;
}
void Write_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.PE1_LAST_CONV_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_MOD : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.PE1_LAST_CONV_MOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.PE1_LAST_CONV_MOD;
}
void Write_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_MOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x268) + "] DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_MOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG0.PE1_LAST_CONV_MOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU1.PE1_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.U;
}
void Write_Dx_m1_npu1_Pe1_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU1.PE1_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.PE1_OFEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.PE1_OFEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.PE1_OFEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.PE1_OFEATURE_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.PE1_OFEATURE_NUMBER;
}
void Write_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x26c) + "] DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG1.PE1_OFEATURE_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU1.PE1_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.U;
}
void Write_Dx_m1_npu1_Pe1_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU1.PE1_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.PE1_OFEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.PE1_OFEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.PE1_OFEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.PE1_OFEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.PE1_OFEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x270) + "] DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG2.PE1_OFEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU1.PE1_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG3.U;
}
void Write_Dx_m1_npu1_Pe1_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU1.PE1_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG3.PE1_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU1.PE1_CFG3.PE1_OFEATURE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG3.PE1_OFEATURE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG3.PE1_OFEATURE_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg3_PE1_OFEATURE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x274) + "] DX_M1_NPU1.PE1_CFG3.PE1_OFEATURE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG3.PE1_OFEATURE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU1.PE1_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.U;
}
void Write_Dx_m1_npu1_Pe1_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU1.PE1_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.PE1_FEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.PE1_FEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.PE1_FEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.PE1_FEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.PE1_FEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x278) + "] DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG4.PE1_FEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU1.PE1_CFG5 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.U;
}
void Write_Dx_m1_npu1_Pe1_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU1.PE1_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG5.PE1_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg5_PE1_FILTER_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU1.PE1_CFG5.PE1_FILTER_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.PE1_FILTER_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.PE1_FILTER_NUMBER;
}
void Write_Dx_m1_npu1_Pe1_cfg5_PE1_FILTER_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU1.PE1_CFG5.PE1_FILTER_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.PE1_FILTER_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG5.PE1_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU1.PE1_CFG5.PE1_FEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.PE1_FEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.PE1_FEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe1_cfg5_PE1_FEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x27c) + "] DX_M1_NPU1.PE1_CFG5.PE1_FEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG5.PE1_FEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.U;
}
void Write_Dx_m1_npu1_Pe1_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG6.PE1_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.PE1_FILTER_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_WIDTH;
}
void Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.PE1_FILTER_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG6.PE1_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.PE1_FILTER_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_HEIGHT;
}
void Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.PE1_FILTER_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG6.PE1_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.PE1_FILTER_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_CHANNEL;
}
void Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x280) + "] DX_M1_NPU1.PE1_CFG6.PE1_FILTER_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG6.PE1_FILTER_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.U;
}
void Write_Dx_m1_npu1_Pe1_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_TOP_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_TOP_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_TOP_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_TOP_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_TOP_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_TOP_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_BOTTOM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_BOTTOM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_BOTTOM_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_BOTTOM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_BOTTOM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_LEFT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_LEFT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_LEFT_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_LEFT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_LEFT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_LEFT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_RIGHT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_RIGHT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_RIGHT_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_RIGHT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_RIGHT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_RIGHT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG7.PE1_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_VALUE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_VALUE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_VALUE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_VALUE;
}
void Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_VALUE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x284) + "] DX_M1_NPU1.PE1_CFG7.PE1_PAD_VALUE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG7.PE1_PAD_VALUE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.U;
}
void Write_Dx_m1_npu1_Pe1_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_X : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_STRIDE_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_STRIDE_X;
}
void Write_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_STRIDE_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_Y : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_STRIDE_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_STRIDE_Y;
}
void Write_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_STRIDE_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_cfg8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG8.PE1_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.PE1_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe1_cfg8_PE1_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x288) + "] DX_M1_NPU1.PE1_CFG8.PE1_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG8.PE1_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.U;
}
void Write_Dx_m1_npu1_Pe1_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG9.PE1_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.PE1_DILATION_X : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_DILATION_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_DILATION_X;
}
void Write_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.PE1_DILATION_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_DILATION_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG9.PE1_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.PE1_DILATION_Y : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_DILATION_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_DILATION_Y;
}
void Write_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.PE1_DILATION_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.PE1_DILATION_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_cfg9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x28c) + "] DX_M1_NPU1.PE1_CFG9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU1.PE1_CFG10 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG10.U;
}
void Write_Dx_m1_npu1_Pe1_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU1.PE1_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU1.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x290) + "] DX_M1_NPU1.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU1.PE1_CFG11 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG11.U;
}
void Write_Dx_m1_npu1_Pe1_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU1.PE1_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU1.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x294) + "] DX_M1_NPU1.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU1.PE1_CFG12 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG12.U;
}
void Write_Dx_m1_npu1_Pe1_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU1.PE1_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU1.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x298) + "] DX_M1_NPU1.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU1.PE1_CFG13 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG13.U;
}
void Write_Dx_m1_npu1_Pe1_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU1.PE1_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU1.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG13.PE1_ELEM_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG13.PE1_ELEM_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x29c) + "] DX_M1_NPU1.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG13.PE1_ELEM_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU1.PE1_CFG14 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG14.U;
}
void Write_Dx_m1_npu1_Pe1_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU1.PE1_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU1.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a0) + "] DX_M1_NPU1.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU1.PE1_CFG15 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG15.U;
}
void Write_Dx_m1_npu1_Pe1_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU1.PE1_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU1.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a4) + "] DX_M1_NPU1.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU1.PE1_CFG16 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG16.U;
}
void Write_Dx_m1_npu1_Pe1_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU1.PE1_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU1.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2a8) + "] DX_M1_NPU1.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU1.PE1_CFG17 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG17.U;
}
void Write_Dx_m1_npu1_Pe1_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU1.PE1_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU1.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ac) + "] DX_M1_NPU1.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU1.PE1_CFG18 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG18.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG18.U;
}
void Write_Dx_m1_npu1_Pe1_cfg18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU1.PE1_CFG18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU1.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b0) + "] DX_M1_NPU1.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU1.PE1_CFG19 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG19.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG19.U;
}
void Write_Dx_m1_npu1_Pe1_cfg19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU1.PE1_CFG19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU1.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b4) + "] DX_M1_NPU1.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.U;
}
void Write_Dx_m1_npu1_Pe1_cfg20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_IMG2COL_LINE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_IMG2COL_LINE_OFFSET;
}
void Write_Dx_m1_npu1_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_IMG2COL_LINE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_cfg20_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_WF_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_WF_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2b8) + "] DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG20.PE1_WF_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU1.PE1_CFG21 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG21.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG21.U;
}
void Write_Dx_m1_npu1_Pe1_cfg21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU1.PE1_CFG21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU1.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2bc) + "] DX_M1_NPU1.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU1.PE1_CFG22 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG22.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG22.U;
}
void Write_Dx_m1_npu1_Pe1_cfg22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU1.PE1_CFG22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU1.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE;
}
void Write_Dx_m1_npu1_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c0) + "] DX_M1_NPU1.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU1.PE1_CFG23 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.U;
}
void Write_Dx_m1_npu1_Pe1_cfg23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU1.PE1_CFG23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG23.PE1_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU1.PE1_CFG23.PE1_WF_WRITE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.PE1_WF_WRITE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.PE1_WF_WRITE_CNT;
}
void Write_Dx_m1_npu1_Pe1_cfg23_PE1_WF_WRITE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU1.PE1_CFG23.PE1_WF_WRITE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.PE1_WF_WRITE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU1.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c4) + "] DX_M1_NPU1.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU1.PE1_CFG24 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG24.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG24.U;
}
void Write_Dx_m1_npu1_Pe1_cfg24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU1.PE1_CFG24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU1.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG24.PE1_WF_SRC1_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG24.PE1_WF_SRC1_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2c8) + "] DX_M1_NPU1.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG24.PE1_WF_SRC1_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.U;
}
void Write_Dx_m1_npu1_Pe1_cfg25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.RESERVED1;
}
void Write_Dx_m1_npu1_Pe1_cfg25_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN;
}
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_cfg25_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_CNT;
}
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_PERIOD : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_PERIOD;
}
void Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2cc) + "] DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG25.PE1_ST_ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU1.PE1_CFG26 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.U;
}
void Write_Dx_m1_npu1_Pe1_cfg26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU1.PE1_CFG26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_CFG26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_CFG26.PE1_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU1.PE1_CFG26.PE1_ST_ADDR_GEN_MUL : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.PE1_ST_ADDR_GEN_MUL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.PE1_ST_ADDR_GEN_MUL;
}
void Write_Dx_m1_npu1_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU1.PE1_CFG26.PE1_ST_ADDR_GEN_MUL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.PE1_ST_ADDR_GEN_MUL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_cfg26_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU1.PE1_CFG26.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_cfg26_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d0) + "] DX_M1_NPU1.PE1_CFG26.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_CFG26.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED3;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED2;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d4) + "] DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_VMEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.U;
}
void Write_Dx_m1_npu1_Pe1_dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_START_OP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_START_OP_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_START_OP_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_START_OP_EN;
}
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_START_OP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_START_OP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_START_OP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_DMA_CTRL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_DMA_CTRL_MODE;
}
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_DMA_CTRL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH;
}
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE;
}
void Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2d8) + "] DX_M1_NPU1.PE1_DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2dc) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.U;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e0) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.U;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e4) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.U;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2e8) + "] DX_M1_NPU1.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.U;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_TIME;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_MODE;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_EN;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.PE1_RD_W_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2ec) + "] DX_M1_NPU1.PE1_DMA_W_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU1.PE1_DMA_W_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.U;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU1.PE1_DMA_W_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_SIZE;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f0) + "] DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG1.PE1_RD_W_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU1.PE1_DMA_W_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.U;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU1.PE1_DMA_W_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU1.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f4) + "] DX_M1_NPU1.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU1.PE1_DMA_W_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.U;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU1.PE1_DMA_W_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU1.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2f8) + "] DX_M1_NPU1.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_TIME;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_MODE;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_EN;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.PE1_RD_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x2fc) + "] DX_M1_NPU1.PE1_DMA_INF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU1.PE1_DMA_INF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU1.PE1_DMA_INF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU1.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x300) + "] DX_M1_NPU1.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU1.PE1_DMA_INF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU1.PE1_DMA_INF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU1.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x304) + "] DX_M1_NPU1.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU1.PE1_DMA_INF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU1.PE1_DMA_INF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU1.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x308) + "] DX_M1_NPU1.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU1.PE1_DMA_INF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU1.PE1_DMA_INF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU1.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x30c) + "] DX_M1_NPU1.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x310) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x314) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x318) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x31c) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE1_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x320) + "] DX_M1_NPU1.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP0.U;
}
void Write_Dx_m1_npu1_Pe2_ip0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_IP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_ip0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP0.PE2_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_FMT_CH_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_FMT_CH_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_FMT_CH_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_FMT_CH_MODE;
}
void Write_Dx_m1_npu1_Pe2_ip0_PE2_FMT_CH_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_FMT_CH_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_FMT_CH_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_RF_ADDR_GEN_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe2_ip0_PE2_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP0.PE2_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_FMT_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_FMT_ENABLE : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_FMT_ENABLE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_FMT_ENABLE;
}
void Write_Dx_m1_npu1_Pe2_ip0_PE2_FMT_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_FMT_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_FMT_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP0.PE2_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip0_PE2_IMG2COL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_IMG2COL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_IMG2COL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_IMG2COL_EN;
}
void Write_Dx_m1_npu1_Pe2_ip0_PE2_IMG2COL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x324) + "] DX_M1_NPU1.PE2_IP0.PE2_IMG2COL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP0.PE2_IMG2COL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x328) + "] DX_M1_NPU1.PE2_IP1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP1.U;
}
void Write_Dx_m1_npu1_Pe2_ip1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x328) + "] DX_M1_NPU1.PE2_IP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_IP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x328) + "] DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0;
}
void Write_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x328) + "] DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_HEIGHT_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x328) + "] DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_HEIGHT_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP1.PE2_IMG2COL_HEIGHT_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP1.PE2_IMG2COL_HEIGHT_MAX;
}
void Write_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_HEIGHT_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x328) + "] DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_HEIGHT_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP1.PE2_IMG2COL_HEIGHT_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x32c) + "] DX_M1_NPU1.PE2_IP2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP2.U;
}
void Write_Dx_m1_npu1_Pe2_ip2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x32c) + "] DX_M1_NPU1.PE2_IP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_IP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x32c) + "] DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2;
}
void Write_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x32c) + "] DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x32c) + "] DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1;
}
void Write_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x32c) + "] DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP3.U;
}
void Write_Dx_m1_npu1_Pe2_ip3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_IP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_LINE_OPT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_LINE_OPT : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_FMT_FIRST_LINE_OPT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_FMT_FIRST_LINE_OPT;
}
void Write_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_LINE_OPT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_LINE_OPT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_FMT_FIRST_LINE_OPT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_FMT_FIRST_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_FMT_FIRST_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_FMT_FIRST_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_WIDTH_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_WIDTH_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_IMG2COL_WIDTH_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_IMG2COL_WIDTH_MAX;
}
void Write_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_WIDTH_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_WIDTH_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_IMG2COL_WIDTH_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_LAST_VALID_BYTE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE;
}
void Write_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x330) + "] DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x334) + "] DX_M1_NPU1.PE2_IP4 : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP4.U;
}
void Write_Dx_m1_npu1_Pe2_ip4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x334) + "] DX_M1_NPU1.PE2_IP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_IP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_IP4.PE2_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ip4_PE2_FMT_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x334) + "] DX_M1_NPU1.PE2_IP4.PE2_FMT_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_IP4.PE2_FMT_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_IP4.PE2_FMT_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_ip4_PE2_FMT_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x334) + "] DX_M1_NPU1.PE2_IP4.PE2_FMT_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_IP4.PE2_FMT_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x338) + "] DX_M1_NPU1.PE2_ADDR_GEN0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.U;
}
void Write_Dx_m1_npu1_Pe2_addr_gen0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x338) + "] DX_M1_NPU1.PE2_ADDR_GEN0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x338) + "] DX_M1_NPU1.PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_addr_gen0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x338) + "] DX_M1_NPU1.PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.U;
}
void Write_Dx_m1_npu1_Pe2_addr_gen1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1_PE2_IMG2COL_RQST_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM;
}
void Write_Dx_m1_npu1_Pe2_addr_gen1_PE2_IMG2COL_RQST_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_addr_gen1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe2_addr_gen1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x33c) + "] DX_M1_NPU1.PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.U;
}
void Write_Dx_m1_npu1_Pe2_addr_gen2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x340) + "] DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.U;
}
void Write_Dx_m1_npu1_Pe2_addr_gen3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x344) + "] DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.U;
}
void Write_Dx_m1_npu1_Pe2_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CTRL.PE2_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_CONV_TYPE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_CONV_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_CONV_TYPE;
}
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_CONV_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_CONV_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CTRL.PE2_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_CONV_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_CONV_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_CONV_EN;
}
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_CONV_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_CONV_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_DEPTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_DEPTH : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SYSTOLIC_DEPTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SYSTOLIC_DEPTH;
}
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_DEPTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_DEPTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SYSTOLIC_DEPTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SYSTOLIC_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SYSTOLIC_EN;
}
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SYSTOLIC_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CTRL.PE2_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_ctrl_PE2_SFUIN_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_SFUIN_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SFUIN_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SFUIN_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe2_ctrl_PE2_SFUIN_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x348) + "] DX_M1_NPU1.PE2_CTRL.PE2_SFUIN_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CTRL.PE2_SFUIN_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34c) + "] DX_M1_NPU1.PE2_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34c) + "] DX_M1_NPU1.PE2_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34c) + "] DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.PE2_LAST_CONV_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.PE2_LAST_CONV_NUM;
}
void Write_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34c) + "] DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.PE2_LAST_CONV_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_MOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34c) + "] DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_MOD : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.PE2_LAST_CONV_MOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.PE2_LAST_CONV_MOD;
}
void Write_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_MOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x34c) + "] DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_MOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG0.PE2_LAST_CONV_MOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x350) + "] DX_M1_NPU1.PE2_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.U;
}
void Write_Dx_m1_npu1_Pe2_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x350) + "] DX_M1_NPU1.PE2_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x350) + "] DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.PE2_OFEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.PE2_OFEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x350) + "] DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.PE2_OFEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x350) + "] DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.PE2_OFEATURE_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.PE2_OFEATURE_NUMBER;
}
void Write_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x350) + "] DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG1.PE2_OFEATURE_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x354) + "] DX_M1_NPU1.PE2_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.U;
}
void Write_Dx_m1_npu1_Pe2_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x354) + "] DX_M1_NPU1.PE2_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x354) + "] DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.PE2_OFEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.PE2_OFEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x354) + "] DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.PE2_OFEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x354) + "] DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.PE2_OFEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.PE2_OFEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x354) + "] DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG2.PE2_OFEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x358) + "] DX_M1_NPU1.PE2_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG3.U;
}
void Write_Dx_m1_npu1_Pe2_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x358) + "] DX_M1_NPU1.PE2_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG3.PE2_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg3_PE2_OFEATURE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x358) + "] DX_M1_NPU1.PE2_CFG3.PE2_OFEATURE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG3.PE2_OFEATURE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG3.PE2_OFEATURE_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg3_PE2_OFEATURE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x358) + "] DX_M1_NPU1.PE2_CFG3.PE2_OFEATURE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG3.PE2_OFEATURE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x35c) + "] DX_M1_NPU1.PE2_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.U;
}
void Write_Dx_m1_npu1_Pe2_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x35c) + "] DX_M1_NPU1.PE2_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x35c) + "] DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.PE2_FEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.PE2_FEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x35c) + "] DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.PE2_FEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x35c) + "] DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.PE2_FEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.PE2_FEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x35c) + "] DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG4.PE2_FEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x360) + "] DX_M1_NPU1.PE2_CFG5 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.U;
}
void Write_Dx_m1_npu1_Pe2_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x360) + "] DX_M1_NPU1.PE2_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG5.PE2_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg5_PE2_FILTER_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x360) + "] DX_M1_NPU1.PE2_CFG5.PE2_FILTER_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.PE2_FILTER_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.PE2_FILTER_NUMBER;
}
void Write_Dx_m1_npu1_Pe2_cfg5_PE2_FILTER_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x360) + "] DX_M1_NPU1.PE2_CFG5.PE2_FILTER_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.PE2_FILTER_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG5.PE2_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg5_PE2_FEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x360) + "] DX_M1_NPU1.PE2_CFG5.PE2_FEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.PE2_FEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.PE2_FEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe2_cfg5_PE2_FEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x360) + "] DX_M1_NPU1.PE2_CFG5.PE2_FEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG5.PE2_FEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.U;
}
void Write_Dx_m1_npu1_Pe2_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG6.PE2_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.PE2_FILTER_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_WIDTH;
}
void Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.PE2_FILTER_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG6.PE2_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.PE2_FILTER_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_HEIGHT;
}
void Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.PE2_FILTER_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG6.PE2_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.PE2_FILTER_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_CHANNEL;
}
void Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x364) + "] DX_M1_NPU1.PE2_CFG6.PE2_FILTER_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG6.PE2_FILTER_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.U;
}
void Write_Dx_m1_npu1_Pe2_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_TOP_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_TOP_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_TOP_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_TOP_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_TOP_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_TOP_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_TOP_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_BOTTOM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_BOTTOM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_BOTTOM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_BOTTOM_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_BOTTOM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_BOTTOM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_BOTTOM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_LEFT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_LEFT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_LEFT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_LEFT_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_LEFT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_LEFT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_LEFT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_RIGHT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_RIGHT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_RIGHT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_RIGHT_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_RIGHT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_RIGHT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_RIGHT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG7.PE2_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_VALUE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_VALUE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_VALUE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_VALUE;
}
void Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_VALUE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x368) + "] DX_M1_NPU1.PE2_CFG7.PE2_PAD_VALUE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG7.PE2_PAD_VALUE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.U;
}
void Write_Dx_m1_npu1_Pe2_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_X : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_STRIDE_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_STRIDE_X;
}
void Write_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_STRIDE_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_Y : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_STRIDE_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_STRIDE_Y;
}
void Write_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_STRIDE_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_cfg8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG8.PE2_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg8_PE2_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.PE2_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe2_cfg8_PE2_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x36c) + "] DX_M1_NPU1.PE2_CFG8.PE2_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG8.PE2_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.U;
}
void Write_Dx_m1_npu1_Pe2_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_PE2_ELEM_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe2_cfg9_PE2_ELEM_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG9.PE2_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.PE2_DILATION_X : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_DILATION_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_DILATION_X;
}
void Write_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.PE2_DILATION_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_DILATION_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG9.PE2_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.PE2_DILATION_Y : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_DILATION_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_DILATION_Y;
}
void Write_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.PE2_DILATION_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.PE2_DILATION_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_cfg9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x370) + "] DX_M1_NPU1.PE2_CFG9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x374) + "] DX_M1_NPU1.PE2_CFG10 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG10.U;
}
void Write_Dx_m1_npu1_Pe2_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x374) + "] DX_M1_NPU1.PE2_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg10_PE2_READ_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x374) + "] DX_M1_NPU1.PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg10_PE2_READ_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x374) + "] DX_M1_NPU1.PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x378) + "] DX_M1_NPU1.PE2_CFG11 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG11.U;
}
void Write_Dx_m1_npu1_Pe2_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x378) + "] DX_M1_NPU1.PE2_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg11_PE2_WRITE_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x378) + "] DX_M1_NPU1.PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg11_PE2_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x378) + "] DX_M1_NPU1.PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x37c) + "] DX_M1_NPU1.PE2_CFG12 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG12.U;
}
void Write_Dx_m1_npu1_Pe2_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x37c) + "] DX_M1_NPU1.PE2_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg12_PE2_READ_WEIGHT_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x37c) + "] DX_M1_NPU1.PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg12_PE2_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x37c) + "] DX_M1_NPU1.PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x380) + "] DX_M1_NPU1.PE2_CFG13 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG13.U;
}
void Write_Dx_m1_npu1_Pe2_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x380) + "] DX_M1_NPU1.PE2_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG13.PE2_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg13_PE2_ELEM_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x380) + "] DX_M1_NPU1.PE2_CFG13.PE2_ELEM_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG13.PE2_ELEM_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG13.PE2_ELEM_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg13_PE2_ELEM_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x380) + "] DX_M1_NPU1.PE2_CFG13.PE2_ELEM_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG13.PE2_ELEM_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x384) + "] DX_M1_NPU1.PE2_CFG14 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG14.U;
}
void Write_Dx_m1_npu1_Pe2_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x384) + "] DX_M1_NPU1.PE2_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x384) + "] DX_M1_NPU1.PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x384) + "] DX_M1_NPU1.PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x388) + "] DX_M1_NPU1.PE2_CFG15 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG15.U;
}
void Write_Dx_m1_npu1_Pe2_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x388) + "] DX_M1_NPU1.PE2_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x388) + "] DX_M1_NPU1.PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x388) + "] DX_M1_NPU1.PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38c) + "] DX_M1_NPU1.PE2_CFG16 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG16.U;
}
void Write_Dx_m1_npu1_Pe2_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38c) + "] DX_M1_NPU1.PE2_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38c) + "] DX_M1_NPU1.PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x38c) + "] DX_M1_NPU1.PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x390) + "] DX_M1_NPU1.PE2_CFG17 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG17.U;
}
void Write_Dx_m1_npu1_Pe2_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x390) + "] DX_M1_NPU1.PE2_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x390) + "] DX_M1_NPU1.PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x390) + "] DX_M1_NPU1.PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x394) + "] DX_M1_NPU1.PE2_CFG18 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG18.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG18.U;
}
void Write_Dx_m1_npu1_Pe2_cfg18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x394) + "] DX_M1_NPU1.PE2_CFG18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg18_PE2_SE_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x394) + "] DX_M1_NPU1.PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg18_PE2_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x394) + "] DX_M1_NPU1.PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x398) + "] DX_M1_NPU1.PE2_CFG19 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG19.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG19.U;
}
void Write_Dx_m1_npu1_Pe2_cfg19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x398) + "] DX_M1_NPU1.PE2_CFG19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x398) + "] DX_M1_NPU1.PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x398) + "] DX_M1_NPU1.PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.U;
}
void Write_Dx_m1_npu1_Pe2_cfg20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_MODE1_LINE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG20.PE2_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_PE2_IMG2COL_LINE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.PE2_IMG2COL_LINE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_IMG2COL_LINE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_IMG2COL_LINE_OFFSET;
}
void Write_Dx_m1_npu1_Pe2_cfg20_PE2_IMG2COL_LINE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.PE2_IMG2COL_LINE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_IMG2COL_LINE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_cfg20_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_WF_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_WF_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x39c) + "] DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG20.PE2_WF_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a0) + "] DX_M1_NPU1.PE2_CFG21 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG21.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG21.U;
}
void Write_Dx_m1_npu1_Pe2_cfg21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a0) + "] DX_M1_NPU1.PE2_CFG21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg21_PE2_WF_ADDR_MODE1_LINE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a0) + "] DX_M1_NPU1.PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_cfg21_PE2_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a0) + "] DX_M1_NPU1.PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a4) + "] DX_M1_NPU1.PE2_CFG22 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG22.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG22.U;
}
void Write_Dx_m1_npu1_Pe2_cfg22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a4) + "] DX_M1_NPU1.PE2_CFG22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg22_PE2_WF_ADDR_SURFACE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a4) + "] DX_M1_NPU1.PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE;
}
void Write_Dx_m1_npu1_Pe2_cfg22_PE2_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a4) + "] DX_M1_NPU1.PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a8) + "] DX_M1_NPU1.PE2_CFG23 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.U;
}
void Write_Dx_m1_npu1_Pe2_cfg23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a8) + "] DX_M1_NPU1.PE2_CFG23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG23.PE2_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg23_PE2_WF_WRITE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a8) + "] DX_M1_NPU1.PE2_CFG23.PE2_WF_WRITE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.PE2_WF_WRITE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.PE2_WF_WRITE_CNT;
}
void Write_Dx_m1_npu1_Pe2_cfg23_PE2_WF_WRITE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a8) + "] DX_M1_NPU1.PE2_CFG23.PE2_WF_WRITE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.PE2_WF_WRITE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg23_PE2_WF_ADDR_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a8) + "] DX_M1_NPU1.PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_cfg23_PE2_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3a8) + "] DX_M1_NPU1.PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ac) + "] DX_M1_NPU1.PE2_CFG24 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG24.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG24.U;
}
void Write_Dx_m1_npu1_Pe2_cfg24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ac) + "] DX_M1_NPU1.PE2_CFG24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG24.PE2_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg24_PE2_WF_SRC1_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ac) + "] DX_M1_NPU1.PE2_CFG24.PE2_WF_SRC1_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG24.PE2_WF_SRC1_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG24.PE2_WF_SRC1_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_cfg24_PE2_WF_SRC1_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ac) + "] DX_M1_NPU1.PE2_CFG24.PE2_WF_SRC1_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG24.PE2_WF_SRC1_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.U;
}
void Write_Dx_m1_npu1_Pe2_cfg25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_SFU_OUT_DATA_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.RESERVED1;
}
void Write_Dx_m1_npu1_Pe2_cfg25_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ADDR_GEN_SHIFT_LEN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN;
}
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_cfg25_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ACTIVE_CNT;
}
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_PERIOD : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ACTIVE_PERIOD;
}
void Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b0) + "] DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG25.PE2_ST_ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b4) + "] DX_M1_NPU1.PE2_CFG26 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.U;
}
void Write_Dx_m1_npu1_Pe2_cfg26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b4) + "] DX_M1_NPU1.PE2_CFG26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_CFG26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_CFG26.PE2_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg26_PE2_ST_ADDR_GEN_MUL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b4) + "] DX_M1_NPU1.PE2_CFG26.PE2_ST_ADDR_GEN_MUL : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.PE2_ST_ADDR_GEN_MUL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.PE2_ST_ADDR_GEN_MUL;
}
void Write_Dx_m1_npu1_Pe2_cfg26_PE2_ST_ADDR_GEN_MUL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b4) + "] DX_M1_NPU1.PE2_CFG26.PE2_ST_ADDR_GEN_MUL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.PE2_ST_ADDR_GEN_MUL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_cfg26_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b4) + "] DX_M1_NPU1.PE2_CFG26.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_cfg26_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b4) + "] DX_M1_NPU1.PE2_CFG26.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_CFG26.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_IN_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_IN_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED3;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_WEIGHT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_WEIGHT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED2;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_OUT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_OUT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_ELEM_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_ELEM_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3b8) + "] DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_VMEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.U;
}
void Write_Dx_m1_npu1_Pe2_dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_START_OP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_START_OP_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_START_OP_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_START_OP_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_START_OP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_START_OP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_START_OP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_DMA_CTRL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_DMA_CTRL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_DMA_CTRL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_DMA_CTRL_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_DMA_CTRL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_DMA_CTRL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_DMA_CTRL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH;
}
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_DUMMY_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_DUMMY_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3bc) + "] DX_M1_NPU1.PE2_DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c0) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c4) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.U;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c4) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg1_PE2_RD_ELEM_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c4) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg1_PE2_RD_ELEM_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c4) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c8) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.U;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c8) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg2_PE2_RD_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c8) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg2_PE2_RD_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3c8) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3cc) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.U;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3cc) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_elem_cfg3_PE2_WT_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3cc) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_elem_cfg3_PE2_WT_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3cc) + "] DX_M1_NPU1.PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.PE2_RD_W_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d0) + "] DX_M1_NPU1.PE2_DMA_W_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d4) + "] DX_M1_NPU1.PE2_DMA_W_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.U;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d4) + "] DX_M1_NPU1.PE2_DMA_W_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d4) + "] DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.PE2_RD_W_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.PE2_RD_W_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d4) + "] DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.PE2_RD_W_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d4) + "] DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.PE2_RD_W_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.PE2_RD_W_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d4) + "] DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG1.PE2_RD_W_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d8) + "] DX_M1_NPU1.PE2_DMA_W_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.U;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d8) + "] DX_M1_NPU1.PE2_DMA_W_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg2_PE2_RD_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d8) + "] DX_M1_NPU1.PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg2_PE2_RD_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3d8) + "] DX_M1_NPU1.PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3dc) + "] DX_M1_NPU1.PE2_DMA_W_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.U;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3dc) + "] DX_M1_NPU1.PE2_DMA_W_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_w_cfg3_PE2_WT_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3dc) + "] DX_M1_NPU1.PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_w_cfg3_PE2_WT_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3dc) + "] DX_M1_NPU1.PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.PE2_RD_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e4) + "] DX_M1_NPU1.PE2_DMA_INF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e4) + "] DX_M1_NPU1.PE2_DMA_INF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg1_PE2_RD_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e4) + "] DX_M1_NPU1.PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg1_PE2_RD_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e4) + "] DX_M1_NPU1.PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e8) + "] DX_M1_NPU1.PE2_DMA_INF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e8) + "] DX_M1_NPU1.PE2_DMA_INF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg2_PE2_RD_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e8) + "] DX_M1_NPU1.PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg2_PE2_RD_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3e8) + "] DX_M1_NPU1.PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ec) + "] DX_M1_NPU1.PE2_DMA_INF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ec) + "] DX_M1_NPU1.PE2_DMA_INF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg3_PE2_WT_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ec) + "] DX_M1_NPU1.PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg3_PE2_WT_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3ec) + "] DX_M1_NPU1.PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_inf_cfg4_PE2_WT_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_inf_cfg4_PE2_WT_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f0) + "] DX_M1_NPU1.PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f4) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f8) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f8) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg1_PE2_WT_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f8) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg1_PE2_WT_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3f8) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3fc) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3fc) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg2_PE2_WT_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3fc) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg2_PE2_WT_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x3fc) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x400) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x400) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg3_PE2_RD_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x400) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg3_PE2_RD_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x400) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x404) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x404) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_outf_cfg4_PE2_RD_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x404) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_outf_cfg4_PE2_RD_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x404) + "] DX_M1_NPU1.PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_ADD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.PE2_RD_MUL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x408) + "] DX_M1_NPU1.PE2_DMA_RF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x40c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x410) + "] DX_M1_NPU1.PE2_DMA_RF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x410) + "] DX_M1_NPU1.PE2_DMA_RF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg2_PE2_RD_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x410) + "] DX_M1_NPU1.PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg2_PE2_RD_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x410) + "] DX_M1_NPU1.PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x414) + "] DX_M1_NPU1.PE2_DMA_RF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x414) + "] DX_M1_NPU1.PE2_DMA_RF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg3_PE2_WT_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x414) + "] DX_M1_NPU1.PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg3_PE2_WT_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x414) + "] DX_M1_NPU1.PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x418) + "] DX_M1_NPU1.PE2_DMA_RF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x418) + "] DX_M1_NPU1.PE2_DMA_RF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg4_PE2_RD_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x418) + "] DX_M1_NPU1.PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg4_PE2_RD_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x418) + "] DX_M1_NPU1.PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x41c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG5 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x41c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg5_PE2_WT_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x41c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg5_PE2_WT_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x41c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x420) + "] DX_M1_NPU1.PE2_DMA_RF_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x424) + "] DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x428) + "] DX_M1_NPU1.PE2_DMA_RF_CFG8 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x428) + "] DX_M1_NPU1.PE2_DMA_RF_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg8_PE2_RD_SKIP_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x428) + "] DX_M1_NPU1.PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg8_PE2_RD_SKIP_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x428) + "] DX_M1_NPU1.PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x42c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG9 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x42c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg9_PE2_WT_SKIP_MUL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x42c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg9_PE2_WT_SKIP_MUL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x42c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x430) + "] DX_M1_NPU1.PE2_DMA_RF_CFG10 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x430) + "] DX_M1_NPU1.PE2_DMA_RF_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg10_PE2_RD_SKIP_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x430) + "] DX_M1_NPU1.PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg10_PE2_RD_SKIP_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x430) + "] DX_M1_NPU1.PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x434) + "] DX_M1_NPU1.PE2_DMA_RF_CFG11 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x434) + "] DX_M1_NPU1.PE2_DMA_RF_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg11_PE2_WT_SKIP_ADD_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x434) + "] DX_M1_NPU1.PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg11_PE2_WT_SKIP_ADD_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x434) + "] DX_M1_NPU1.PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_MODE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_EN : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_EN;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.PE2_RD_SE_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG12.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.RESERVED0;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x438) + "] DX_M1_NPU1.PE2_DMA_RF_CFG12.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG12.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_SE_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_SE_TIME;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x43c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG13.PE2_RD_SE_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x440) + "] DX_M1_NPU1.PE2_DMA_RF_CFG14 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x440) + "] DX_M1_NPU1.PE2_DMA_RF_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg14_PE2_RD_SE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x440) + "] DX_M1_NPU1.PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg14_PE2_RD_SE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x440) + "] DX_M1_NPU1.PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x444) + "] DX_M1_NPU1.PE2_DMA_RF_CFG15 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x444) + "] DX_M1_NPU1.PE2_DMA_RF_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg15_PE2_WT_SE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x444) + "] DX_M1_NPU1.PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg15_PE2_WT_SE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x444) + "] DX_M1_NPU1.PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x448) + "] DX_M1_NPU1.PE2_DMA_RF_CFG16 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x448) + "] DX_M1_NPU1.PE2_DMA_RF_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg16_PE2_RD_GENERAL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x448) + "] DX_M1_NPU1.PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg16_PE2_RD_GENERAL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x448) + "] DX_M1_NPU1.PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE2_DMA_RF_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG17 : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.U;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe2_dma_rf_cfg17_PE2_WT_GENERAL_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe2_dma_rf_cfg17_PE2_WT_GENERAL_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x44c) + "] DX_M1_NPU1.PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP0.U;
}
void Write_Dx_m1_npu1_Pe3_ip0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_IP0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_IP0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_ip0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP0.PE3_FMT_CH_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_FMT_CH_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_FMT_CH_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_FMT_CH_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_FMT_CH_MODE;
}
void Write_Dx_m1_npu1_Pe3_ip0_PE3_FMT_CH_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_FMT_CH_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_FMT_CH_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_RF_ADDR_GEN_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe3_ip0_PE3_RF_ADDR_GEN_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP0.PE3_FMT_ENABLE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_FMT_ENABLE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_FMT_ENABLE : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_FMT_ENABLE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_FMT_ENABLE;
}
void Write_Dx_m1_npu1_Pe3_ip0_PE3_FMT_ENABLE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_FMT_ENABLE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_FMT_ENABLE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP0.PE3_IMG2COL_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip0_PE3_IMG2COL_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_IMG2COL_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_IMG2COL_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_IMG2COL_EN;
}
void Write_Dx_m1_npu1_Pe3_ip0_PE3_IMG2COL_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x450) + "] DX_M1_NPU1.PE3_IP0.PE3_IMG2COL_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP0.PE3_IMG2COL_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x454) + "] DX_M1_NPU1.PE3_IP1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP1.U;
}
void Write_Dx_m1_npu1_Pe3_ip1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x454) + "] DX_M1_NPU1.PE3_IP1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_IP1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x454) + "] DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0;
}
void Write_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x454) + "] DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_HEIGHT_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_HEIGHT_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x454) + "] DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_HEIGHT_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP1.PE3_IMG2COL_HEIGHT_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP1.PE3_IMG2COL_HEIGHT_MAX;
}
void Write_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_HEIGHT_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x454) + "] DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_HEIGHT_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP1.PE3_IMG2COL_HEIGHT_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x458) + "] DX_M1_NPU1.PE3_IP2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP2.U;
}
void Write_Dx_m1_npu1_Pe3_ip2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x458) + "] DX_M1_NPU1.PE3_IP2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_IP2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x458) + "] DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2;
}
void Write_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x458) + "] DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x458) + "] DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1;
}
void Write_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x458) + "] DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP3.U;
}
void Write_Dx_m1_npu1_Pe3_ip3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_IP3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_LINE_OPT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_LINE_OPT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_LINE_OPT : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_FMT_FIRST_LINE_OPT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_FMT_FIRST_LINE_OPT;
}
void Write_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_LINE_OPT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_LINE_OPT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_FMT_FIRST_LINE_OPT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_FMT_FIRST_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_FMT_FIRST_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_FMT_FIRST_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_WIDTH_MAX (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_WIDTH_MAX(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_WIDTH_MAX : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_IMG2COL_WIDTH_MAX << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_IMG2COL_WIDTH_MAX;
}
void Write_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_WIDTH_MAX(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_WIDTH_MAX : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_IMG2COL_WIDTH_MAX = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_LAST_VALID_BYTE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE;
}
void Write_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_LAST_VALID_BYTE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x45c) + "] DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_IP4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x460) + "] DX_M1_NPU1.PE3_IP4 : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP4.U;
}
void Write_Dx_m1_npu1_Pe3_ip4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x460) + "] DX_M1_NPU1.PE3_IP4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_IP4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_IP4.PE3_FMT_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ip4_PE3_FMT_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x460) + "] DX_M1_NPU1.PE3_IP4.PE3_FMT_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_IP4.PE3_FMT_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_IP4.PE3_FMT_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_ip4_PE3_FMT_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x460) + "] DX_M1_NPU1.PE3_IP4.PE3_FMT_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_IP4.PE3_FMT_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x464) + "] DX_M1_NPU1.PE3_ADDR_GEN0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.U;
}
void Write_Dx_m1_npu1_Pe3_addr_gen0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x464) + "] DX_M1_NPU1.PE3_ADDR_GEN0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x464) + "] DX_M1_NPU1.PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_addr_gen0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x464) + "] DX_M1_NPU1.PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.U;
}
void Write_Dx_m1_npu1_Pe3_addr_gen1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1_PE3_IMG2COL_RQST_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM;
}
void Write_Dx_m1_npu1_Pe3_addr_gen1_PE3_IMG2COL_RQST_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN1.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_addr_gen1_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe3_addr_gen1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x468) + "] DX_M1_NPU1.PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.U;
}
void Write_Dx_m1_npu1_Pe3_addr_gen2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x46c) + "] DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.U;
}
void Write_Dx_m1_npu1_Pe3_addr_gen3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET;
}
void Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM;
}
void Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x470) + "] DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.U;
}
void Write_Dx_m1_npu1_Pe3_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CTRL.PE3_CONV_TYPE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_TYPE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_CONV_TYPE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_CONV_TYPE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_CONV_TYPE;
}
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_TYPE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_CONV_TYPE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_CONV_TYPE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CTRL.PE3_CONV_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_CONV_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_CONV_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_CONV_EN;
}
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_CONV_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_CONV_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_DEPTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_DEPTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_DEPTH : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SYSTOLIC_DEPTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SYSTOLIC_DEPTH;
}
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_DEPTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_DEPTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SYSTOLIC_DEPTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SYSTOLIC_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SYSTOLIC_EN;
}
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SYSTOLIC_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CTRL.PE3_SFUIN_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_ctrl_PE3_SFUIN_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_SFUIN_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SFUIN_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SFUIN_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe3_ctrl_PE3_SFUIN_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x474) + "] DX_M1_NPU1.PE3_CTRL.PE3_SFUIN_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CTRL.PE3_SFUIN_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x478) + "] DX_M1_NPU1.PE3_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.U;
}
void Write_Dx_m1_npu1_Pe3_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x478) + "] DX_M1_NPU1.PE3_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x478) + "] DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.PE3_LAST_CONV_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.PE3_LAST_CONV_NUM;
}
void Write_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x478) + "] DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.PE3_LAST_CONV_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_MOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_MOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x478) + "] DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_MOD : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.PE3_LAST_CONV_MOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.PE3_LAST_CONV_MOD;
}
void Write_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_MOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x478) + "] DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_MOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG0.PE3_LAST_CONV_MOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x47c) + "] DX_M1_NPU1.PE3_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.U;
}
void Write_Dx_m1_npu1_Pe3_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x47c) + "] DX_M1_NPU1.PE3_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x47c) + "] DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.PE3_OFEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.PE3_OFEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x47c) + "] DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.PE3_OFEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x47c) + "] DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.PE3_OFEATURE_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.PE3_OFEATURE_NUMBER;
}
void Write_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x47c) + "] DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG1.PE3_OFEATURE_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x480) + "] DX_M1_NPU1.PE3_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.U;
}
void Write_Dx_m1_npu1_Pe3_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x480) + "] DX_M1_NPU1.PE3_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x480) + "] DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.PE3_OFEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.PE3_OFEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x480) + "] DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.PE3_OFEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x480) + "] DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.PE3_OFEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.PE3_OFEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x480) + "] DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG2.PE3_OFEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x484) + "] DX_M1_NPU1.PE3_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG3.U;
}
void Write_Dx_m1_npu1_Pe3_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x484) + "] DX_M1_NPU1.PE3_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG3.PE3_OFEATURE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg3_PE3_OFEATURE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x484) + "] DX_M1_NPU1.PE3_CFG3.PE3_OFEATURE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG3.PE3_OFEATURE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG3.PE3_OFEATURE_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg3_PE3_OFEATURE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x484) + "] DX_M1_NPU1.PE3_CFG3.PE3_OFEATURE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG3.PE3_OFEATURE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x488) + "] DX_M1_NPU1.PE3_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.U;
}
void Write_Dx_m1_npu1_Pe3_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x488) + "] DX_M1_NPU1.PE3_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x488) + "] DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.PE3_FEATURE_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.PE3_FEATURE_HEIGHT;
}
void Write_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x488) + "] DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.PE3_FEATURE_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x488) + "] DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.PE3_FEATURE_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.PE3_FEATURE_CHANNEL;
}
void Write_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x488) + "] DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG4.PE3_FEATURE_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG5 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg5(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48c) + "] DX_M1_NPU1.PE3_CFG5 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.U;
}
void Write_Dx_m1_npu1_Pe3_cfg5(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48c) + "] DX_M1_NPU1.PE3_CFG5 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG5.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG5.PE3_FILTER_NUMBER (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg5_PE3_FILTER_NUMBER(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48c) + "] DX_M1_NPU1.PE3_CFG5.PE3_FILTER_NUMBER : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.PE3_FILTER_NUMBER << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.PE3_FILTER_NUMBER;
}
void Write_Dx_m1_npu1_Pe3_cfg5_PE3_FILTER_NUMBER(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48c) + "] DX_M1_NPU1.PE3_CFG5.PE3_FILTER_NUMBER : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.PE3_FILTER_NUMBER = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG5.PE3_FEATURE_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg5_PE3_FEATURE_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48c) + "] DX_M1_NPU1.PE3_CFG5.PE3_FEATURE_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.PE3_FEATURE_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.PE3_FEATURE_WIDTH;
}
void Write_Dx_m1_npu1_Pe3_cfg5_PE3_FEATURE_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x48c) + "] DX_M1_NPU1.PE3_CFG5.PE3_FEATURE_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG5.PE3_FEATURE_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG6 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.U;
}
void Write_Dx_m1_npu1_Pe3_cfg6(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG6.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG6.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_cfg6_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG6.PE3_FILTER_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.PE3_FILTER_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_WIDTH;
}
void Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.PE3_FILTER_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG6.PE3_FILTER_HEIGHT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_HEIGHT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.PE3_FILTER_HEIGHT : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_HEIGHT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_HEIGHT;
}
void Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_HEIGHT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.PE3_FILTER_HEIGHT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_HEIGHT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG6.PE3_FILTER_CHANNEL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_CHANNEL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.PE3_FILTER_CHANNEL : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_CHANNEL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_CHANNEL;
}
void Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_CHANNEL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x490) + "] DX_M1_NPU1.PE3_CFG6.PE3_FILTER_CHANNEL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG6.PE3_FILTER_CHANNEL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG7 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.U;
}
void Write_Dx_m1_npu1_Pe3_cfg7(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG7.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_TOP_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_TOP_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_TOP_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_TOP_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_TOP_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_TOP_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_TOP_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_TOP_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_BOTTOM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_BOTTOM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_BOTTOM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_BOTTOM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_BOTTOM_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_BOTTOM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_BOTTOM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_BOTTOM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_LEFT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_LEFT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_LEFT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_LEFT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_LEFT_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_LEFT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_LEFT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_LEFT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_RIGHT_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_RIGHT_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_RIGHT_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_RIGHT_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_RIGHT_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_RIGHT_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_RIGHT_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_RIGHT_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG7.PE3_PAD_VALUE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_VALUE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_VALUE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_VALUE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_VALUE;
}
void Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_VALUE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x494) + "] DX_M1_NPU1.PE3_CFG7.PE3_PAD_VALUE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG7.PE3_PAD_VALUE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG8 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.U;
}
void Write_Dx_m1_npu1_Pe3_cfg8(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG8.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_X : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_STRIDE_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_STRIDE_X;
}
void Write_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_STRIDE_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_Y : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_STRIDE_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_STRIDE_Y;
}
void Write_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_STRIDE_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG8.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_cfg8_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG8.PE3_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg8_PE3_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.PE3_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe3_cfg8_PE3_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x498) + "] DX_M1_NPU1.PE3_CFG8.PE3_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG8.PE3_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG9 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.U;
}
void Write_Dx_m1_npu1_Pe3_cfg9(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG9.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_PE3_ELEM_CHANNEL_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET;
}
void Write_Dx_m1_npu1_Pe3_cfg9_PE3_ELEM_CHANNEL_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG9.PE3_DILATION_X (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_X(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.PE3_DILATION_X : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_DILATION_X << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_DILATION_X;
}
void Write_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_X(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.PE3_DILATION_X : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_DILATION_X = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG9.PE3_DILATION_Y (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_Y(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.PE3_DILATION_Y : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_DILATION_Y << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_DILATION_Y;
}
void Write_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_Y(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.PE3_DILATION_Y : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.PE3_DILATION_Y = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG9.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg9_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_cfg9_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x49c) + "] DX_M1_NPU1.PE3_CFG9.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG9.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG10 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg10(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a0) + "] DX_M1_NPU1.PE3_CFG10 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG10.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG10.U;
}
void Write_Dx_m1_npu1_Pe3_cfg10(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a0) + "] DX_M1_NPU1.PE3_CFG10 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG10.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG10.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg10_PE3_READ_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a0) + "] DX_M1_NPU1.PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg10_PE3_READ_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a0) + "] DX_M1_NPU1.PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG11 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg11(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a4) + "] DX_M1_NPU1.PE3_CFG11 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG11.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG11.U;
}
void Write_Dx_m1_npu1_Pe3_cfg11(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a4) + "] DX_M1_NPU1.PE3_CFG11 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG11.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG11.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg11_PE3_WRITE_FEATURE_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a4) + "] DX_M1_NPU1.PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg11_PE3_WRITE_FEATURE_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a4) + "] DX_M1_NPU1.PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG12 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg12(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a8) + "] DX_M1_NPU1.PE3_CFG12 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG12.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG12.U;
}
void Write_Dx_m1_npu1_Pe3_cfg12(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a8) + "] DX_M1_NPU1.PE3_CFG12 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG12.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG12.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg12_PE3_READ_WEIGHT_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a8) + "] DX_M1_NPU1.PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg12_PE3_READ_WEIGHT_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4a8) + "] DX_M1_NPU1.PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG13 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg13(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ac) + "] DX_M1_NPU1.PE3_CFG13 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG13.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG13.U;
}
void Write_Dx_m1_npu1_Pe3_cfg13(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ac) + "] DX_M1_NPU1.PE3_CFG13 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG13.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG13.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG13.PE3_ELEM_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg13_PE3_ELEM_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ac) + "] DX_M1_NPU1.PE3_CFG13.PE3_ELEM_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG13.PE3_ELEM_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG13.PE3_ELEM_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg13_PE3_ELEM_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ac) + "] DX_M1_NPU1.PE3_CFG13.PE3_ELEM_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG13.PE3_ELEM_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG14 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg14(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b0) + "] DX_M1_NPU1.PE3_CFG14 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG14.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG14.U;
}
void Write_Dx_m1_npu1_Pe3_cfg14(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b0) + "] DX_M1_NPU1.PE3_CFG14 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG14.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG14.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b0) + "] DX_M1_NPU1.PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b0) + "] DX_M1_NPU1.PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG15 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg15(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b4) + "] DX_M1_NPU1.PE3_CFG15 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG15.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG15.U;
}
void Write_Dx_m1_npu1_Pe3_cfg15(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b4) + "] DX_M1_NPU1.PE3_CFG15 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG15.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG15.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b4) + "] DX_M1_NPU1.PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b4) + "] DX_M1_NPU1.PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG16 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg16(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b8) + "] DX_M1_NPU1.PE3_CFG16 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG16.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG16.U;
}
void Write_Dx_m1_npu1_Pe3_cfg16(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b8) + "] DX_M1_NPU1.PE3_CFG16 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG16.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG16.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b8) + "] DX_M1_NPU1.PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4b8) + "] DX_M1_NPU1.PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG17 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg17(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4bc) + "] DX_M1_NPU1.PE3_CFG17 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG17.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG17.U;
}
void Write_Dx_m1_npu1_Pe3_cfg17(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4bc) + "] DX_M1_NPU1.PE3_CFG17 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG17.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG17.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4bc) + "] DX_M1_NPU1.PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4bc) + "] DX_M1_NPU1.PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG18 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg18(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c0) + "] DX_M1_NPU1.PE3_CFG18 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG18.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG18.U;
}
void Write_Dx_m1_npu1_Pe3_cfg18(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c0) + "] DX_M1_NPU1.PE3_CFG18 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG18.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG18.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg18_PE3_SE_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c0) + "] DX_M1_NPU1.PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg18_PE3_SE_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c0) + "] DX_M1_NPU1.PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG19 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg19(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c4) + "] DX_M1_NPU1.PE3_CFG19 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG19.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG19.U;
}
void Write_Dx_m1_npu1_Pe3_cfg19(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c4) + "] DX_M1_NPU1.PE3_CFG19 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG19.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG19.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c4) + "] DX_M1_NPU1.PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c4) + "] DX_M1_NPU1.PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG20 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.U;
}
void Write_Dx_m1_npu1_Pe3_cfg20(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG20.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_MODE1_LINE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_MODE1_LINE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG20.PE3_IMG2COL_LINE_OFFSET (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_PE3_IMG2COL_LINE_OFFSET(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.PE3_IMG2COL_LINE_OFFSET : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_IMG2COL_LINE_OFFSET << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_IMG2COL_LINE_OFFSET;
}
void Write_Dx_m1_npu1_Pe3_cfg20_PE3_IMG2COL_LINE_OFFSET(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.PE3_IMG2COL_LINE_OFFSET : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_IMG2COL_LINE_OFFSET = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG20.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_cfg20_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_GEN_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_GEN_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_GEN_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_WF_ADDR_GEN_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_WF_ADDR_GEN_MODE;
}
void Write_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_GEN_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4c8) + "] DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_GEN_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG20.PE3_WF_ADDR_GEN_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG21 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg21(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4cc) + "] DX_M1_NPU1.PE3_CFG21 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG21.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG21.U;
}
void Write_Dx_m1_npu1_Pe3_cfg21(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4cc) + "] DX_M1_NPU1.PE3_CFG21 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG21.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG21.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg21_PE3_WF_ADDR_MODE1_LINE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4cc) + "] DX_M1_NPU1.PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_cfg21_PE3_WF_ADDR_MODE1_LINE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4cc) + "] DX_M1_NPU1.PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG22 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg22(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d0) + "] DX_M1_NPU1.PE3_CFG22 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG22.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG22.U;
}
void Write_Dx_m1_npu1_Pe3_cfg22(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d0) + "] DX_M1_NPU1.PE3_CFG22 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG22.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG22.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg22_PE3_WF_ADDR_SURFACE_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d0) + "] DX_M1_NPU1.PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE;
}
void Write_Dx_m1_npu1_Pe3_cfg22_PE3_WF_ADDR_SURFACE_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d0) + "] DX_M1_NPU1.PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG23 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg23(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d4) + "] DX_M1_NPU1.PE3_CFG23 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.U;
}
void Write_Dx_m1_npu1_Pe3_cfg23(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d4) + "] DX_M1_NPU1.PE3_CFG23 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG23.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG23.PE3_WF_WRITE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg23_PE3_WF_WRITE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d4) + "] DX_M1_NPU1.PE3_CFG23.PE3_WF_WRITE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.PE3_WF_WRITE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.PE3_WF_WRITE_CNT;
}
void Write_Dx_m1_npu1_Pe3_cfg23_PE3_WF_WRITE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d4) + "] DX_M1_NPU1.PE3_CFG23.PE3_WF_WRITE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.PE3_WF_WRITE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg23_PE3_WF_ADDR_SURFACE_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d4) + "] DX_M1_NPU1.PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_cfg23_PE3_WF_ADDR_SURFACE_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d4) + "] DX_M1_NPU1.PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG24 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg24(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d8) + "] DX_M1_NPU1.PE3_CFG24 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG24.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG24.U;
}
void Write_Dx_m1_npu1_Pe3_cfg24(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d8) + "] DX_M1_NPU1.PE3_CFG24 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG24.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG24.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG24.PE3_WF_SRC1_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg24_PE3_WF_SRC1_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d8) + "] DX_M1_NPU1.PE3_CFG24.PE3_WF_SRC1_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG24.PE3_WF_SRC1_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG24.PE3_WF_SRC1_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_cfg24_PE3_WF_SRC1_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4d8) + "] DX_M1_NPU1.PE3_CFG24.PE3_WF_SRC1_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG24.PE3_WF_SRC1_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG25 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.U;
}
void Write_Dx_m1_npu1_Pe3_cfg25(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG25.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_SFU_OUT_DATA_VALID_NUM(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM;
}
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_SFU_OUT_DATA_VALID_NUM(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG25.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.RESERVED1;
}
void Write_Dx_m1_npu1_Pe3_cfg25_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ADDR_GEN_SHIFT_LEN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN;
}
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ADDR_GEN_SHIFT_LEN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG25.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_cfg25_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_CNT (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_CNT(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_CNT : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ACTIVE_CNT << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ACTIVE_CNT;
}
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_CNT(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_CNT : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ACTIVE_CNT = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_PERIOD (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_PERIOD(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_PERIOD : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ACTIVE_PERIOD << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ACTIVE_PERIOD;
}
void Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_PERIOD(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4dc) + "] DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_PERIOD : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG25.PE3_ST_ACTIVE_PERIOD = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG26 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg26(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e0) + "] DX_M1_NPU1.PE3_CFG26 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.U;
}
void Write_Dx_m1_npu1_Pe3_cfg26(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e0) + "] DX_M1_NPU1.PE3_CFG26 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_CFG26.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_CFG26.PE3_ST_ADDR_GEN_MUL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg26_PE3_ST_ADDR_GEN_MUL(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e0) + "] DX_M1_NPU1.PE3_CFG26.PE3_ST_ADDR_GEN_MUL : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.PE3_ST_ADDR_GEN_MUL << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.PE3_ST_ADDR_GEN_MUL;
}
void Write_Dx_m1_npu1_Pe3_cfg26_PE3_ST_ADDR_GEN_MUL(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e0) + "] DX_M1_NPU1.PE3_CFG26.PE3_ST_ADDR_GEN_MUL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.PE3_ST_ADDR_GEN_MUL = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_CFG26.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_cfg26_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e0) + "] DX_M1_NPU1.PE3_CFG26.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_cfg26_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e0) + "] DX_M1_NPU1.PE3_CFG26.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_CFG26.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_IN_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_IN_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED3 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED3;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED3 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_WEIGHT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_WEIGHT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED2 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED2;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED2 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_OUT_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_OUT_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_ELEM_BUFF(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_ELEM_BUFF(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e4) + "] DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_VMEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_CTRL (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.U;
}
void Write_Dx_m1_npu1_Pe3_dma_ctrl(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_START_OP_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_START_OP_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_START_OP_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_START_OP_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_START_OP_EN;
}
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_START_OP_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_START_OP_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_START_OP_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_DMA_CTRL_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_DMA_CTRL_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_DMA_CTRL_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_DMA_CTRL_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_DMA_CTRL_MODE;
}
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_DMA_CTRL_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_DMA_CTRL_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_DMA_CTRL_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_BIT_WIDTH(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH;
}
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_BIT_WIDTH(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_DUMMY_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE;
}
void Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_DUMMY_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_CTRL.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_ctrl_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_dma_ctrl_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4e8) + "] DX_M1_NPU1.PE3_DMA_CTRL.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_CTRL.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.U;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4ec) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f0) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.U;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f0) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg1_PE3_RD_ELEM_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f0) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg1_PE3_RD_ELEM_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f0) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f4) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.U;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f4) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg2_PE3_RD_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f4) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg2_PE3_RD_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f4) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_ELEM_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f8) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.U;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f8) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_elem_cfg3_PE3_WT_ELEM_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f8) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_elem_cfg3_PE3_WT_ELEM_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4f8) + "] DX_M1_NPU1.PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.U;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_TIME;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_MODE;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_EN;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.PE3_RD_W_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x4fc) + "] DX_M1_NPU1.PE3_DMA_W_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x500) + "] DX_M1_NPU1.PE3_DMA_W_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.U;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x500) + "] DX_M1_NPU1.PE3_DMA_W_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x500) + "] DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.PE3_RD_W_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.PE3_RD_W_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x500) + "] DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.PE3_RD_W_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x500) + "] DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.PE3_RD_W_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.PE3_RD_W_SIZE;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x500) + "] DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG1.PE3_RD_W_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x504) + "] DX_M1_NPU1.PE3_DMA_W_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.U;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x504) + "] DX_M1_NPU1.PE3_DMA_W_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg2_PE3_RD_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x504) + "] DX_M1_NPU1.PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg2_PE3_RD_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x504) + "] DX_M1_NPU1.PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_W_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x508) + "] DX_M1_NPU1.PE3_DMA_W_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.U;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x508) + "] DX_M1_NPU1.PE3_DMA_W_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_w_cfg3_PE3_WT_W_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x508) + "] DX_M1_NPU1.PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_w_cfg3_PE3_WT_W_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x508) + "] DX_M1_NPU1.PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_TIME;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_MODE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_MODE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_MODE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_MODE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_MODE;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_MODE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_MODE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_MODE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_EN;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.PE3_RD_INF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x50c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x510) + "] DX_M1_NPU1.PE3_DMA_INF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x510) + "] DX_M1_NPU1.PE3_DMA_INF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg1_PE3_RD_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x510) + "] DX_M1_NPU1.PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg1_PE3_RD_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x510) + "] DX_M1_NPU1.PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x514) + "] DX_M1_NPU1.PE3_DMA_INF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x514) + "] DX_M1_NPU1.PE3_DMA_INF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg2_PE3_RD_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x514) + "] DX_M1_NPU1.PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg2_PE3_RD_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x514) + "] DX_M1_NPU1.PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x518) + "] DX_M1_NPU1.PE3_DMA_INF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x518) + "] DX_M1_NPU1.PE3_DMA_INF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg3_PE3_WT_INF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x518) + "] DX_M1_NPU1.PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg3_PE3_WT_INF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x518) + "] DX_M1_NPU1.PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_INF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x51c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x51c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_inf_cfg4_PE3_WT_INF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x51c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_inf_cfg4_PE3_WT_INF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x51c) + "] DX_M1_NPU1.PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.U;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_SIZE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_SIZE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_TIME(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_TIME(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.RESERVED1 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.RESERVED1;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.RESERVED1 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_EN(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_EN(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED0 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED0(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED0 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.RESERVED0 << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.RESERVED0;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED0(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x520) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED0 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG0.RESERVED0 = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG1 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg1(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x524) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG1 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.U;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg1(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x524) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG1 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg1_PE3_WT_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x524) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg1_PE3_WT_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x524) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG2 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg2(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x528) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG2 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.U;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg2(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x528) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG2 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg2_PE3_WT_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x528) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg2_PE3_WT_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x528) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG3 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg3(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x52c) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG3 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.U;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg3(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x52c) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG3 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg3_PE3_RD_OUTF_STRIDE(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x52c) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg3_PE3_RD_OUTF_STRIDE(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x52c) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE = val;
    IOMEM_BARRIER();
}

/* DX_M1_NPU1.PE3_DMA_OUTF_CFG4 (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg4(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x530) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG4 : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.U << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.U;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg4(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x530) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG4 : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.U = val;
    //*(volatile uint32_t*)&(((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.U) = val;
    IOMEM_BARRIER();
}
/* DX_M1_NPU1.PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR (Category: NPU1) */
uint32_t Read_Dx_m1_npu1_Pe3_dma_outf_cfg4_PE3_RD_OUTF_BASE_ADDR(void* base)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[R][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x530) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR : " << ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR << std::endl;
    return ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR;
}
void Write_Dx_m1_npu1_Pe3_dma_outf_cfg4_PE3_RD_OUTF_BASE_ADDR(void* base, uint32_t val)
{
    if(logNpuRegAccess)
        std::cout << std::hex << "[W][" << (void*)base << "][+" + std::to_string(REG_DX_M1_NPU1_OFFSET) + "][+"+std::to_string(0x530) + "] DX_M1_NPU1.PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR : " << val << std::endl;
    IOMEM_BARRIER();
    ((dxDX_M1_NPU1_t*) base)->PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR = val;
    IOMEM_BARRIER();
}


/* Register info */
vector<NpuReg> gNpuRegs_DX_M1[2] = {

  [0] = {
    /* type, baseaddr, addr, len, mask, offset, reset_val, read, write, enable, name */
    { /* 0 : INDEX_DX_M1_SYSTEM_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_SYSTEM.ID", 
      Read_Dx_m1_system_Id,
      Write_Dx_m1_system_Id,
    },
    { /* 1 : INDEX_DX_M1_SYSTEM_ID_SYSTEM_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, DX_M1_SYSTEM_ID_SYSTEM_ID_LEN, DX_M1_SYSTEM_ID_SYSTEM_ID_MASK, DX_M1_SYSTEM_ID_SYSTEM_ID_OFFSET, 0x705, true, false, true, false,
      "DX_M1_SYSTEM.ID.SYSTEM_ID", 
      Read_Dx_m1_system_Id_SYSTEM_ID,
      Write_Dx_m1_system_Id_SYSTEM_ID,
    },
    { /* 2 : INDEX_DX_M1_SYSTEM_ID_REVISION_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, DX_M1_SYSTEM_ID_REVISION_ID_LEN, DX_M1_SYSTEM_ID_REVISION_ID_MASK, DX_M1_SYSTEM_ID_REVISION_ID_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.ID.REVISION_ID", 
      Read_Dx_m1_system_Id_REVISION_ID,
      Write_Dx_m1_system_Id_REVISION_ID,
    },
    { /* 3 : INDEX_DX_M1_SYSTEM_ID_DEVICE_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, DX_M1_SYSTEM_ID_DEVICE_ID_LEN, DX_M1_SYSTEM_ID_DEVICE_ID_MASK, DX_M1_SYSTEM_ID_DEVICE_ID_OFFSET, 0xb1, true, false, true, false,
      "DX_M1_SYSTEM.ID.DEVICE_ID", 
      Read_Dx_m1_system_Id_DEVICE_ID,
      Write_Dx_m1_system_Id_DEVICE_ID,
    },
    { /* 4 : INDEX_DX_M1_SYSTEM_STATUS */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_SYSTEM.STATUS", 
      Read_Dx_m1_system_Status,
      Write_Dx_m1_system_Status,
    },
    { /* 5 : INDEX_DX_M1_SYSTEM_STATUS_IRQ_STEP */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_IRQ_STEP_LEN, DX_M1_SYSTEM_STATUS_IRQ_STEP_MASK, DX_M1_SYSTEM_STATUS_IRQ_STEP_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.IRQ_STEP", 
      Read_Dx_m1_system_Status_IRQ_STEP,
      Write_Dx_m1_system_Status_IRQ_STEP,
    },
    { /* 6 : INDEX_DX_M1_SYSTEM_STATUS_IRQ_INF */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_IRQ_INF_LEN, DX_M1_SYSTEM_STATUS_IRQ_INF_MASK, DX_M1_SYSTEM_STATUS_IRQ_INF_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.IRQ_INF", 
      Read_Dx_m1_system_Status_IRQ_INF,
      Write_Dx_m1_system_Status_IRQ_INF,
    },
    { /* 7 : INDEX_DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE_LEN, DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE_MASK, DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.IRQ_INPUT_DONE", 
      Read_Dx_m1_system_Status_IRQ_INPUT_DONE,
      Write_Dx_m1_system_Status_IRQ_INPUT_DONE,
    },
    { /* 8 : INDEX_DX_M1_SYSTEM_STATUS_BUSY */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_BUSY_LEN, DX_M1_SYSTEM_STATUS_BUSY_MASK, DX_M1_SYSTEM_STATUS_BUSY_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.BUSY", 
      Read_Dx_m1_system_Status_BUSY,
      Write_Dx_m1_system_Status_BUSY,
    },
    { /* 9 : INDEX_DX_M1_SYSTEM_STATUS_USER_DMA */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_USER_DMA_LEN, DX_M1_SYSTEM_STATUS_USER_DMA_MASK, DX_M1_SYSTEM_STATUS_USER_DMA_OFFSET, 0x1, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.USER_DMA", 
      Read_Dx_m1_system_Status_USER_DMA,
      Write_Dx_m1_system_Status_USER_DMA,
    },
    { /* 10 : INDEX_DX_M1_SYSTEM_STATUS_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_RESERVED0_LEN, DX_M1_SYSTEM_STATUS_RESERVED0_MASK, DX_M1_SYSTEM_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_SYSTEM.STATUS.RESERVED0", 
      Read_Dx_m1_system_Status_RESERVED0,
      Write_Dx_m1_system_Status_RESERVED0,
    },
    { /* 11 : INDEX_DX_M1_SYSTEM_STATUS_ARGMAX_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_ARGMAX_ID_LEN, DX_M1_SYSTEM_STATUS_ARGMAX_ID_MASK, DX_M1_SYSTEM_STATUS_ARGMAX_ID_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.ARGMAX_ID", 
      Read_Dx_m1_system_Status_ARGMAX_ID,
      Write_Dx_m1_system_Status_ARGMAX_ID,
    },
    { /* 12 : INDEX_DX_M1_SYSTEM_MODE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_SYSTEM.MODE", 
      Read_Dx_m1_system_Mode,
      Write_Dx_m1_system_Mode,
    },
    { /* 13 : INDEX_DX_M1_SYSTEM_MODE_LAST_CMD_NUM */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_LAST_CMD_NUM_LEN, DX_M1_SYSTEM_MODE_LAST_CMD_NUM_MASK, DX_M1_SYSTEM_MODE_LAST_CMD_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.LAST_CMD_NUM", 
      Read_Dx_m1_system_Mode_LAST_CMD_NUM,
      Write_Dx_m1_system_Mode_LAST_CMD_NUM,
    },
    { /* 14 : INDEX_DX_M1_SYSTEM_MODE_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_RESERVED0_LEN, DX_M1_SYSTEM_MODE_RESERVED0_MASK, DX_M1_SYSTEM_MODE_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_SYSTEM.MODE.RESERVED0", 
      Read_Dx_m1_system_Mode_RESERVED0,
      Write_Dx_m1_system_Mode_RESERVED0,
    },
    { /* 15 : INDEX_DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN_LEN, DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN_MASK, DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.IRQ_INPUT_DONE_EN", 
      Read_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN,
      Write_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN,
    },
    { /* 16 : INDEX_DX_M1_SYSTEM_MODE_AUTORUN_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_AUTORUN_EN_LEN, DX_M1_SYSTEM_MODE_AUTORUN_EN_MASK, DX_M1_SYSTEM_MODE_AUTORUN_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.AUTORUN_EN", 
      Read_Dx_m1_system_Mode_AUTORUN_EN,
      Write_Dx_m1_system_Mode_AUTORUN_EN,
    },
    { /* 17 : INDEX_DX_M1_SYSTEM_MODE_IRQ_STEP_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_IRQ_STEP_EN_LEN, DX_M1_SYSTEM_MODE_IRQ_STEP_EN_MASK, DX_M1_SYSTEM_MODE_IRQ_STEP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.IRQ_STEP_EN", 
      Read_Dx_m1_system_Mode_IRQ_STEP_EN,
      Write_Dx_m1_system_Mode_IRQ_STEP_EN,
    },
    { /* 18 : INDEX_DX_M1_SYSTEM_MODE_IRQ_INF_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_IRQ_INF_EN_LEN, DX_M1_SYSTEM_MODE_IRQ_INF_EN_MASK, DX_M1_SYSTEM_MODE_IRQ_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.IRQ_INF_EN", 
      Read_Dx_m1_system_Mode_IRQ_INF_EN,
      Write_Dx_m1_system_Mode_IRQ_INF_EN,
    },
    { /* 19 : INDEX_DX_M1_SYSTEM_CMD */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, false, true, true, true,
      "DX_M1_SYSTEM.CMD", 
      Read_Dx_m1_system_Cmd,
      Write_Dx_m1_system_Cmd,
    },
    { /* 20 : INDEX_DX_M1_SYSTEM_CMD_START */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0xc, DX_M1_SYSTEM_CMD_START_LEN, DX_M1_SYSTEM_CMD_START_MASK, DX_M1_SYSTEM_CMD_START_OFFSET, 0x0, false, true, true, false,
      "DX_M1_SYSTEM.CMD.START", 
      Read_Dx_m1_system_Cmd_START,
      Write_Dx_m1_system_Cmd_START,
    },
    { /* 21 : INDEX_DX_M1_SYSTEM_CMD_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0xc, DX_M1_SYSTEM_CMD_RESERVED0_LEN, DX_M1_SYSTEM_CMD_RESERVED0_MASK, DX_M1_SYSTEM_CMD_RESERVED0_OFFSET, 0x0, false, true, false, false,
      "DX_M1_SYSTEM.CMD.RESERVED0", 
      Read_Dx_m1_system_Cmd_RESERVED0,
      Write_Dx_m1_system_Cmd_RESERVED0,
    },
    { /* 22 : INDEX_DX_M1_SYSTEM_CMD_STATUS */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_SYSTEM.CMD_STATUS", 
      Read_Dx_m1_system_Cmd_status,
      Write_Dx_m1_system_Cmd_status,
    },
    { /* 23 : INDEX_DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x10, DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS_LEN, DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS_MASK, DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.CMD_STATUS.CMD_STATUS", 
      Read_Dx_m1_system_Cmd_status_CMD_STATUS,
      Write_Dx_m1_system_Cmd_status_CMD_STATUS,
    },
    { /* 24 : INDEX_DX_M1_SYSTEM_CMD_STATUS_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x10, DX_M1_SYSTEM_CMD_STATUS_RESERVED0_LEN, DX_M1_SYSTEM_CMD_STATUS_RESERVED0_MASK, DX_M1_SYSTEM_CMD_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_SYSTEM.CMD_STATUS.RESERVED0", 
      Read_Dx_m1_system_Cmd_status_RESERVED0,
      Write_Dx_m1_system_Cmd_status_RESERVED0,
    },
    { /* 25 : INDEX_DX_M1_SYSTEM_FEATURE_BASE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.FEATURE_BASE", 
      Read_Dx_m1_system_Feature_base,
      Write_Dx_m1_system_Feature_base,
    },
    { /* 26 : INDEX_DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x14, DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET_LEN, DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET_MASK, DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.FEATURE_BASE.FEATURE_OFFSET", 
      Read_Dx_m1_system_Feature_base_FEATURE_OFFSET,
      Write_Dx_m1_system_Feature_base_FEATURE_OFFSET,
    },
    { /* 27 : INDEX_DX_M1_SYSTEM_WEIGHT_BASE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.WEIGHT_BASE", 
      Read_Dx_m1_system_Weight_base,
      Write_Dx_m1_system_Weight_base,
    },
    { /* 28 : INDEX_DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x18, DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET_LEN, DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET_MASK, DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET", 
      Read_Dx_m1_system_Weight_base_WEIGHT_OFFSET,
      Write_Dx_m1_system_Weight_base_WEIGHT_OFFSET,
    },
    { /* 29 : INDEX_DX_M1_SYSTEM_SWREG0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG0", 
      Read_Dx_m1_system_Swreg0,
      Write_Dx_m1_system_Swreg0,
    },
    { /* 30 : INDEX_DX_M1_SYSTEM_SWREG0_SWREG0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x1c, DX_M1_SYSTEM_SWREG0_SWREG0_LEN, DX_M1_SYSTEM_SWREG0_SWREG0_MASK, DX_M1_SYSTEM_SWREG0_SWREG0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG0.SWREG0", 
      Read_Dx_m1_system_Swreg0_SWREG0,
      Write_Dx_m1_system_Swreg0_SWREG0,
    },
    { /* 31 : INDEX_DX_M1_SYSTEM_SWREG1 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG1", 
      Read_Dx_m1_system_Swreg1,
      Write_Dx_m1_system_Swreg1,
    },
    { /* 32 : INDEX_DX_M1_SYSTEM_SWREG1_SWREG1 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x20, DX_M1_SYSTEM_SWREG1_SWREG1_LEN, DX_M1_SYSTEM_SWREG1_SWREG1_MASK, DX_M1_SYSTEM_SWREG1_SWREG1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG1.SWREG1", 
      Read_Dx_m1_system_Swreg1_SWREG1,
      Write_Dx_m1_system_Swreg1_SWREG1,
    },
    { /* 33 : INDEX_DX_M1_SYSTEM_SWREG2 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG2", 
      Read_Dx_m1_system_Swreg2,
      Write_Dx_m1_system_Swreg2,
    },
    { /* 34 : INDEX_DX_M1_SYSTEM_SWREG2_SWREG2 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x24, DX_M1_SYSTEM_SWREG2_SWREG2_LEN, DX_M1_SYSTEM_SWREG2_SWREG2_MASK, DX_M1_SYSTEM_SWREG2_SWREG2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG2.SWREG2", 
      Read_Dx_m1_system_Swreg2_SWREG2,
      Write_Dx_m1_system_Swreg2_SWREG2,
    },
    { /* 35 : INDEX_DX_M1_SYSTEM_SWREG3 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG3", 
      Read_Dx_m1_system_Swreg3,
      Write_Dx_m1_system_Swreg3,
    },
    { /* 36 : INDEX_DX_M1_SYSTEM_SWREG3_SWREG3 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x28, DX_M1_SYSTEM_SWREG3_SWREG3_LEN, DX_M1_SYSTEM_SWREG3_SWREG3_MASK, DX_M1_SYSTEM_SWREG3_SWREG3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG3.SWREG3", 
      Read_Dx_m1_system_Swreg3_SWREG3,
      Write_Dx_m1_system_Swreg3_SWREG3,
    },
    { /* 37 : INDEX_DX_M1_DEBUG_STAMP0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DEBUG.STAMP0", 
      Read_Dx_m1_debug_Stamp0,
      Write_Dx_m1_debug_Stamp0,
    },
    { /* 38 : INDEX_DX_M1_DEBUG_STAMP0_LAYER_IDX */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, DX_M1_DEBUG_STAMP0_LAYER_IDX_LEN, DX_M1_DEBUG_STAMP0_LAYER_IDX_MASK, DX_M1_DEBUG_STAMP0_LAYER_IDX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.STAMP0.LAYER_IDX", 
      Read_Dx_m1_debug_Stamp0_LAYER_IDX,
      Write_Dx_m1_debug_Stamp0_LAYER_IDX,
    },
    { /* 39 : INDEX_DX_M1_DEBUG_STAMP0_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, DX_M1_DEBUG_STAMP0_RESERVED0_LEN, DX_M1_DEBUG_STAMP0_RESERVED0_MASK, DX_M1_DEBUG_STAMP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DEBUG.STAMP0.RESERVED0", 
      Read_Dx_m1_debug_Stamp0_RESERVED0,
      Write_Dx_m1_debug_Stamp0_RESERVED0,
    },
    { /* 40 : INDEX_DX_M1_DEBUG_STAMP0_STAMP_EN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, DX_M1_DEBUG_STAMP0_STAMP_EN_LEN, DX_M1_DEBUG_STAMP0_STAMP_EN_MASK, DX_M1_DEBUG_STAMP0_STAMP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.STAMP0.STAMP_EN", 
      Read_Dx_m1_debug_Stamp0_STAMP_EN,
      Write_Dx_m1_debug_Stamp0_STAMP_EN,
    },
    { /* 41 : INDEX_DX_M1_DEBUG_STAMP1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP1", 
      Read_Dx_m1_debug_Stamp1,
      Write_Dx_m1_debug_Stamp1,
    },
    { /* 42 : INDEX_DX_M1_DEBUG_STAMP1_CLK_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4, DX_M1_DEBUG_STAMP1_CLK_CNT_LEN, DX_M1_DEBUG_STAMP1_CLK_CNT_MASK, DX_M1_DEBUG_STAMP1_CLK_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP1.CLK_CNT", 
      Read_Dx_m1_debug_Stamp1_CLK_CNT,
      Write_Dx_m1_debug_Stamp1_CLK_CNT,
    },
    { /* 43 : INDEX_DX_M1_DEBUG_STAMP2 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP2", 
      Read_Dx_m1_debug_Stamp2,
      Write_Dx_m1_debug_Stamp2,
    },
    { /* 44 : INDEX_DX_M1_DEBUG_STAMP2_PSEUDO_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x8, DX_M1_DEBUG_STAMP2_PSEUDO_CNT_LEN, DX_M1_DEBUG_STAMP2_PSEUDO_CNT_MASK, DX_M1_DEBUG_STAMP2_PSEUDO_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP2.PSEUDO_CNT", 
      Read_Dx_m1_debug_Stamp2_PSEUDO_CNT,
      Write_Dx_m1_debug_Stamp2_PSEUDO_CNT,
    },
    { /* 45 : INDEX_DX_M1_DEBUG_STAMP3 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP3", 
      Read_Dx_m1_debug_Stamp3,
      Write_Dx_m1_debug_Stamp3,
    },
    { /* 46 : INDEX_DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0xc, DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT_LEN, DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT_MASK, DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP3.DMA_RD_WR_CNT", 
      Read_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT,
      Write_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT,
    },
    { /* 47 : INDEX_DX_M1_DEBUG_STAMP4 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP4", 
      Read_Dx_m1_debug_Stamp4,
      Write_Dx_m1_debug_Stamp4,
    },
    { /* 48 : INDEX_DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x10, DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT_LEN, DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT_MASK, DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP4.DMA_RD_ONLY_CNT", 
      Read_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT,
      Write_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT,
    },
    { /* 49 : INDEX_DX_M1_DEBUG_STAMP5 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP5", 
      Read_Dx_m1_debug_Stamp5,
      Write_Dx_m1_debug_Stamp5,
    },
    { /* 50 : INDEX_DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x14, DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT_LEN, DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT_MASK, DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP5.DMA_WR_ONLY_CNT", 
      Read_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT,
      Write_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT,
    },
    { /* 51 : INDEX_DX_M1_DEBUG_STAMP6 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP6", 
      Read_Dx_m1_debug_Stamp6,
      Write_Dx_m1_debug_Stamp6,
    },
    { /* 52 : INDEX_DX_M1_DEBUG_STAMP6_CLK_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x18, DX_M1_DEBUG_STAMP6_CLK_CNT_SEL_LEN, DX_M1_DEBUG_STAMP6_CLK_CNT_SEL_MASK, DX_M1_DEBUG_STAMP6_CLK_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP6.CLK_CNT_SEL", 
      Read_Dx_m1_debug_Stamp6_CLK_CNT_SEL,
      Write_Dx_m1_debug_Stamp6_CLK_CNT_SEL,
    },
    { /* 53 : INDEX_DX_M1_DEBUG_STAMP6_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x18, DX_M1_DEBUG_STAMP6_RESERVED0_LEN, DX_M1_DEBUG_STAMP6_RESERVED0_MASK, DX_M1_DEBUG_STAMP6_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP6.RESERVED0", 
      Read_Dx_m1_debug_Stamp6_RESERVED0,
      Write_Dx_m1_debug_Stamp6_RESERVED0,
    },
    { /* 54 : INDEX_DX_M1_DEBUG_STAMP7 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP7", 
      Read_Dx_m1_debug_Stamp7,
      Write_Dx_m1_debug_Stamp7,
    },
    { /* 55 : INDEX_DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x1c, DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL_LEN, DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL_MASK, DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP7.PSEUDO_CNT_SEL", 
      Read_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL,
      Write_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL,
    },
    { /* 56 : INDEX_DX_M1_DEBUG_STAMP7_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x1c, DX_M1_DEBUG_STAMP7_RESERVED0_LEN, DX_M1_DEBUG_STAMP7_RESERVED0_MASK, DX_M1_DEBUG_STAMP7_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP7.RESERVED0", 
      Read_Dx_m1_debug_Stamp7_RESERVED0,
      Write_Dx_m1_debug_Stamp7_RESERVED0,
    },
    { /* 57 : INDEX_DX_M1_DEBUG_STAMP8 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP8", 
      Read_Dx_m1_debug_Stamp8,
      Write_Dx_m1_debug_Stamp8,
    },
    { /* 58 : INDEX_DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x20, DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL_LEN, DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL_MASK, DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP8.DMA_RD_WR_CNT_SEL", 
      Read_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL,
      Write_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL,
    },
    { /* 59 : INDEX_DX_M1_DEBUG_STAMP8_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x20, DX_M1_DEBUG_STAMP8_RESERVED0_LEN, DX_M1_DEBUG_STAMP8_RESERVED0_MASK, DX_M1_DEBUG_STAMP8_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP8.RESERVED0", 
      Read_Dx_m1_debug_Stamp8_RESERVED0,
      Write_Dx_m1_debug_Stamp8_RESERVED0,
    },
    { /* 60 : INDEX_DX_M1_DEBUG_STAMP9 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP9", 
      Read_Dx_m1_debug_Stamp9,
      Write_Dx_m1_debug_Stamp9,
    },
    { /* 61 : INDEX_DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x24, DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL_LEN, DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL_MASK, DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP9.DMA_RD_ONLY_CNT_SEL", 
      Read_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL,
      Write_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL,
    },
    { /* 62 : INDEX_DX_M1_DEBUG_STAMP9_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x24, DX_M1_DEBUG_STAMP9_RESERVED0_LEN, DX_M1_DEBUG_STAMP9_RESERVED0_MASK, DX_M1_DEBUG_STAMP9_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP9.RESERVED0", 
      Read_Dx_m1_debug_Stamp9_RESERVED0,
      Write_Dx_m1_debug_Stamp9_RESERVED0,
    },
    { /* 63 : INDEX_DX_M1_DEBUG_STAMP10 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP10", 
      Read_Dx_m1_debug_Stamp10,
      Write_Dx_m1_debug_Stamp10,
    },
    { /* 64 : INDEX_DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x28, DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL_LEN, DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL_MASK, DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP10.DMA_WR_ONLY_CNT_SEL", 
      Read_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL,
      Write_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL,
    },
    { /* 65 : INDEX_DX_M1_DEBUG_STAMP10_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x28, DX_M1_DEBUG_STAMP10_RESERVED0_LEN, DX_M1_DEBUG_STAMP10_RESERVED0_MASK, DX_M1_DEBUG_STAMP10_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP10.RESERVED0", 
      Read_Dx_m1_debug_Stamp10_RESERVED0,
      Write_Dx_m1_debug_Stamp10_RESERVED0,
    },
    { /* 66 : INDEX_DX_M1_DEBUG_CKSUM0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x2c, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM0", 
      Read_Dx_m1_debug_Cksum0,
      Write_Dx_m1_debug_Cksum0,
    },
    { /* 67 : INDEX_DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x2c, DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN_LEN, DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN_MASK, DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN", 
      Read_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN,
      Write_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN,
    },
    { /* 68 : INDEX_DX_M1_DEBUG_CKSUM1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x30, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM1", 
      Read_Dx_m1_debug_Cksum1,
      Write_Dx_m1_debug_Cksum1,
    },
    { /* 69 : INDEX_DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x30, DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN_LEN, DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN_MASK, DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN", 
      Read_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN,
      Write_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN,
    },
    { /* 70 : INDEX_DX_M1_DEBUG_CKSUM2 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM2", 
      Read_Dx_m1_debug_Cksum2,
      Write_Dx_m1_debug_Cksum2,
    },
    { /* 71 : INDEX_DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT", 
      Read_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT,
      Write_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT,
    },
    { /* 72 : INDEX_DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT", 
      Read_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT,
      Write_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT,
    },
    { /* 73 : INDEX_DX_M1_DEBUG_CKSUM2_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, DX_M1_DEBUG_CKSUM2_RESERVED0_LEN, DX_M1_DEBUG_CKSUM2_RESERVED0_MASK, DX_M1_DEBUG_CKSUM2_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM2.RESERVED0", 
      Read_Dx_m1_debug_Cksum2_RESERVED0,
      Write_Dx_m1_debug_Cksum2_RESERVED0,
    },
    { /* 74 : INDEX_DX_M1_DEBUG_CKSUM3 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DEBUG.CKSUM3", 
      Read_Dx_m1_debug_Cksum3,
      Write_Dx_m1_debug_Cksum3,
    },
    { /* 75 : INDEX_DX_M1_DEBUG_CKSUM3_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, DX_M1_DEBUG_CKSUM3_RESERVED0_LEN, DX_M1_DEBUG_CKSUM3_RESERVED0_MASK, DX_M1_DEBUG_CKSUM3_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM3.RESERVED0", 
      Read_Dx_m1_debug_Cksum3_RESERVED0,
      Write_Dx_m1_debug_Cksum3_RESERVED0,
    },
    { /* 76 : INDEX_DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST_LEN, DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST_MASK, DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.CKSUM3.CKSUM_ACC_RST", 
      Read_Dx_m1_debug_Cksum3_CKSUM_ACC_RST,
      Write_Dx_m1_debug_Cksum3_CKSUM_ACC_RST,
    },
    { /* 77 : INDEX_DX_M1_DEBUG_CKSUM3_CKSUM_EN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, DX_M1_DEBUG_CKSUM3_CKSUM_EN_LEN, DX_M1_DEBUG_CKSUM3_CKSUM_EN_MASK, DX_M1_DEBUG_CKSUM3_CKSUM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.CKSUM3.CKSUM_EN", 
      Read_Dx_m1_debug_Cksum3_CKSUM_EN,
      Write_Dx_m1_debug_Cksum3_CKSUM_EN,
    },
    { /* 78 : INDEX_DX_M1_DEBUG_CKSUM4 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x3c, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM4", 
      Read_Dx_m1_debug_Cksum4,
      Write_Dx_m1_debug_Cksum4,
    },
    { /* 79 : INDEX_DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x3c, DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC,
    },
    { /* 80 : INDEX_DX_M1_DEBUG_CKSUM5 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x40, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM5", 
      Read_Dx_m1_debug_Cksum5,
      Write_Dx_m1_debug_Cksum5,
    },
    { /* 81 : INDEX_DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x40, DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC,
    },
    { /* 82 : INDEX_DX_M1_DEBUG_CKSUM6 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM6", 
      Read_Dx_m1_debug_Cksum6,
      Write_Dx_m1_debug_Cksum6,
    },
    { /* 83 : INDEX_DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC,
    },
    { /* 84 : INDEX_DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC,
    },
    { /* 85 : INDEX_DX_M1_DEBUG_CKSUM6_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, DX_M1_DEBUG_CKSUM6_RESERVED0_LEN, DX_M1_DEBUG_CKSUM6_RESERVED0_MASK, DX_M1_DEBUG_CKSUM6_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM6.RESERVED0", 
      Read_Dx_m1_debug_Cksum6_RESERVED0,
      Write_Dx_m1_debug_Cksum6_RESERVED0,
    },
    { /* 86 : INDEX_DX_M1_DEBUG_CKSUM7 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x48, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM7", 
      Read_Dx_m1_debug_Cksum7,
      Write_Dx_m1_debug_Cksum7,
    },
    { /* 87 : INDEX_DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x48, DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN_LEN, DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN_MASK, DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM7.CKSUM_PE2_SFU_IN", 
      Read_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN,
      Write_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN,
    },
    { /* 88 : INDEX_DX_M1_DEBUG_CKSUM8 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4c, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM8", 
      Read_Dx_m1_debug_Cksum8,
      Write_Dx_m1_debug_Cksum8,
    },
    { /* 89 : INDEX_DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4c, DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN_LEN, DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN_MASK, DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM8.CKSUM_PE3_SFU_IN", 
      Read_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN,
      Write_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN,
    },
    { /* 90 : INDEX_DX_M1_DEBUG_CKSUM9 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM9", 
      Read_Dx_m1_debug_Cksum9,
      Write_Dx_m1_debug_Cksum9,
    },
    { /* 91 : INDEX_DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM9.CKSUM_PE3_SFU_OUT", 
      Read_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT,
      Write_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT,
    },
    { /* 92 : INDEX_DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM9.CKSUM_PE2_SFU_OUT", 
      Read_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT,
      Write_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT,
    },
    { /* 93 : INDEX_DX_M1_DEBUG_CKSUM9_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, DX_M1_DEBUG_CKSUM9_RESERVED0_LEN, DX_M1_DEBUG_CKSUM9_RESERVED0_MASK, DX_M1_DEBUG_CKSUM9_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM9.RESERVED0", 
      Read_Dx_m1_debug_Cksum9_RESERVED0,
      Write_Dx_m1_debug_Cksum9_RESERVED0,
    },
    { /* 94 : INDEX_DX_M1_DEBUG_CKSUM10 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x54, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM10", 
      Read_Dx_m1_debug_Cksum10,
      Write_Dx_m1_debug_Cksum10,
    },
    { /* 95 : INDEX_DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x54, DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM10.CKSUM_PE2_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC,
    },
    { /* 96 : INDEX_DX_M1_DEBUG_CKSUM11 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x58, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM11", 
      Read_Dx_m1_debug_Cksum11,
      Write_Dx_m1_debug_Cksum11,
    },
    { /* 97 : INDEX_DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x58, DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM11.CKSUM_PE3_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC,
    },
    { /* 98 : INDEX_DX_M1_DEBUG_CKSUM12 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM12", 
      Read_Dx_m1_debug_Cksum12,
      Write_Dx_m1_debug_Cksum12,
    },
    { /* 99 : INDEX_DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM12.CKSUM_PE3_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC,
    },
    { /* 100 : INDEX_DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM12.CKSUM_PE2_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC,
    },
    { /* 101 : INDEX_DX_M1_DEBUG_CKSUM12_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, DX_M1_DEBUG_CKSUM12_RESERVED0_LEN, DX_M1_DEBUG_CKSUM12_RESERVED0_MASK, DX_M1_DEBUG_CKSUM12_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM12.RESERVED0", 
      Read_Dx_m1_debug_Cksum12_RESERVED0,
      Write_Dx_m1_debug_Cksum12_RESERVED0,
    },
    { /* 102 : INDEX_DX_M1_DEBUG_FSM_PE0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE0", 
      Read_Dx_m1_debug_Fsm_pe0,
      Write_Dx_m1_debug_Fsm_pe0,
    },
    { /* 103 : INDEX_DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR_LEN, DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR_MASK, DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE0.FSM_PE0_WR", 
      Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR,
      Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR,
    },
    { /* 104 : INDEX_DX_M1_DEBUG_FSM_PE0_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE0_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE0_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE0.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe0_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe0_RESERVED1,
    },
    { /* 105 : INDEX_DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD_LEN, DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD_MASK, DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE0.FSM_PE0_RD", 
      Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD,
      Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD,
    },
    { /* 106 : INDEX_DX_M1_DEBUG_FSM_PE0_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE0_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE0_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE0.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe0_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe0_RESERVED0,
    },
    { /* 107 : INDEX_DX_M1_DEBUG_FSM_PE1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE1", 
      Read_Dx_m1_debug_Fsm_pe1,
      Write_Dx_m1_debug_Fsm_pe1,
    },
    { /* 108 : INDEX_DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR_LEN, DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR_MASK, DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE1.FSM_PE1_WR", 
      Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR,
      Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR,
    },
    { /* 109 : INDEX_DX_M1_DEBUG_FSM_PE1_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE1_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE1_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE1.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe1_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe1_RESERVED1,
    },
    { /* 110 : INDEX_DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD_LEN, DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD_MASK, DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE1.FSM_PE1_RD", 
      Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD,
      Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD,
    },
    { /* 111 : INDEX_DX_M1_DEBUG_FSM_PE1_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE1_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE1_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE1.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe1_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe1_RESERVED0,
    },
    { /* 112 : INDEX_DX_M1_DEBUG_FSM_PE2 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE2", 
      Read_Dx_m1_debug_Fsm_pe2,
      Write_Dx_m1_debug_Fsm_pe2,
    },
    { /* 113 : INDEX_DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR_LEN, DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR_MASK, DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE2.FSM_PE2_WR", 
      Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR,
      Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR,
    },
    { /* 114 : INDEX_DX_M1_DEBUG_FSM_PE2_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE2_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE2_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE2.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe2_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe2_RESERVED1,
    },
    { /* 115 : INDEX_DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD_LEN, DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD_MASK, DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE2.FSM_PE2_RD", 
      Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD,
      Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD,
    },
    { /* 116 : INDEX_DX_M1_DEBUG_FSM_PE2_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE2_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE2_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE2.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe2_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe2_RESERVED0,
    },
    { /* 117 : INDEX_DX_M1_DEBUG_FSM_PE3 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE3", 
      Read_Dx_m1_debug_Fsm_pe3,
      Write_Dx_m1_debug_Fsm_pe3,
    },
    { /* 118 : INDEX_DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR_LEN, DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR_MASK, DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE3.FSM_PE3_WR", 
      Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR,
      Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR,
    },
    { /* 119 : INDEX_DX_M1_DEBUG_FSM_PE3_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE3_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE3_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE3.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe3_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe3_RESERVED1,
    },
    { /* 120 : INDEX_DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD_LEN, DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD_MASK, DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE3.FSM_PE3_RD", 
      Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD,
      Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD,
    },
    { /* 121 : INDEX_DX_M1_DEBUG_FSM_PE3_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE3_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE3_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE3.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe3_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe3_RESERVED0,
    },
    { /* 122 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Axi_base_addr_low,
      Write_Dx_m1_dma_Axi_base_addr_low,
    },
    { /* 123 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x0, DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW_LEN, DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW_MASK, DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW,
      Write_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW,
    },
    { /* 124 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Axi_base_addr_high,
      Write_Dx_m1_dma_Axi_base_addr_high,
    },
    { /* 125 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4, DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH_LEN, DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH_MASK, DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH,
      Write_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH,
    },
    { /* 126 : INDEX_DX_M1_DMA_AXI4_RADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI4_RADDR", 
      Read_Dx_m1_dma_Axi4_raddr,
      Write_Dx_m1_dma_Axi4_raddr,
    },
    { /* 127 : INDEX_DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x8, DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR_LEN, DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR_MASK, DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI4_RADDR.DMA0_AXI4_RADDR", 
      Read_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR,
      Write_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR,
    },
    { /* 128 : INDEX_DX_M1_DMA_AXI4_WADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI4_WADDR", 
      Read_Dx_m1_dma_Axi4_waddr,
      Write_Dx_m1_dma_Axi4_waddr,
    },
    { /* 129 : INDEX_DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0xc, DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR_LEN, DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR_MASK, DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI4_WADDR.DMA0_AXI4_WADDR", 
      Read_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR,
      Write_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR,
    },
    { /* 130 : INDEX_DX_M1_DMA_RSVD0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD0", 
      Read_Dx_m1_dma_Rsvd0,
      Write_Dx_m1_dma_Rsvd0,
    },
    { /* 131 : INDEX_DX_M1_DMA_RSVD0_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x10, DX_M1_DMA_RSVD0_RESERVED0_LEN, DX_M1_DMA_RSVD0_RESERVED0_MASK, DX_M1_DMA_RSVD0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD0.RESERVED0", 
      Read_Dx_m1_dma_Rsvd0_RESERVED0,
      Write_Dx_m1_dma_Rsvd0_RESERVED0,
    },
    { /* 132 : INDEX_DX_M1_DMA_RSVD1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD1", 
      Read_Dx_m1_dma_Rsvd1,
      Write_Dx_m1_dma_Rsvd1,
    },
    { /* 133 : INDEX_DX_M1_DMA_RSVD1_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x14, DX_M1_DMA_RSVD1_RESERVED0_LEN, DX_M1_DMA_RSVD1_RESERVED0_MASK, DX_M1_DMA_RSVD1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD1.RESERVED0", 
      Read_Dx_m1_dma_Rsvd1_RESERVED0,
      Write_Dx_m1_dma_Rsvd1_RESERVED0,
    },
    { /* 134 : INDEX_DX_M1_DMA_SRAM_DST_ADDR0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR0", 
      Read_Dx_m1_dma_Sram_dst_addr0,
      Write_Dx_m1_dma_Sram_dst_addr0,
    },
    { /* 135 : INDEX_DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x18, DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0_LEN, DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0_MASK, DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0", 
      Read_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0,
      Write_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0,
    },
    { /* 136 : INDEX_DX_M1_DMA_SRAM_DST_ADDR1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR1", 
      Read_Dx_m1_dma_Sram_dst_addr1,
      Write_Dx_m1_dma_Sram_dst_addr1,
    },
    { /* 137 : INDEX_DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x1c, DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1_LEN, DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1_MASK, DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1", 
      Read_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1,
      Write_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1,
    },
    { /* 138 : INDEX_DX_M1_DMA_SRAM_SRC_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SRAM_SRC_ADDR", 
      Read_Dx_m1_dma_Sram_src_addr,
      Write_Dx_m1_dma_Sram_src_addr,
    },
    { /* 139 : INDEX_DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x20, DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR_LEN, DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR_MASK, DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR", 
      Read_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR,
      Write_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR,
    },
    { /* 140 : INDEX_DX_M1_DMA_READ_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.READ_SIZE", 
      Read_Dx_m1_dma_Read_size,
      Write_Dx_m1_dma_Read_size,
    },
    { /* 141 : INDEX_DX_M1_DMA_READ_SIZE_RESERVED1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, DX_M1_DMA_READ_SIZE_RESERVED1_LEN, DX_M1_DMA_READ_SIZE_RESERVED1_MASK, DX_M1_DMA_READ_SIZE_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.READ_SIZE.RESERVED1", 
      Read_Dx_m1_dma_Read_size_RESERVED1,
      Write_Dx_m1_dma_Read_size_RESERVED1,
    },
    { /* 142 : INDEX_DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE_LEN, DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE_MASK, DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.READ_SIZE.DMA0_READ_SIZE", 
      Read_Dx_m1_dma_Read_size_DMA0_READ_SIZE,
      Write_Dx_m1_dma_Read_size_DMA0_READ_SIZE,
    },
    { /* 143 : INDEX_DX_M1_DMA_READ_SIZE_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, DX_M1_DMA_READ_SIZE_RESERVED0_LEN, DX_M1_DMA_READ_SIZE_RESERVED0_MASK, DX_M1_DMA_READ_SIZE_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.READ_SIZE.RESERVED0", 
      Read_Dx_m1_dma_Read_size_RESERVED0,
      Write_Dx_m1_dma_Read_size_RESERVED0,
    },
    { /* 144 : INDEX_DX_M1_DMA_WRITE_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.WRITE_SIZE", 
      Read_Dx_m1_dma_Write_size,
      Write_Dx_m1_dma_Write_size,
    },
    { /* 145 : INDEX_DX_M1_DMA_WRITE_SIZE_RESERVED1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, DX_M1_DMA_WRITE_SIZE_RESERVED1_LEN, DX_M1_DMA_WRITE_SIZE_RESERVED1_MASK, DX_M1_DMA_WRITE_SIZE_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.WRITE_SIZE.RESERVED1", 
      Read_Dx_m1_dma_Write_size_RESERVED1,
      Write_Dx_m1_dma_Write_size_RESERVED1,
    },
    { /* 146 : INDEX_DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE_LEN, DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE_MASK, DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.WRITE_SIZE.DMA0_WRITE_SIZE", 
      Read_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE,
      Write_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE,
    },
    { /* 147 : INDEX_DX_M1_DMA_WRITE_SIZE_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, DX_M1_DMA_WRITE_SIZE_RESERVED0_LEN, DX_M1_DMA_WRITE_SIZE_RESERVED0_MASK, DX_M1_DMA_WRITE_SIZE_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.WRITE_SIZE.RESERVED0", 
      Read_Dx_m1_dma_Write_size_RESERVED0,
      Write_Dx_m1_dma_Write_size_RESERVED0,
    },
    { /* 148 : INDEX_DX_M1_DMA_RSVD2 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x2c, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD2", 
      Read_Dx_m1_dma_Rsvd2,
      Write_Dx_m1_dma_Rsvd2,
    },
    { /* 149 : INDEX_DX_M1_DMA_RSVD2_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x2c, DX_M1_DMA_RSVD2_RESERVED0_LEN, DX_M1_DMA_RSVD2_RESERVED0_MASK, DX_M1_DMA_RSVD2_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD2.RESERVED0", 
      Read_Dx_m1_dma_Rsvd2_RESERVED0,
      Write_Dx_m1_dma_Rsvd2_RESERVED0,
    },
    { /* 150 : INDEX_DX_M1_DMA_RSVD3 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x30, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD3", 
      Read_Dx_m1_dma_Rsvd3,
      Write_Dx_m1_dma_Rsvd3,
    },
    { /* 151 : INDEX_DX_M1_DMA_RSVD3_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x30, DX_M1_DMA_RSVD3_RESERVED0_LEN, DX_M1_DMA_RSVD3_RESERVED0_MASK, DX_M1_DMA_RSVD3_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD3.RESERVED0", 
      Read_Dx_m1_dma_Rsvd3_RESERVED0,
      Write_Dx_m1_dma_Rsvd3_RESERVED0,
    },
    { /* 152 : INDEX_DX_M1_DMA_RSVD4 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x34, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD4", 
      Read_Dx_m1_dma_Rsvd4,
      Write_Dx_m1_dma_Rsvd4,
    },
    { /* 153 : INDEX_DX_M1_DMA_RSVD4_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x34, DX_M1_DMA_RSVD4_RESERVED0_LEN, DX_M1_DMA_RSVD4_RESERVED0_MASK, DX_M1_DMA_RSVD4_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD4.RESERVED0", 
      Read_Dx_m1_dma_Rsvd4_RESERVED0,
      Write_Dx_m1_dma_Rsvd4_RESERVED0,
    },
    { /* 154 : INDEX_DX_M1_DMA_RSVD5 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x38, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD5", 
      Read_Dx_m1_dma_Rsvd5,
      Write_Dx_m1_dma_Rsvd5,
    },
    { /* 155 : INDEX_DX_M1_DMA_RSVD5_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x38, DX_M1_DMA_RSVD5_RESERVED0_LEN, DX_M1_DMA_RSVD5_RESERVED0_MASK, DX_M1_DMA_RSVD5_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD5.RESERVED0", 
      Read_Dx_m1_dma_Rsvd5_RESERVED0,
      Write_Dx_m1_dma_Rsvd5_RESERVED0,
    },
    { /* 156 : INDEX_DX_M1_DMA_IRQ */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x3c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.IRQ", 
      Read_Dx_m1_dma_Irq,
      Write_Dx_m1_dma_Irq,
    },
    { /* 157 : INDEX_DX_M1_DMA_IRQ_DMA_IRQ_EN */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x3c, DX_M1_DMA_IRQ_DMA_IRQ_EN_LEN, DX_M1_DMA_IRQ_DMA_IRQ_EN_MASK, DX_M1_DMA_IRQ_DMA_IRQ_EN_OFFSET, 0x18, true, true, true, false,
      "DX_M1_DMA.IRQ.DMA_IRQ_EN", 
      Read_Dx_m1_dma_Irq_DMA_IRQ_EN,
      Write_Dx_m1_dma_Irq_DMA_IRQ_EN,
    },
    { /* 158 : INDEX_DX_M1_DMA_IRQ_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x3c, DX_M1_DMA_IRQ_RESERVED0_LEN, DX_M1_DMA_IRQ_RESERVED0_MASK, DX_M1_DMA_IRQ_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.IRQ.RESERVED0", 
      Read_Dx_m1_dma_Irq_RESERVED0,
      Write_Dx_m1_dma_Irq_RESERVED0,
    },
    { /* 159 : INDEX_DX_M1_DMA_CMD */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x40, 32, 0xffffffff, 0x0, -1, false, true, true, true,
      "DX_M1_DMA.CMD", 
      Read_Dx_m1_dma_Cmd,
      Write_Dx_m1_dma_Cmd,
    },
    { /* 160 : INDEX_DX_M1_DMA_CMD_DMA_START_CMD */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x40, DX_M1_DMA_CMD_DMA_START_CMD_LEN, DX_M1_DMA_CMD_DMA_START_CMD_MASK, DX_M1_DMA_CMD_DMA_START_CMD_OFFSET, 0x0, false, true, true, false,
      "DX_M1_DMA.CMD.DMA_START_CMD", 
      Read_Dx_m1_dma_Cmd_DMA_START_CMD,
      Write_Dx_m1_dma_Cmd_DMA_START_CMD,
    },
    { /* 161 : INDEX_DX_M1_DMA_CMD_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x40, DX_M1_DMA_CMD_RESERVED0_LEN, DX_M1_DMA_CMD_RESERVED0_MASK, DX_M1_DMA_CMD_RESERVED0_OFFSET, 0x0, false, true, false, false,
      "DX_M1_DMA.CMD.RESERVED0", 
      Read_Dx_m1_dma_Cmd_RESERVED0,
      Write_Dx_m1_dma_Cmd_RESERVED0,
    },
    { /* 162 : INDEX_DX_M1_DMA_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x44, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DMA.STATUS", 
      Read_Dx_m1_dma_Status,
      Write_Dx_m1_dma_Status,
    },
    { /* 163 : INDEX_DX_M1_DMA_STATUS_DMA_DONE_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x44, DX_M1_DMA_STATUS_DMA_DONE_STATUS_LEN, DX_M1_DMA_STATUS_DMA_DONE_STATUS_MASK, DX_M1_DMA_STATUS_DMA_DONE_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DMA.STATUS.DMA_DONE_STATUS", 
      Read_Dx_m1_dma_Status_DMA_DONE_STATUS,
      Write_Dx_m1_dma_Status_DMA_DONE_STATUS,
    },
    { /* 164 : INDEX_DX_M1_DMA_STATUS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x44, DX_M1_DMA_STATUS_RESERVED0_LEN, DX_M1_DMA_STATUS_RESERVED0_MASK, DX_M1_DMA_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.STATUS.RESERVED0", 
      Read_Dx_m1_dma_Status_RESERVED0,
      Write_Dx_m1_dma_Status_RESERVED0,
    },
    { /* 165 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x48, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Sfr_base_addr_low,
      Write_Dx_m1_dma_Sfr_base_addr_low,
    },
    { /* 166 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x48, DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW_LEN, DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW_MASK, DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW,
      Write_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW,
    },
    { /* 167 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Sfr_base_addr_high,
      Write_Dx_m1_dma_Sfr_base_addr_high,
    },
    { /* 168 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4c, DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH_LEN, DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH_MASK, DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH,
      Write_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH,
    },
    { /* 169 : INDEX_DX_M1_DMA_SFR_ADDR_OFFS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x50, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.SFR_ADDR_OFFS", 
      Read_Dx_m1_dma_Sfr_addr_offs,
      Write_Dx_m1_dma_Sfr_addr_offs,
    },
    { /* 170 : INDEX_DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x50, DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0_LEN, DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0_MASK, DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.SFR_ADDR_OFFS.RESERVED0", 
      Read_Dx_m1_dma_Sfr_addr_offs_RESERVED0,
      Write_Dx_m1_dma_Sfr_addr_offs_RESERVED0,
    },
    { /* 171 : INDEX_DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x50, DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS_LEN, DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS_MASK, DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS", 
      Read_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS,
      Write_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS,
    },
    { /* 172 : INDEX_DX_M1_DMA_SFR_START_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x54, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.SFR_START_ADDR", 
      Read_Dx_m1_dma_Sfr_start_addr,
      Write_Dx_m1_dma_Sfr_start_addr,
    },
    { /* 173 : INDEX_DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x54, DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR_LEN, DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR_MASK, DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_START_ADDR.SFR_START_ADDR", 
      Read_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR,
      Write_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR,
    },
    { /* 174 : INDEX_DX_M1_DMA_SFR_START_ADDR_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x54, DX_M1_DMA_SFR_START_ADDR_RESERVED0_LEN, DX_M1_DMA_SFR_START_ADDR_RESERVED0_MASK, DX_M1_DMA_SFR_START_ADDR_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.SFR_START_ADDR.RESERVED0", 
      Read_Dx_m1_dma_Sfr_start_addr_RESERVED0,
      Write_Dx_m1_dma_Sfr_start_addr_RESERVED0,
    },
    { /* 175 : INDEX_DX_M1_DMA_SFR_MOVE_CNT */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.SFR_MOVE_CNT", 
      Read_Dx_m1_dma_Sfr_move_cnt,
      Write_Dx_m1_dma_Sfr_move_cnt,
    },
    { /* 176 : INDEX_DX_M1_DMA_SFR_MOVE_CNT_RESERVED1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, DX_M1_DMA_SFR_MOVE_CNT_RESERVED1_LEN, DX_M1_DMA_SFR_MOVE_CNT_RESERVED1_MASK, DX_M1_DMA_SFR_MOVE_CNT_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.SFR_MOVE_CNT.RESERVED1", 
      Read_Dx_m1_dma_Sfr_move_cnt_RESERVED1,
      Write_Dx_m1_dma_Sfr_move_cnt_RESERVED1,
    },
    { /* 177 : INDEX_DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT_LEN, DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT_MASK, DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT", 
      Read_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT,
      Write_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT,
    },
    { /* 178 : INDEX_DX_M1_DMA_SFR_MOVE_CNT_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, DX_M1_DMA_SFR_MOVE_CNT_RESERVED0_LEN, DX_M1_DMA_SFR_MOVE_CNT_RESERVED0_MASK, DX_M1_DMA_SFR_MOVE_CNT_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.SFR_MOVE_CNT.RESERVED0", 
      Read_Dx_m1_dma_Sfr_move_cnt_RESERVED0,
      Write_Dx_m1_dma_Sfr_move_cnt_RESERVED0,
    },
    { /* 179 : INDEX_DX_M1_DMA_SFR_ID */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x5c, 32, 0xffffffff, 0x0, -1, false, true, true, true,
      "DX_M1_DMA.SFR_ID", 
      Read_Dx_m1_dma_Sfr_id,
      Write_Dx_m1_dma_Sfr_id,
    },
    { /* 180 : INDEX_DX_M1_DMA_SFR_ID_SFR_ID */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x5c, DX_M1_DMA_SFR_ID_SFR_ID_LEN, DX_M1_DMA_SFR_ID_SFR_ID_MASK, DX_M1_DMA_SFR_ID_SFR_ID_OFFSET, 0x0, false, true, true, false,
      "DX_M1_DMA.SFR_ID.SFR_ID", 
      Read_Dx_m1_dma_Sfr_id_SFR_ID,
      Write_Dx_m1_dma_Sfr_id_SFR_ID,
    },
    { /* 181 : INDEX_DX_M1_DMA_SFR_ID_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x5c, DX_M1_DMA_SFR_ID_RESERVED0_LEN, DX_M1_DMA_SFR_ID_RESERVED0_MASK, DX_M1_DMA_SFR_ID_RESERVED0_OFFSET, 0x0, false, true, false, false,
      "DX_M1_DMA.SFR_ID.RESERVED0", 
      Read_Dx_m1_dma_Sfr_id_RESERVED0,
      Write_Dx_m1_dma_Sfr_id_RESERVED0,
    },
    { /* 182 : INDEX_DX_M1_DMA_SFR_DMA_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x60, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DMA.SFR_DMA_STATUS", 
      Read_Dx_m1_dma_Sfr_dma_status,
      Write_Dx_m1_dma_Sfr_dma_status,
    },
    { /* 183 : INDEX_DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x60, DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS_LEN, DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS_MASK, DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS", 
      Read_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS,
      Write_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS,
    },
    { /* 184 : INDEX_DX_M1_DMA_SFR_DMA_STATUS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x60, DX_M1_DMA_SFR_DMA_STATUS_RESERVED0_LEN, DX_M1_DMA_SFR_DMA_STATUS_RESERVED0_MASK, DX_M1_DMA_SFR_DMA_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.SFR_DMA_STATUS.RESERVED0", 
      Read_Dx_m1_dma_Sfr_dma_status_RESERVED0,
      Write_Dx_m1_dma_Sfr_dma_status_RESERVED0,
    },
    { /* 185 : INDEX_DX_M1_DMA_DMA_CTRL */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x64, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.DMA_CTRL", 
      Read_Dx_m1_dma_Dma_ctrl,
      Write_Dx_m1_dma_Dma_ctrl,
    },
    { /* 186 : INDEX_DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x64, DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE_LEN, DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE_MASK, DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE_OFFSET, 0x4, true, true, true, false,
      "DX_M1_DMA.DMA_CTRL.DMA_CTRL_ENABLE", 
      Read_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE,
      Write_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE,
    },
    { /* 187 : INDEX_DX_M1_DMA_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x64, DX_M1_DMA_DMA_CTRL_RESERVED0_LEN, DX_M1_DMA_DMA_CTRL_RESERVED0_MASK, DX_M1_DMA_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.DMA_CTRL.RESERVED0", 
      Read_Dx_m1_dma_Dma_ctrl_RESERVED0,
      Write_Dx_m1_dma_Dma_ctrl_RESERVED0,
    },
    { /* 188 : INDEX_DX_M1_DMA_FLUSH_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x68, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DMA.FLUSH_STATUS", 
      Read_Dx_m1_dma_Flush_status,
      Write_Dx_m1_dma_Flush_status,
    },
    { /* 189 : INDEX_DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x68, DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS_LEN, DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS_MASK, DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DMA.FLUSH_STATUS.FLUSH_STATUS", 
      Read_Dx_m1_dma_Flush_status_FLUSH_STATUS,
      Write_Dx_m1_dma_Flush_status_FLUSH_STATUS,
    },
    { /* 190 : INDEX_DX_M1_DMA_FLUSH_STATUS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x68, DX_M1_DMA_FLUSH_STATUS_RESERVED0_LEN, DX_M1_DMA_FLUSH_STATUS_RESERVED0_MASK, DX_M1_DMA_FLUSH_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.FLUSH_STATUS.RESERVED0", 
      Read_Dx_m1_dma_Flush_status_RESERVED0,
      Write_Dx_m1_dma_Flush_status_RESERVED0,
    },
    { /* 191 : INDEX_DX_M1_DMA_AXI_CFG0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x6c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG0", 
      Read_Dx_m1_dma_Axi_cfg0,
      Write_Dx_m1_dma_Axi_cfg0,
    },
    { /* 192 : INDEX_DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x6c, DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH_LEN, DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH_MASK, DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH_OFFSET, 0x10, true, true, true, false,
      "DX_M1_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH", 
      Read_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH,
      Write_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH,
    },
    { /* 193 : INDEX_DX_M1_DMA_AXI_CFG0_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x6c, DX_M1_DMA_AXI_CFG0_RESERVED0_LEN, DX_M1_DMA_AXI_CFG0_RESERVED0_MASK, DX_M1_DMA_AXI_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG0.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg0_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg0_RESERVED0,
    },
    { /* 194 : INDEX_DX_M1_DMA_AXI_CFG1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x70, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG1", 
      Read_Dx_m1_dma_Axi_cfg1,
      Write_Dx_m1_dma_Axi_cfg1,
    },
    { /* 195 : INDEX_DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x70, DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH_LEN, DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH_MASK, DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH_OFFSET, 0x10, true, true, true, false,
      "DX_M1_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH", 
      Read_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH,
      Write_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH,
    },
    { /* 196 : INDEX_DX_M1_DMA_AXI_CFG1_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x70, DX_M1_DMA_AXI_CFG1_RESERVED0_LEN, DX_M1_DMA_AXI_CFG1_RESERVED0_MASK, DX_M1_DMA_AXI_CFG1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG1.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg1_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg1_RESERVED0,
    },
    { /* 197 : INDEX_DX_M1_DMA_AXI_CFG2 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x74, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG2", 
      Read_Dx_m1_dma_Axi_cfg2,
      Write_Dx_m1_dma_Axi_cfg2,
    },
    { /* 198 : INDEX_DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x74, DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO_LEN, DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO_MASK, DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO_OFFSET, 0xf, true, true, true, false,
      "DX_M1_DMA.AXI_CFG2.AXI_RDMA_MO", 
      Read_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO,
      Write_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO,
    },
    { /* 199 : INDEX_DX_M1_DMA_AXI_CFG2_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x74, DX_M1_DMA_AXI_CFG2_RESERVED0_LEN, DX_M1_DMA_AXI_CFG2_RESERVED0_MASK, DX_M1_DMA_AXI_CFG2_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG2.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg2_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg2_RESERVED0,
    },
    { /* 200 : INDEX_DX_M1_DMA_AXI_CFG3 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x78, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG3", 
      Read_Dx_m1_dma_Axi_cfg3,
      Write_Dx_m1_dma_Axi_cfg3,
    },
    { /* 201 : INDEX_DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x78, DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO_LEN, DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO_MASK, DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO_OFFSET, 0xf, true, true, true, false,
      "DX_M1_DMA.AXI_CFG3.AXI_WDMA_MO", 
      Read_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO,
      Write_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO,
    },
    { /* 202 : INDEX_DX_M1_DMA_AXI_CFG3_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x78, DX_M1_DMA_AXI_CFG3_RESERVED0_LEN, DX_M1_DMA_AXI_CFG3_RESERVED0_MASK, DX_M1_DMA_AXI_CFG3_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG3.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg3_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg3_RESERVED0,
    },
    { /* 203 : INDEX_DX_M1_DMA_AXI_CFG4 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x7c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG4", 
      Read_Dx_m1_dma_Axi_cfg4,
      Write_Dx_m1_dma_Axi_cfg4,
    },
    { /* 204 : INDEX_DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x7c, DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY_LEN, DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY_MASK, DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY_OFFSET, 0x1, true, true, true, false,
      "DX_M1_DMA.AXI_CFG4.AXI_4KB_BOUNDARY", 
      Read_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY,
      Write_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY,
    },
    { /* 205 : INDEX_DX_M1_DMA_AXI_CFG4_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x7c, DX_M1_DMA_AXI_CFG4_RESERVED0_LEN, DX_M1_DMA_AXI_CFG4_RESERVED0_MASK, DX_M1_DMA_AXI_CFG4_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG4.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg4_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg4_RESERVED0,
    },
    { /* 206 : INDEX_DX_M1_NPU0_DATA_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.DATA_CFG0", 
      Read_Dx_m1_npu0_Data_cfg0,
      Write_Dx_m1_npu0_Data_cfg0,
    },
    { /* 207 : INDEX_DX_M1_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x0, DX_M1_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH_LEN, DX_M1_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH_MASK, DX_M1_NPU0_DATA_CFG0_FEATURE_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.DATA_CFG0.FEATURE_BIT_WIDTH", 
      Read_Dx_m1_npu0_Data_cfg0_FEATURE_BIT_WIDTH,
      Write_Dx_m1_npu0_Data_cfg0_FEATURE_BIT_WIDTH,
    },
    { /* 208 : INDEX_DX_M1_NPU0_DATA_CFG0_W_FEATURE_BIT_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x0, DX_M1_NPU0_DATA_CFG0_W_FEATURE_BIT_WIDTH_LEN, DX_M1_NPU0_DATA_CFG0_W_FEATURE_BIT_WIDTH_MASK, DX_M1_NPU0_DATA_CFG0_W_FEATURE_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.DATA_CFG0.W_FEATURE_BIT_WIDTH", 
      Read_Dx_m1_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH,
      Write_Dx_m1_npu0_Data_cfg0_W_FEATURE_BIT_WIDTH,
    },
    { /* 209 : INDEX_DX_M1_NPU0_DATA_CFG0_RESHAPE_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x0, DX_M1_NPU0_DATA_CFG0_RESHAPE_SURFACE_STRIDE_LEN, DX_M1_NPU0_DATA_CFG0_RESHAPE_SURFACE_STRIDE_MASK, DX_M1_NPU0_DATA_CFG0_RESHAPE_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.DATA_CFG0.RESHAPE_SURFACE_STRIDE", 
      Read_Dx_m1_npu0_Data_cfg0_RESHAPE_SURFACE_STRIDE,
      Write_Dx_m1_npu0_Data_cfg0_RESHAPE_SURFACE_STRIDE,
    },
    { /* 210 : INDEX_DX_M1_NPU0_CTRL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.CTRL", 
      Read_Dx_m1_npu0_Ctrl,
      Write_Dx_m1_npu0_Ctrl,
    },
    { /* 211 : INDEX_DX_M1_NPU0_CTRL_RESHAPE_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_RESHAPE_EN_LEN, DX_M1_NPU0_CTRL_RESHAPE_EN_MASK, DX_M1_NPU0_CTRL_RESHAPE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.RESHAPE_EN", 
      Read_Dx_m1_npu0_Ctrl_RESHAPE_EN,
      Write_Dx_m1_npu0_Ctrl_RESHAPE_EN,
    },
    { /* 212 : INDEX_DX_M1_NPU0_CTRL_WINOGRAD_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_WINOGRAD_EN_LEN, DX_M1_NPU0_CTRL_WINOGRAD_EN_MASK, DX_M1_NPU0_CTRL_WINOGRAD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.WINOGRAD_EN", 
      Read_Dx_m1_npu0_Ctrl_WINOGRAD_EN,
      Write_Dx_m1_npu0_Ctrl_WINOGRAD_EN,
    },
    { /* 213 : INDEX_DX_M1_NPU0_CTRL_FEATURE_COMPRESS_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_FEATURE_COMPRESS_EN_LEN, DX_M1_NPU0_CTRL_FEATURE_COMPRESS_EN_MASK, DX_M1_NPU0_CTRL_FEATURE_COMPRESS_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.FEATURE_COMPRESS_EN", 
      Read_Dx_m1_npu0_Ctrl_FEATURE_COMPRESS_EN,
      Write_Dx_m1_npu0_Ctrl_FEATURE_COMPRESS_EN,
    },
    { /* 214 : INDEX_DX_M1_NPU0_CTRL_WEIGHT_COMPRESS_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_WEIGHT_COMPRESS_EN_LEN, DX_M1_NPU0_CTRL_WEIGHT_COMPRESS_EN_MASK, DX_M1_NPU0_CTRL_WEIGHT_COMPRESS_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.WEIGHT_COMPRESS_EN", 
      Read_Dx_m1_npu0_Ctrl_WEIGHT_COMPRESS_EN,
      Write_Dx_m1_npu0_Ctrl_WEIGHT_COMPRESS_EN,
    },
    { /* 215 : INDEX_DX_M1_NPU0_CTRL_SKIP_CONNECTION_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_SKIP_CONNECTION_EN_LEN, DX_M1_NPU0_CTRL_SKIP_CONNECTION_EN_MASK, DX_M1_NPU0_CTRL_SKIP_CONNECTION_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.SKIP_CONNECTION_EN", 
      Read_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_EN,
      Write_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_EN,
    },
    { /* 216 : INDEX_DX_M1_NPU0_CTRL_SKIP_CONNECTION_TYPE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_SKIP_CONNECTION_TYPE_LEN, DX_M1_NPU0_CTRL_SKIP_CONNECTION_TYPE_MASK, DX_M1_NPU0_CTRL_SKIP_CONNECTION_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.SKIP_CONNECTION_TYPE", 
      Read_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_TYPE,
      Write_Dx_m1_npu0_Ctrl_SKIP_CONNECTION_TYPE,
    },
    { /* 217 : INDEX_DX_M1_NPU0_CTRL_RESIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_RESIZE_LEN, DX_M1_NPU0_CTRL_RESIZE_MASK, DX_M1_NPU0_CTRL_RESIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.RESIZE", 
      Read_Dx_m1_npu0_Ctrl_RESIZE,
      Write_Dx_m1_npu0_Ctrl_RESIZE,
    },
    { /* 218 : INDEX_DX_M1_NPU0_CTRL_WRITE_POOL_ONLY */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_WRITE_POOL_ONLY_LEN, DX_M1_NPU0_CTRL_WRITE_POOL_ONLY_MASK, DX_M1_NPU0_CTRL_WRITE_POOL_ONLY_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.WRITE_POOL_ONLY", 
      Read_Dx_m1_npu0_Ctrl_WRITE_POOL_ONLY,
      Write_Dx_m1_npu0_Ctrl_WRITE_POOL_ONLY,
    },
    { /* 219 : INDEX_DX_M1_NPU0_CTRL_WEIGHT_BROADCAST_MODE_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_WEIGHT_BROADCAST_MODE_EN_LEN, DX_M1_NPU0_CTRL_WEIGHT_BROADCAST_MODE_EN_MASK, DX_M1_NPU0_CTRL_WEIGHT_BROADCAST_MODE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.WEIGHT_BROADCAST_MODE_EN", 
      Read_Dx_m1_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN,
      Write_Dx_m1_npu0_Ctrl_WEIGHT_BROADCAST_MODE_EN,
    },
    { /* 220 : INDEX_DX_M1_NPU0_CTRL_FEATURE_BROADCAST_MODE_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_FEATURE_BROADCAST_MODE_EN_LEN, DX_M1_NPU0_CTRL_FEATURE_BROADCAST_MODE_EN_MASK, DX_M1_NPU0_CTRL_FEATURE_BROADCAST_MODE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.FEATURE_BROADCAST_MODE_EN", 
      Read_Dx_m1_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN,
      Write_Dx_m1_npu0_Ctrl_FEATURE_BROADCAST_MODE_EN,
    },
    { /* 221 : INDEX_DX_M1_NPU0_CTRL_ACTIVE_CNT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_ACTIVE_CNT_LEN, DX_M1_NPU0_CTRL_ACTIVE_CNT_MASK, DX_M1_NPU0_CTRL_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.ACTIVE_CNT", 
      Read_Dx_m1_npu0_Ctrl_ACTIVE_CNT,
      Write_Dx_m1_npu0_Ctrl_ACTIVE_CNT,
    },
    { /* 222 : INDEX_DX_M1_NPU0_CTRL_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_ACTIVE_PERIOD_LEN, DX_M1_NPU0_CTRL_ACTIVE_PERIOD_MASK, DX_M1_NPU0_CTRL_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.ACTIVE_PERIOD", 
      Read_Dx_m1_npu0_Ctrl_ACTIVE_PERIOD,
      Write_Dx_m1_npu0_Ctrl_ACTIVE_PERIOD,
    },
    { /* 223 : INDEX_DX_M1_NPU0_CTRL_FEATURE_DATA_TYPE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_FEATURE_DATA_TYPE_LEN, DX_M1_NPU0_CTRL_FEATURE_DATA_TYPE_MASK, DX_M1_NPU0_CTRL_FEATURE_DATA_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.FEATURE_DATA_TYPE", 
      Read_Dx_m1_npu0_Ctrl_FEATURE_DATA_TYPE,
      Write_Dx_m1_npu0_Ctrl_FEATURE_DATA_TYPE,
    },
    { /* 224 : INDEX_DX_M1_NPU0_CTRL_INPUT_DONE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, DX_M1_NPU0_CTRL_INPUT_DONE_LEN, DX_M1_NPU0_CTRL_INPUT_DONE_MASK, DX_M1_NPU0_CTRL_INPUT_DONE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL.INPUT_DONE", 
      Read_Dx_m1_npu0_Ctrl_INPUT_DONE,
      Write_Dx_m1_npu0_Ctrl_INPUT_DONE,
    },
    { /* 225 : INDEX_DX_M1_NPU0_RESHAPE0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.RESHAPE0", 
      Read_Dx_m1_npu0_Reshape0,
      Write_Dx_m1_npu0_Reshape0,
    },
    { /* 226 : INDEX_DX_M1_NPU0_RESHAPE0_RESHAPE_TOTAL_WSIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8, DX_M1_NPU0_RESHAPE0_RESHAPE_TOTAL_WSIZE_LEN, DX_M1_NPU0_RESHAPE0_RESHAPE_TOTAL_WSIZE_MASK, DX_M1_NPU0_RESHAPE0_RESHAPE_TOTAL_WSIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE0.RESHAPE_TOTAL_WSIZE", 
      Read_Dx_m1_npu0_Reshape0_RESHAPE_TOTAL_WSIZE,
      Write_Dx_m1_npu0_Reshape0_RESHAPE_TOTAL_WSIZE,
    },
    { /* 227 : INDEX_DX_M1_NPU0_RESHAPE0_RESHAPE_IN_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8, DX_M1_NPU0_RESHAPE0_RESHAPE_IN_SIZE_LEN, DX_M1_NPU0_RESHAPE0_RESHAPE_IN_SIZE_MASK, DX_M1_NPU0_RESHAPE0_RESHAPE_IN_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE0.RESHAPE_IN_SIZE", 
      Read_Dx_m1_npu0_Reshape0_RESHAPE_IN_SIZE,
      Write_Dx_m1_npu0_Reshape0_RESHAPE_IN_SIZE,
    },
    { /* 228 : INDEX_DX_M1_NPU0_RESHAPE1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.RESHAPE1", 
      Read_Dx_m1_npu0_Reshape1,
      Write_Dx_m1_npu0_Reshape1,
    },
    { /* 229 : INDEX_DX_M1_NPU0_RESHAPE1_RESHAPE_ADDR_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc, DX_M1_NPU0_RESHAPE1_RESHAPE_ADDR_STRIDE_LEN, DX_M1_NPU0_RESHAPE1_RESHAPE_ADDR_STRIDE_MASK, DX_M1_NPU0_RESHAPE1_RESHAPE_ADDR_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE1.RESHAPE_ADDR_STRIDE", 
      Read_Dx_m1_npu0_Reshape1_RESHAPE_ADDR_STRIDE,
      Write_Dx_m1_npu0_Reshape1_RESHAPE_ADDR_STRIDE,
    },
    { /* 230 : INDEX_DX_M1_NPU0_RESHAPE1_RESHAPE_ITER */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc, DX_M1_NPU0_RESHAPE1_RESHAPE_ITER_LEN, DX_M1_NPU0_RESHAPE1_RESHAPE_ITER_MASK, DX_M1_NPU0_RESHAPE1_RESHAPE_ITER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE1.RESHAPE_ITER", 
      Read_Dx_m1_npu0_Reshape1_RESHAPE_ITER,
      Write_Dx_m1_npu0_Reshape1_RESHAPE_ITER,
    },
    { /* 231 : INDEX_DX_M1_NPU0_RESHAPE1_RESHAPE_LAST_WSIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc, DX_M1_NPU0_RESHAPE1_RESHAPE_LAST_WSIZE_LEN, DX_M1_NPU0_RESHAPE1_RESHAPE_LAST_WSIZE_MASK, DX_M1_NPU0_RESHAPE1_RESHAPE_LAST_WSIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE1.RESHAPE_LAST_WSIZE", 
      Read_Dx_m1_npu0_Reshape1_RESHAPE_LAST_WSIZE,
      Write_Dx_m1_npu0_Reshape1_RESHAPE_LAST_WSIZE,
    },
    { /* 232 : INDEX_DX_M1_NPU0_RESHAPE2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.RESHAPE2", 
      Read_Dx_m1_npu0_Reshape2,
      Write_Dx_m1_npu0_Reshape2,
    },
    { /* 233 : INDEX_DX_M1_NPU0_RESHAPE2_RESHAPE_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x10, DX_M1_NPU0_RESHAPE2_RESHAPE_READ_BASE_ADDR_LEN, DX_M1_NPU0_RESHAPE2_RESHAPE_READ_BASE_ADDR_MASK, DX_M1_NPU0_RESHAPE2_RESHAPE_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE2.RESHAPE_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Reshape2_RESHAPE_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Reshape2_RESHAPE_READ_BASE_ADDR,
    },
    { /* 234 : INDEX_DX_M1_NPU0_RESHAPE3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.RESHAPE3", 
      Read_Dx_m1_npu0_Reshape3,
      Write_Dx_m1_npu0_Reshape3,
    },
    { /* 235 : INDEX_DX_M1_NPU0_RESHAPE3_RESHAPE_WRITE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14, DX_M1_NPU0_RESHAPE3_RESHAPE_WRITE_BASE_ADDR_LEN, DX_M1_NPU0_RESHAPE3_RESHAPE_WRITE_BASE_ADDR_MASK, DX_M1_NPU0_RESHAPE3_RESHAPE_WRITE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE3.RESHAPE_WRITE_BASE_ADDR", 
      Read_Dx_m1_npu0_Reshape3_RESHAPE_WRITE_BASE_ADDR,
      Write_Dx_m1_npu0_Reshape3_RESHAPE_WRITE_BASE_ADDR,
    },
    { /* 236 : INDEX_DX_M1_NPU0_MISC */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.MISC", 
      Read_Dx_m1_npu0_Misc,
      Write_Dx_m1_npu0_Misc,
    },
    { /* 237 : INDEX_DX_M1_NPU0_MISC_TILE_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18, DX_M1_NPU0_MISC_TILE_NUM_LEN, DX_M1_NPU0_MISC_TILE_NUM_MASK, DX_M1_NPU0_MISC_TILE_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.MISC.TILE_NUM", 
      Read_Dx_m1_npu0_Misc_TILE_NUM,
      Write_Dx_m1_npu0_Misc_TILE_NUM,
    },
    { /* 238 : INDEX_DX_M1_NPU0_MISC_LAYER_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18, DX_M1_NPU0_MISC_LAYER_NUM_LEN, DX_M1_NPU0_MISC_LAYER_NUM_MASK, DX_M1_NPU0_MISC_LAYER_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.MISC.LAYER_NUM", 
      Read_Dx_m1_npu0_Misc_LAYER_NUM,
      Write_Dx_m1_npu0_Misc_LAYER_NUM,
    },
    { /* 239 : INDEX_DX_M1_NPU0_PSEUDO */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU0.PSEUDO", 
      Read_Dx_m1_npu0_Pseudo,
      Write_Dx_m1_npu0_Pseudo,
    },
    { /* 240 : INDEX_DX_M1_NPU0_PSEUDO_PSEUDO_CNT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c, DX_M1_NPU0_PSEUDO_PSEUDO_CNT_LEN, DX_M1_NPU0_PSEUDO_PSEUDO_CNT_MASK, DX_M1_NPU0_PSEUDO_PSEUDO_CNT_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PSEUDO.PSEUDO_CNT", 
      Read_Dx_m1_npu0_Pseudo_PSEUDO_CNT,
      Write_Dx_m1_npu0_Pseudo_PSEUDO_CNT,
    },
    { /* 241 : INDEX_DX_M1_NPU0_SFU_CTRL0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0", 
      Read_Dx_m1_npu0_Sfu_ctrl0,
      Write_Dx_m1_npu0_Sfu_ctrl0,
    },
    { /* 242 : INDEX_DX_M1_NPU0_SFU_CTRL0_PRE_ACT_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_PRE_ACT_MODE_LEN, DX_M1_NPU0_SFU_CTRL0_PRE_ACT_MODE_MASK, DX_M1_NPU0_SFU_CTRL0_PRE_ACT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.PRE_ACT_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl0_PRE_ACT_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl0_PRE_ACT_MODE,
    },
    { /* 243 : INDEX_DX_M1_NPU0_SFU_CTRL0_PRE_MULT_COEFF_SEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_PRE_MULT_COEFF_SEL_LEN, DX_M1_NPU0_SFU_CTRL0_PRE_MULT_COEFF_SEL_MASK, DX_M1_NPU0_SFU_CTRL0_PRE_MULT_COEFF_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.PRE_MULT_COEFF_SEL", 
      Read_Dx_m1_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL,
      Write_Dx_m1_npu0_Sfu_ctrl0_PRE_MULT_COEFF_SEL,
    },
    { /* 244 : INDEX_DX_M1_NPU0_SFU_CTRL0_ACT_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_ACT_MODE_LEN, DX_M1_NPU0_SFU_CTRL0_ACT_MODE_MASK, DX_M1_NPU0_SFU_CTRL0_ACT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.ACT_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl0_ACT_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl0_ACT_MODE,
    },
    { /* 245 : INDEX_DX_M1_NPU0_SFU_CTRL0_ACT_INOUT_CTRL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_ACT_INOUT_CTRL_LEN, DX_M1_NPU0_SFU_CTRL0_ACT_INOUT_CTRL_MASK, DX_M1_NPU0_SFU_CTRL0_ACT_INOUT_CTRL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.ACT_INOUT_CTRL", 
      Read_Dx_m1_npu0_Sfu_ctrl0_ACT_INOUT_CTRL,
      Write_Dx_m1_npu0_Sfu_ctrl0_ACT_INOUT_CTRL,
    },
    { /* 246 : INDEX_DX_M1_NPU0_SFU_CTRL0_POST_ACT_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_POST_ACT_MODE_LEN, DX_M1_NPU0_SFU_CTRL0_POST_ACT_MODE_MASK, DX_M1_NPU0_SFU_CTRL0_POST_ACT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.POST_ACT_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl0_POST_ACT_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl0_POST_ACT_MODE,
    },
    { /* 247 : INDEX_DX_M1_NPU0_SFU_CTRL0_PRE_ADD_COEFF_SEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_PRE_ADD_COEFF_SEL_LEN, DX_M1_NPU0_SFU_CTRL0_PRE_ADD_COEFF_SEL_MASK, DX_M1_NPU0_SFU_CTRL0_PRE_ADD_COEFF_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.PRE_ADD_COEFF_SEL", 
      Read_Dx_m1_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL,
      Write_Dx_m1_npu0_Sfu_ctrl0_PRE_ADD_COEFF_SEL,
    },
    { /* 248 : INDEX_DX_M1_NPU0_SFU_CTRL0_SE_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_SE_EN_LEN, DX_M1_NPU0_SFU_CTRL0_SE_EN_MASK, DX_M1_NPU0_SFU_CTRL0_SE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.SE_EN", 
      Read_Dx_m1_npu0_Sfu_ctrl0_SE_EN,
      Write_Dx_m1_npu0_Sfu_ctrl0_SE_EN,
    },
    { /* 249 : INDEX_DX_M1_NPU0_SFU_CTRL0_SE_WRITE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_SE_WRITE_LEN, DX_M1_NPU0_SFU_CTRL0_SE_WRITE_MASK, DX_M1_NPU0_SFU_CTRL0_SE_WRITE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.SE_WRITE", 
      Read_Dx_m1_npu0_Sfu_ctrl0_SE_WRITE,
      Write_Dx_m1_npu0_Sfu_ctrl0_SE_WRITE,
    },
    { /* 250 : INDEX_DX_M1_NPU0_SFU_CTRL0_ARG_MAX_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_ARG_MAX_MODE_LEN, DX_M1_NPU0_SFU_CTRL0_ARG_MAX_MODE_MASK, DX_M1_NPU0_SFU_CTRL0_ARG_MAX_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.ARG_MAX_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_MODE,
    },
    { /* 251 : INDEX_DX_M1_NPU0_SFU_CTRL0_ARG_CLASS_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_ARG_CLASS_NUM_LEN, DX_M1_NPU0_SFU_CTRL0_ARG_CLASS_NUM_MASK, DX_M1_NPU0_SFU_CTRL0_ARG_CLASS_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.ARG_CLASS_NUM", 
      Read_Dx_m1_npu0_Sfu_ctrl0_ARG_CLASS_NUM,
      Write_Dx_m1_npu0_Sfu_ctrl0_ARG_CLASS_NUM,
    },
    { /* 252 : INDEX_DX_M1_NPU0_SFU_CTRL0_ARG_MAX_OUT_FORMAT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, DX_M1_NPU0_SFU_CTRL0_ARG_MAX_OUT_FORMAT_LEN, DX_M1_NPU0_SFU_CTRL0_ARG_MAX_OUT_FORMAT_MASK, DX_M1_NPU0_SFU_CTRL0_ARG_MAX_OUT_FORMAT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0.ARG_MAX_OUT_FORMAT", 
      Read_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_OUT_FORMAT,
      Write_Dx_m1_npu0_Sfu_ctrl0_ARG_MAX_OUT_FORMAT,
    },
    { /* 253 : INDEX_DX_M1_NPU0_SFU_CTRL1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.SFU_CTRL1", 
      Read_Dx_m1_npu0_Sfu_ctrl1,
      Write_Dx_m1_npu0_Sfu_ctrl1,
    },
    { /* 254 : INDEX_DX_M1_NPU0_SFU_CTRL1_SFU_HALF_RUN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_SFU_HALF_RUN_MODE_LEN, DX_M1_NPU0_SFU_CTRL1_SFU_HALF_RUN_MODE_MASK, DX_M1_NPU0_SFU_CTRL1_SFU_HALF_RUN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.SFU_HALF_RUN_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl1_SFU_HALF_RUN_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl1_SFU_HALF_RUN_MODE,
    },
    { /* 255 : INDEX_DX_M1_NPU0_SFU_CTRL1_SKIP_ADD_SEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_SKIP_ADD_SEL_LEN, DX_M1_NPU0_SFU_CTRL1_SKIP_ADD_SEL_MASK, DX_M1_NPU0_SFU_CTRL1_SKIP_ADD_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.SKIP_ADD_SEL", 
      Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_ADD_SEL,
      Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_ADD_SEL,
    },
    { /* 256 : INDEX_DX_M1_NPU0_SFU_CTRL1_SKIP_MUL_SEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_SKIP_MUL_SEL_LEN, DX_M1_NPU0_SFU_CTRL1_SKIP_MUL_SEL_MASK, DX_M1_NPU0_SFU_CTRL1_SKIP_MUL_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.SKIP_MUL_SEL", 
      Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_MUL_SEL,
      Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_MUL_SEL,
    },
    { /* 257 : INDEX_DX_M1_NPU0_SFU_CTRL1_FLOAT2INT_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_FLOAT2INT_MODE_LEN, DX_M1_NPU0_SFU_CTRL1_FLOAT2INT_MODE_MASK, DX_M1_NPU0_SFU_CTRL1_FLOAT2INT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.FLOAT2INT_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl1_FLOAT2INT_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl1_FLOAT2INT_MODE,
    },
    { /* 258 : INDEX_DX_M1_NPU0_SFU_CTRL1_SKIP_IN_TYPE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_SKIP_IN_TYPE_LEN, DX_M1_NPU0_SFU_CTRL1_SKIP_IN_TYPE_MASK, DX_M1_NPU0_SFU_CTRL1_SKIP_IN_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.SKIP_IN_TYPE", 
      Read_Dx_m1_npu0_Sfu_ctrl1_SKIP_IN_TYPE,
      Write_Dx_m1_npu0_Sfu_ctrl1_SKIP_IN_TYPE,
    },
    { /* 259 : INDEX_DX_M1_NPU0_SFU_CTRL1_POOL_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_POOL_MODE_LEN, DX_M1_NPU0_SFU_CTRL1_POOL_MODE_MASK, DX_M1_NPU0_SFU_CTRL1_POOL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.POOL_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl1_POOL_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl1_POOL_MODE,
    },
    { /* 260 : INDEX_DX_M1_NPU0_SFU_CTRL1_RESHAPE_32BIT_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_RESHAPE_32BIT_MODE_LEN, DX_M1_NPU0_SFU_CTRL1_RESHAPE_32BIT_MODE_MASK, DX_M1_NPU0_SFU_CTRL1_RESHAPE_32BIT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL1.RESHAPE_32BIT_MODE", 
      Read_Dx_m1_npu0_Sfu_ctrl1_RESHAPE_32BIT_MODE,
      Write_Dx_m1_npu0_Sfu_ctrl1_RESHAPE_32BIT_MODE,
    },
    { /* 261 : INDEX_DX_M1_NPU0_SFU_CTRL1_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, DX_M1_NPU0_SFU_CTRL1_RESERVED0_LEN, DX_M1_NPU0_SFU_CTRL1_RESERVED0_MASK, DX_M1_NPU0_SFU_CTRL1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.SFU_CTRL1.RESERVED0", 
      Read_Dx_m1_npu0_Sfu_ctrl1_RESERVED0,
      Write_Dx_m1_npu0_Sfu_ctrl1_RESERVED0,
    },
    { /* 262 : INDEX_DX_M1_NPU0_SFU_POOL0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_POOL0", 
      Read_Dx_m1_npu0_Sfu_pool0,
      Write_Dx_m1_npu0_Sfu_pool0,
    },
    { /* 263 : INDEX_DX_M1_NPU0_SFU_POOL0_POOL_WINSIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28, DX_M1_NPU0_SFU_POOL0_POOL_WINSIZE_LEN, DX_M1_NPU0_SFU_POOL0_POOL_WINSIZE_MASK, DX_M1_NPU0_SFU_POOL0_POOL_WINSIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_POOL0.POOL_WINSIZE", 
      Read_Dx_m1_npu0_Sfu_pool0_POOL_WINSIZE,
      Write_Dx_m1_npu0_Sfu_pool0_POOL_WINSIZE,
    },
    { /* 264 : INDEX_DX_M1_NPU0_SFU_CLIP_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_CLIP_MAX", 
      Read_Dx_m1_npu0_Sfu_clip_max,
      Write_Dx_m1_npu0_Sfu_clip_max,
    },
    { /* 265 : INDEX_DX_M1_NPU0_SFU_CLIP_MAX_CLIP_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c, DX_M1_NPU0_SFU_CLIP_MAX_CLIP_MAX_LEN, DX_M1_NPU0_SFU_CLIP_MAX_CLIP_MAX_MASK, DX_M1_NPU0_SFU_CLIP_MAX_CLIP_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CLIP_MAX.CLIP_MAX", 
      Read_Dx_m1_npu0_Sfu_clip_max_CLIP_MAX,
      Write_Dx_m1_npu0_Sfu_clip_max_CLIP_MAX,
    },
    { /* 266 : INDEX_DX_M1_NPU0_SFU_CLIP_MIN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x30, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_CLIP_MIN", 
      Read_Dx_m1_npu0_Sfu_clip_min,
      Write_Dx_m1_npu0_Sfu_clip_min,
    },
    { /* 267 : INDEX_DX_M1_NPU0_SFU_CLIP_MIN_CLIP_MIN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x30, DX_M1_NPU0_SFU_CLIP_MIN_CLIP_MIN_LEN, DX_M1_NPU0_SFU_CLIP_MIN_CLIP_MIN_MASK, DX_M1_NPU0_SFU_CLIP_MIN_CLIP_MIN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CLIP_MIN.CLIP_MIN", 
      Read_Dx_m1_npu0_Sfu_clip_min_CLIP_MIN,
      Write_Dx_m1_npu0_Sfu_clip_min_CLIP_MIN,
    },
    { /* 268 : INDEX_DX_M1_NPU0_SFU_COEFF0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x34, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF0", 
      Read_Dx_m1_npu0_Sfu_coeff0,
      Write_Dx_m1_npu0_Sfu_coeff0,
    },
    { /* 269 : INDEX_DX_M1_NPU0_SFU_COEFF0_SKIP_ADD_COEFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x34, DX_M1_NPU0_SFU_COEFF0_SKIP_ADD_COEFF_LEN, DX_M1_NPU0_SFU_COEFF0_SKIP_ADD_COEFF_MASK, DX_M1_NPU0_SFU_COEFF0_SKIP_ADD_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF0.SKIP_ADD_COEFF", 
      Read_Dx_m1_npu0_Sfu_coeff0_SKIP_ADD_COEFF,
      Write_Dx_m1_npu0_Sfu_coeff0_SKIP_ADD_COEFF,
    },
    { /* 270 : INDEX_DX_M1_NPU0_SFU_COEFF1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x38, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF1", 
      Read_Dx_m1_npu0_Sfu_coeff1,
      Write_Dx_m1_npu0_Sfu_coeff1,
    },
    { /* 271 : INDEX_DX_M1_NPU0_SFU_COEFF1_PRE_ACT_MULT_COEFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x38, DX_M1_NPU0_SFU_COEFF1_PRE_ACT_MULT_COEFF_LEN, DX_M1_NPU0_SFU_COEFF1_PRE_ACT_MULT_COEFF_MASK, DX_M1_NPU0_SFU_COEFF1_PRE_ACT_MULT_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF1.PRE_ACT_MULT_COEFF", 
      Read_Dx_m1_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF,
      Write_Dx_m1_npu0_Sfu_coeff1_PRE_ACT_MULT_COEFF,
    },
    { /* 272 : INDEX_DX_M1_NPU0_SFU_COEFF2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x3c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF2", 
      Read_Dx_m1_npu0_Sfu_coeff2,
      Write_Dx_m1_npu0_Sfu_coeff2,
    },
    { /* 273 : INDEX_DX_M1_NPU0_SFU_COEFF2_PRE_ACT_ADD_COEFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x3c, DX_M1_NPU0_SFU_COEFF2_PRE_ACT_ADD_COEFF_LEN, DX_M1_NPU0_SFU_COEFF2_PRE_ACT_ADD_COEFF_MASK, DX_M1_NPU0_SFU_COEFF2_PRE_ACT_ADD_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF2.PRE_ACT_ADD_COEFF", 
      Read_Dx_m1_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF,
      Write_Dx_m1_npu0_Sfu_coeff2_PRE_ACT_ADD_COEFF,
    },
    { /* 274 : INDEX_DX_M1_NPU0_SFU_COEFF3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x40, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF3", 
      Read_Dx_m1_npu0_Sfu_coeff3,
      Write_Dx_m1_npu0_Sfu_coeff3,
    },
    { /* 275 : INDEX_DX_M1_NPU0_SFU_COEFF3_AVG_POOL_MULT_COEFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x40, DX_M1_NPU0_SFU_COEFF3_AVG_POOL_MULT_COEFF_LEN, DX_M1_NPU0_SFU_COEFF3_AVG_POOL_MULT_COEFF_MASK, DX_M1_NPU0_SFU_COEFF3_AVG_POOL_MULT_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF3.AVG_POOL_MULT_COEFF", 
      Read_Dx_m1_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF,
      Write_Dx_m1_npu0_Sfu_coeff3_AVG_POOL_MULT_COEFF,
    },
    { /* 276 : INDEX_DX_M1_NPU0_SFU_COEFF4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x44, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF4", 
      Read_Dx_m1_npu0_Sfu_coeff4,
      Write_Dx_m1_npu0_Sfu_coeff4,
    },
    { /* 277 : INDEX_DX_M1_NPU0_SFU_COEFF4_LMUL_ADD_COEFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x44, DX_M1_NPU0_SFU_COEFF4_LMUL_ADD_COEFF_LEN, DX_M1_NPU0_SFU_COEFF4_LMUL_ADD_COEFF_MASK, DX_M1_NPU0_SFU_COEFF4_LMUL_ADD_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF4.LMUL_ADD_COEFF", 
      Read_Dx_m1_npu0_Sfu_coeff4_LMUL_ADD_COEFF,
      Write_Dx_m1_npu0_Sfu_coeff4_LMUL_ADD_COEFF,
    },
    { /* 278 : INDEX_DX_M1_NPU0_SFU_COEFF5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x48, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF5", 
      Read_Dx_m1_npu0_Sfu_coeff5,
      Write_Dx_m1_npu0_Sfu_coeff5,
    },
    { /* 279 : INDEX_DX_M1_NPU0_SFU_COEFF5_ACT_OFFSET_VAL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x48, DX_M1_NPU0_SFU_COEFF5_ACT_OFFSET_VAL_LEN, DX_M1_NPU0_SFU_COEFF5_ACT_OFFSET_VAL_MASK, DX_M1_NPU0_SFU_COEFF5_ACT_OFFSET_VAL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF5.ACT_OFFSET_VAL", 
      Read_Dx_m1_npu0_Sfu_coeff5_ACT_OFFSET_VAL,
      Write_Dx_m1_npu0_Sfu_coeff5_ACT_OFFSET_VAL,
    },
    { /* 280 : INDEX_DX_M1_NPU0_SFU_COEFF6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF6", 
      Read_Dx_m1_npu0_Sfu_coeff6,
      Write_Dx_m1_npu0_Sfu_coeff6,
    },
    { /* 281 : INDEX_DX_M1_NPU0_SFU_COEFF6_SKIP_SCALE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4c, DX_M1_NPU0_SFU_COEFF6_SKIP_SCALE_LEN, DX_M1_NPU0_SFU_COEFF6_SKIP_SCALE_MASK, DX_M1_NPU0_SFU_COEFF6_SKIP_SCALE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF6.SKIP_SCALE", 
      Read_Dx_m1_npu0_Sfu_coeff6_SKIP_SCALE,
      Write_Dx_m1_npu0_Sfu_coeff6_SKIP_SCALE,
    },
    { /* 282 : INDEX_DX_M1_NPU0_SFU_COEFF7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x50, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF7", 
      Read_Dx_m1_npu0_Sfu_coeff7,
      Write_Dx_m1_npu0_Sfu_coeff7,
    },
    { /* 283 : INDEX_DX_M1_NPU0_SFU_COEFF7_LEAKY_RELU_SLOPE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x50, DX_M1_NPU0_SFU_COEFF7_LEAKY_RELU_SLOPE_LEN, DX_M1_NPU0_SFU_COEFF7_LEAKY_RELU_SLOPE_MASK, DX_M1_NPU0_SFU_COEFF7_LEAKY_RELU_SLOPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF7.LEAKY_RELU_SLOPE", 
      Read_Dx_m1_npu0_Sfu_coeff7_LEAKY_RELU_SLOPE,
      Write_Dx_m1_npu0_Sfu_coeff7_LEAKY_RELU_SLOPE,
    },
    { /* 284 : INDEX_DX_M1_NPU0_SFU_COEFF8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x54, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF8", 
      Read_Dx_m1_npu0_Sfu_coeff8,
      Write_Dx_m1_npu0_Sfu_coeff8,
    },
    { /* 285 : INDEX_DX_M1_NPU0_SFU_COEFF8_RELU6_CLIP_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x54, DX_M1_NPU0_SFU_COEFF8_RELU6_CLIP_MAX_LEN, DX_M1_NPU0_SFU_COEFF8_RELU6_CLIP_MAX_MASK, DX_M1_NPU0_SFU_COEFF8_RELU6_CLIP_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF8.RELU6_CLIP_MAX", 
      Read_Dx_m1_npu0_Sfu_coeff8_RELU6_CLIP_MAX,
      Write_Dx_m1_npu0_Sfu_coeff8_RELU6_CLIP_MAX,
    },
    { /* 286 : INDEX_DX_M1_NPU0_SFU_COEFF9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x58, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF9", 
      Read_Dx_m1_npu0_Sfu_coeff9,
      Write_Dx_m1_npu0_Sfu_coeff9,
    },
    { /* 287 : INDEX_DX_M1_NPU0_SFU_COEFF9_PAF_BOUNDARY0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x58, DX_M1_NPU0_SFU_COEFF9_PAF_BOUNDARY0_LEN, DX_M1_NPU0_SFU_COEFF9_PAF_BOUNDARY0_MASK, DX_M1_NPU0_SFU_COEFF9_PAF_BOUNDARY0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF9.PAF_BOUNDARY0", 
      Read_Dx_m1_npu0_Sfu_coeff9_PAF_BOUNDARY0,
      Write_Dx_m1_npu0_Sfu_coeff9_PAF_BOUNDARY0,
    },
    { /* 288 : INDEX_DX_M1_NPU0_SFU_COEFF10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x5c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF10", 
      Read_Dx_m1_npu0_Sfu_coeff10,
      Write_Dx_m1_npu0_Sfu_coeff10,
    },
    { /* 289 : INDEX_DX_M1_NPU0_SFU_COEFF10_PAF_BOUNDARY1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x5c, DX_M1_NPU0_SFU_COEFF10_PAF_BOUNDARY1_LEN, DX_M1_NPU0_SFU_COEFF10_PAF_BOUNDARY1_MASK, DX_M1_NPU0_SFU_COEFF10_PAF_BOUNDARY1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF10.PAF_BOUNDARY1", 
      Read_Dx_m1_npu0_Sfu_coeff10_PAF_BOUNDARY1,
      Write_Dx_m1_npu0_Sfu_coeff10_PAF_BOUNDARY1,
    },
    { /* 290 : INDEX_DX_M1_NPU0_SFU_COEFF11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x60, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF11", 
      Read_Dx_m1_npu0_Sfu_coeff11,
      Write_Dx_m1_npu0_Sfu_coeff11,
    },
    { /* 291 : INDEX_DX_M1_NPU0_SFU_COEFF11_PAF_BOUNDARY2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x60, DX_M1_NPU0_SFU_COEFF11_PAF_BOUNDARY2_LEN, DX_M1_NPU0_SFU_COEFF11_PAF_BOUNDARY2_MASK, DX_M1_NPU0_SFU_COEFF11_PAF_BOUNDARY2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF11.PAF_BOUNDARY2", 
      Read_Dx_m1_npu0_Sfu_coeff11_PAF_BOUNDARY2,
      Write_Dx_m1_npu0_Sfu_coeff11_PAF_BOUNDARY2,
    },
    { /* 292 : INDEX_DX_M1_NPU0_SFU_COEFF12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x64, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF12", 
      Read_Dx_m1_npu0_Sfu_coeff12,
      Write_Dx_m1_npu0_Sfu_coeff12,
    },
    { /* 293 : INDEX_DX_M1_NPU0_SFU_COEFF12_PAF_BOUNDARY3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x64, DX_M1_NPU0_SFU_COEFF12_PAF_BOUNDARY3_LEN, DX_M1_NPU0_SFU_COEFF12_PAF_BOUNDARY3_MASK, DX_M1_NPU0_SFU_COEFF12_PAF_BOUNDARY3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF12.PAF_BOUNDARY3", 
      Read_Dx_m1_npu0_Sfu_coeff12_PAF_BOUNDARY3,
      Write_Dx_m1_npu0_Sfu_coeff12_PAF_BOUNDARY3,
    },
    { /* 294 : INDEX_DX_M1_NPU0_SFU_COEFF13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x68, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF13", 
      Read_Dx_m1_npu0_Sfu_coeff13,
      Write_Dx_m1_npu0_Sfu_coeff13,
    },
    { /* 295 : INDEX_DX_M1_NPU0_SFU_COEFF13_PAF_BOUNDARY4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x68, DX_M1_NPU0_SFU_COEFF13_PAF_BOUNDARY4_LEN, DX_M1_NPU0_SFU_COEFF13_PAF_BOUNDARY4_MASK, DX_M1_NPU0_SFU_COEFF13_PAF_BOUNDARY4_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF13.PAF_BOUNDARY4", 
      Read_Dx_m1_npu0_Sfu_coeff13_PAF_BOUNDARY4,
      Write_Dx_m1_npu0_Sfu_coeff13_PAF_BOUNDARY4,
    },
    { /* 296 : INDEX_DX_M1_NPU0_SFU_COEFF14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x6c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF14", 
      Read_Dx_m1_npu0_Sfu_coeff14,
      Write_Dx_m1_npu0_Sfu_coeff14,
    },
    { /* 297 : INDEX_DX_M1_NPU0_SFU_COEFF14_PAF_BOUNDARY5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x6c, DX_M1_NPU0_SFU_COEFF14_PAF_BOUNDARY5_LEN, DX_M1_NPU0_SFU_COEFF14_PAF_BOUNDARY5_MASK, DX_M1_NPU0_SFU_COEFF14_PAF_BOUNDARY5_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF14.PAF_BOUNDARY5", 
      Read_Dx_m1_npu0_Sfu_coeff14_PAF_BOUNDARY5,
      Write_Dx_m1_npu0_Sfu_coeff14_PAF_BOUNDARY5,
    },
    { /* 298 : INDEX_DX_M1_NPU0_SFU_COEFF15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x70, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF15", 
      Read_Dx_m1_npu0_Sfu_coeff15,
      Write_Dx_m1_npu0_Sfu_coeff15,
    },
    { /* 299 : INDEX_DX_M1_NPU0_SFU_COEFF15_PAF_BOUNDARY6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x70, DX_M1_NPU0_SFU_COEFF15_PAF_BOUNDARY6_LEN, DX_M1_NPU0_SFU_COEFF15_PAF_BOUNDARY6_MASK, DX_M1_NPU0_SFU_COEFF15_PAF_BOUNDARY6_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF15.PAF_BOUNDARY6", 
      Read_Dx_m1_npu0_Sfu_coeff15_PAF_BOUNDARY6,
      Write_Dx_m1_npu0_Sfu_coeff15_PAF_BOUNDARY6,
    },
    { /* 300 : INDEX_DX_M1_NPU0_SFU_COEFF16 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x74, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF16", 
      Read_Dx_m1_npu0_Sfu_coeff16,
      Write_Dx_m1_npu0_Sfu_coeff16,
    },
    { /* 301 : INDEX_DX_M1_NPU0_SFU_COEFF16_PAF_BOUNDARY7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x74, DX_M1_NPU0_SFU_COEFF16_PAF_BOUNDARY7_LEN, DX_M1_NPU0_SFU_COEFF16_PAF_BOUNDARY7_MASK, DX_M1_NPU0_SFU_COEFF16_PAF_BOUNDARY7_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF16.PAF_BOUNDARY7", 
      Read_Dx_m1_npu0_Sfu_coeff16_PAF_BOUNDARY7,
      Write_Dx_m1_npu0_Sfu_coeff16_PAF_BOUNDARY7,
    },
    { /* 302 : INDEX_DX_M1_NPU0_SFU_COEFF17 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x78, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF17", 
      Read_Dx_m1_npu0_Sfu_coeff17,
      Write_Dx_m1_npu0_Sfu_coeff17,
    },
    { /* 303 : INDEX_DX_M1_NPU0_SFU_COEFF17_PAF_BOUNDARY8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x78, DX_M1_NPU0_SFU_COEFF17_PAF_BOUNDARY8_LEN, DX_M1_NPU0_SFU_COEFF17_PAF_BOUNDARY8_MASK, DX_M1_NPU0_SFU_COEFF17_PAF_BOUNDARY8_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF17.PAF_BOUNDARY8", 
      Read_Dx_m1_npu0_Sfu_coeff17_PAF_BOUNDARY8,
      Write_Dx_m1_npu0_Sfu_coeff17_PAF_BOUNDARY8,
    },
    { /* 304 : INDEX_DX_M1_NPU0_SFU_COEFF18 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x7c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF18", 
      Read_Dx_m1_npu0_Sfu_coeff18,
      Write_Dx_m1_npu0_Sfu_coeff18,
    },
    { /* 305 : INDEX_DX_M1_NPU0_SFU_COEFF18_PAF_BOUNDARY9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x7c, DX_M1_NPU0_SFU_COEFF18_PAF_BOUNDARY9_LEN, DX_M1_NPU0_SFU_COEFF18_PAF_BOUNDARY9_MASK, DX_M1_NPU0_SFU_COEFF18_PAF_BOUNDARY9_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF18.PAF_BOUNDARY9", 
      Read_Dx_m1_npu0_Sfu_coeff18_PAF_BOUNDARY9,
      Write_Dx_m1_npu0_Sfu_coeff18_PAF_BOUNDARY9,
    },
    { /* 306 : INDEX_DX_M1_NPU0_SFU_COEFF19 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x80, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF19", 
      Read_Dx_m1_npu0_Sfu_coeff19,
      Write_Dx_m1_npu0_Sfu_coeff19,
    },
    { /* 307 : INDEX_DX_M1_NPU0_SFU_COEFF19_PAF_BOUNDARY10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x80, DX_M1_NPU0_SFU_COEFF19_PAF_BOUNDARY10_LEN, DX_M1_NPU0_SFU_COEFF19_PAF_BOUNDARY10_MASK, DX_M1_NPU0_SFU_COEFF19_PAF_BOUNDARY10_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF19.PAF_BOUNDARY10", 
      Read_Dx_m1_npu0_Sfu_coeff19_PAF_BOUNDARY10,
      Write_Dx_m1_npu0_Sfu_coeff19_PAF_BOUNDARY10,
    },
    { /* 308 : INDEX_DX_M1_NPU0_SFU_COEFF20 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x84, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF20", 
      Read_Dx_m1_npu0_Sfu_coeff20,
      Write_Dx_m1_npu0_Sfu_coeff20,
    },
    { /* 309 : INDEX_DX_M1_NPU0_SFU_COEFF20_PAF_BOUNDARY11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x84, DX_M1_NPU0_SFU_COEFF20_PAF_BOUNDARY11_LEN, DX_M1_NPU0_SFU_COEFF20_PAF_BOUNDARY11_MASK, DX_M1_NPU0_SFU_COEFF20_PAF_BOUNDARY11_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF20.PAF_BOUNDARY11", 
      Read_Dx_m1_npu0_Sfu_coeff20_PAF_BOUNDARY11,
      Write_Dx_m1_npu0_Sfu_coeff20_PAF_BOUNDARY11,
    },
    { /* 310 : INDEX_DX_M1_NPU0_SFU_COEFF21 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x88, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF21", 
      Read_Dx_m1_npu0_Sfu_coeff21,
      Write_Dx_m1_npu0_Sfu_coeff21,
    },
    { /* 311 : INDEX_DX_M1_NPU0_SFU_COEFF21_PAF_BOUNDARY12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x88, DX_M1_NPU0_SFU_COEFF21_PAF_BOUNDARY12_LEN, DX_M1_NPU0_SFU_COEFF21_PAF_BOUNDARY12_MASK, DX_M1_NPU0_SFU_COEFF21_PAF_BOUNDARY12_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF21.PAF_BOUNDARY12", 
      Read_Dx_m1_npu0_Sfu_coeff21_PAF_BOUNDARY12,
      Write_Dx_m1_npu0_Sfu_coeff21_PAF_BOUNDARY12,
    },
    { /* 312 : INDEX_DX_M1_NPU0_SFU_COEFF22 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF22", 
      Read_Dx_m1_npu0_Sfu_coeff22,
      Write_Dx_m1_npu0_Sfu_coeff22,
    },
    { /* 313 : INDEX_DX_M1_NPU0_SFU_COEFF22_PAF_BOUNDARY13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8c, DX_M1_NPU0_SFU_COEFF22_PAF_BOUNDARY13_LEN, DX_M1_NPU0_SFU_COEFF22_PAF_BOUNDARY13_MASK, DX_M1_NPU0_SFU_COEFF22_PAF_BOUNDARY13_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF22.PAF_BOUNDARY13", 
      Read_Dx_m1_npu0_Sfu_coeff22_PAF_BOUNDARY13,
      Write_Dx_m1_npu0_Sfu_coeff22_PAF_BOUNDARY13,
    },
    { /* 314 : INDEX_DX_M1_NPU0_SFU_COEFF23 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x90, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF23", 
      Read_Dx_m1_npu0_Sfu_coeff23,
      Write_Dx_m1_npu0_Sfu_coeff23,
    },
    { /* 315 : INDEX_DX_M1_NPU0_SFU_COEFF23_PAF_BOUNDARY14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x90, DX_M1_NPU0_SFU_COEFF23_PAF_BOUNDARY14_LEN, DX_M1_NPU0_SFU_COEFF23_PAF_BOUNDARY14_MASK, DX_M1_NPU0_SFU_COEFF23_PAF_BOUNDARY14_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF23.PAF_BOUNDARY14", 
      Read_Dx_m1_npu0_Sfu_coeff23_PAF_BOUNDARY14,
      Write_Dx_m1_npu0_Sfu_coeff23_PAF_BOUNDARY14,
    },
    { /* 316 : INDEX_DX_M1_NPU0_SFU_COEFF24 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x94, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF24", 
      Read_Dx_m1_npu0_Sfu_coeff24,
      Write_Dx_m1_npu0_Sfu_coeff24,
    },
    { /* 317 : INDEX_DX_M1_NPU0_SFU_COEFF24_PAF_MULT_COEFF0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x94, DX_M1_NPU0_SFU_COEFF24_PAF_MULT_COEFF0_LEN, DX_M1_NPU0_SFU_COEFF24_PAF_MULT_COEFF0_MASK, DX_M1_NPU0_SFU_COEFF24_PAF_MULT_COEFF0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF24.PAF_MULT_COEFF0", 
      Read_Dx_m1_npu0_Sfu_coeff24_PAF_MULT_COEFF0,
      Write_Dx_m1_npu0_Sfu_coeff24_PAF_MULT_COEFF0,
    },
    { /* 318 : INDEX_DX_M1_NPU0_SFU_COEFF25 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x98, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF25", 
      Read_Dx_m1_npu0_Sfu_coeff25,
      Write_Dx_m1_npu0_Sfu_coeff25,
    },
    { /* 319 : INDEX_DX_M1_NPU0_SFU_COEFF25_PAF_MULT_COEFF1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x98, DX_M1_NPU0_SFU_COEFF25_PAF_MULT_COEFF1_LEN, DX_M1_NPU0_SFU_COEFF25_PAF_MULT_COEFF1_MASK, DX_M1_NPU0_SFU_COEFF25_PAF_MULT_COEFF1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF25.PAF_MULT_COEFF1", 
      Read_Dx_m1_npu0_Sfu_coeff25_PAF_MULT_COEFF1,
      Write_Dx_m1_npu0_Sfu_coeff25_PAF_MULT_COEFF1,
    },
    { /* 320 : INDEX_DX_M1_NPU0_SFU_COEFF26 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x9c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF26", 
      Read_Dx_m1_npu0_Sfu_coeff26,
      Write_Dx_m1_npu0_Sfu_coeff26,
    },
    { /* 321 : INDEX_DX_M1_NPU0_SFU_COEFF26_PAF_MULT_COEFF2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x9c, DX_M1_NPU0_SFU_COEFF26_PAF_MULT_COEFF2_LEN, DX_M1_NPU0_SFU_COEFF26_PAF_MULT_COEFF2_MASK, DX_M1_NPU0_SFU_COEFF26_PAF_MULT_COEFF2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF26.PAF_MULT_COEFF2", 
      Read_Dx_m1_npu0_Sfu_coeff26_PAF_MULT_COEFF2,
      Write_Dx_m1_npu0_Sfu_coeff26_PAF_MULT_COEFF2,
    },
    { /* 322 : INDEX_DX_M1_NPU0_SFU_COEFF27 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF27", 
      Read_Dx_m1_npu0_Sfu_coeff27,
      Write_Dx_m1_npu0_Sfu_coeff27,
    },
    { /* 323 : INDEX_DX_M1_NPU0_SFU_COEFF27_PAF_MULT_COEFF3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa0, DX_M1_NPU0_SFU_COEFF27_PAF_MULT_COEFF3_LEN, DX_M1_NPU0_SFU_COEFF27_PAF_MULT_COEFF3_MASK, DX_M1_NPU0_SFU_COEFF27_PAF_MULT_COEFF3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF27.PAF_MULT_COEFF3", 
      Read_Dx_m1_npu0_Sfu_coeff27_PAF_MULT_COEFF3,
      Write_Dx_m1_npu0_Sfu_coeff27_PAF_MULT_COEFF3,
    },
    { /* 324 : INDEX_DX_M1_NPU0_SFU_COEFF28 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF28", 
      Read_Dx_m1_npu0_Sfu_coeff28,
      Write_Dx_m1_npu0_Sfu_coeff28,
    },
    { /* 325 : INDEX_DX_M1_NPU0_SFU_COEFF28_PAF_MULT_COEFF4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa4, DX_M1_NPU0_SFU_COEFF28_PAF_MULT_COEFF4_LEN, DX_M1_NPU0_SFU_COEFF28_PAF_MULT_COEFF4_MASK, DX_M1_NPU0_SFU_COEFF28_PAF_MULT_COEFF4_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF28.PAF_MULT_COEFF4", 
      Read_Dx_m1_npu0_Sfu_coeff28_PAF_MULT_COEFF4,
      Write_Dx_m1_npu0_Sfu_coeff28_PAF_MULT_COEFF4,
    },
    { /* 326 : INDEX_DX_M1_NPU0_SFU_COEFF29 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF29", 
      Read_Dx_m1_npu0_Sfu_coeff29,
      Write_Dx_m1_npu0_Sfu_coeff29,
    },
    { /* 327 : INDEX_DX_M1_NPU0_SFU_COEFF29_PAF_MULT_COEFF5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa8, DX_M1_NPU0_SFU_COEFF29_PAF_MULT_COEFF5_LEN, DX_M1_NPU0_SFU_COEFF29_PAF_MULT_COEFF5_MASK, DX_M1_NPU0_SFU_COEFF29_PAF_MULT_COEFF5_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF29.PAF_MULT_COEFF5", 
      Read_Dx_m1_npu0_Sfu_coeff29_PAF_MULT_COEFF5,
      Write_Dx_m1_npu0_Sfu_coeff29_PAF_MULT_COEFF5,
    },
    { /* 328 : INDEX_DX_M1_NPU0_SFU_COEFF30 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xac, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF30", 
      Read_Dx_m1_npu0_Sfu_coeff30,
      Write_Dx_m1_npu0_Sfu_coeff30,
    },
    { /* 329 : INDEX_DX_M1_NPU0_SFU_COEFF30_PAF_MULT_COEFF6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xac, DX_M1_NPU0_SFU_COEFF30_PAF_MULT_COEFF6_LEN, DX_M1_NPU0_SFU_COEFF30_PAF_MULT_COEFF6_MASK, DX_M1_NPU0_SFU_COEFF30_PAF_MULT_COEFF6_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF30.PAF_MULT_COEFF6", 
      Read_Dx_m1_npu0_Sfu_coeff30_PAF_MULT_COEFF6,
      Write_Dx_m1_npu0_Sfu_coeff30_PAF_MULT_COEFF6,
    },
    { /* 330 : INDEX_DX_M1_NPU0_SFU_COEFF31 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF31", 
      Read_Dx_m1_npu0_Sfu_coeff31,
      Write_Dx_m1_npu0_Sfu_coeff31,
    },
    { /* 331 : INDEX_DX_M1_NPU0_SFU_COEFF31_PAF_MULT_COEFF7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb0, DX_M1_NPU0_SFU_COEFF31_PAF_MULT_COEFF7_LEN, DX_M1_NPU0_SFU_COEFF31_PAF_MULT_COEFF7_MASK, DX_M1_NPU0_SFU_COEFF31_PAF_MULT_COEFF7_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF31.PAF_MULT_COEFF7", 
      Read_Dx_m1_npu0_Sfu_coeff31_PAF_MULT_COEFF7,
      Write_Dx_m1_npu0_Sfu_coeff31_PAF_MULT_COEFF7,
    },
    { /* 332 : INDEX_DX_M1_NPU0_SFU_COEFF32 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF32", 
      Read_Dx_m1_npu0_Sfu_coeff32,
      Write_Dx_m1_npu0_Sfu_coeff32,
    },
    { /* 333 : INDEX_DX_M1_NPU0_SFU_COEFF32_PAF_MULT_COEFF8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb4, DX_M1_NPU0_SFU_COEFF32_PAF_MULT_COEFF8_LEN, DX_M1_NPU0_SFU_COEFF32_PAF_MULT_COEFF8_MASK, DX_M1_NPU0_SFU_COEFF32_PAF_MULT_COEFF8_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF32.PAF_MULT_COEFF8", 
      Read_Dx_m1_npu0_Sfu_coeff32_PAF_MULT_COEFF8,
      Write_Dx_m1_npu0_Sfu_coeff32_PAF_MULT_COEFF8,
    },
    { /* 334 : INDEX_DX_M1_NPU0_SFU_COEFF33 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF33", 
      Read_Dx_m1_npu0_Sfu_coeff33,
      Write_Dx_m1_npu0_Sfu_coeff33,
    },
    { /* 335 : INDEX_DX_M1_NPU0_SFU_COEFF33_PAF_MULT_COEFF9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb8, DX_M1_NPU0_SFU_COEFF33_PAF_MULT_COEFF9_LEN, DX_M1_NPU0_SFU_COEFF33_PAF_MULT_COEFF9_MASK, DX_M1_NPU0_SFU_COEFF33_PAF_MULT_COEFF9_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF33.PAF_MULT_COEFF9", 
      Read_Dx_m1_npu0_Sfu_coeff33_PAF_MULT_COEFF9,
      Write_Dx_m1_npu0_Sfu_coeff33_PAF_MULT_COEFF9,
    },
    { /* 336 : INDEX_DX_M1_NPU0_SFU_COEFF34 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xbc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF34", 
      Read_Dx_m1_npu0_Sfu_coeff34,
      Write_Dx_m1_npu0_Sfu_coeff34,
    },
    { /* 337 : INDEX_DX_M1_NPU0_SFU_COEFF34_PAF_MULT_COEFF10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xbc, DX_M1_NPU0_SFU_COEFF34_PAF_MULT_COEFF10_LEN, DX_M1_NPU0_SFU_COEFF34_PAF_MULT_COEFF10_MASK, DX_M1_NPU0_SFU_COEFF34_PAF_MULT_COEFF10_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF34.PAF_MULT_COEFF10", 
      Read_Dx_m1_npu0_Sfu_coeff34_PAF_MULT_COEFF10,
      Write_Dx_m1_npu0_Sfu_coeff34_PAF_MULT_COEFF10,
    },
    { /* 338 : INDEX_DX_M1_NPU0_SFU_COEFF35 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF35", 
      Read_Dx_m1_npu0_Sfu_coeff35,
      Write_Dx_m1_npu0_Sfu_coeff35,
    },
    { /* 339 : INDEX_DX_M1_NPU0_SFU_COEFF35_PAF_MULT_COEFF11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc0, DX_M1_NPU0_SFU_COEFF35_PAF_MULT_COEFF11_LEN, DX_M1_NPU0_SFU_COEFF35_PAF_MULT_COEFF11_MASK, DX_M1_NPU0_SFU_COEFF35_PAF_MULT_COEFF11_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF35.PAF_MULT_COEFF11", 
      Read_Dx_m1_npu0_Sfu_coeff35_PAF_MULT_COEFF11,
      Write_Dx_m1_npu0_Sfu_coeff35_PAF_MULT_COEFF11,
    },
    { /* 340 : INDEX_DX_M1_NPU0_SFU_COEFF36 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF36", 
      Read_Dx_m1_npu0_Sfu_coeff36,
      Write_Dx_m1_npu0_Sfu_coeff36,
    },
    { /* 341 : INDEX_DX_M1_NPU0_SFU_COEFF36_PAF_MULT_COEFF12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc4, DX_M1_NPU0_SFU_COEFF36_PAF_MULT_COEFF12_LEN, DX_M1_NPU0_SFU_COEFF36_PAF_MULT_COEFF12_MASK, DX_M1_NPU0_SFU_COEFF36_PAF_MULT_COEFF12_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF36.PAF_MULT_COEFF12", 
      Read_Dx_m1_npu0_Sfu_coeff36_PAF_MULT_COEFF12,
      Write_Dx_m1_npu0_Sfu_coeff36_PAF_MULT_COEFF12,
    },
    { /* 342 : INDEX_DX_M1_NPU0_SFU_COEFF37 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF37", 
      Read_Dx_m1_npu0_Sfu_coeff37,
      Write_Dx_m1_npu0_Sfu_coeff37,
    },
    { /* 343 : INDEX_DX_M1_NPU0_SFU_COEFF37_PAF_MULT_COEFF13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc8, DX_M1_NPU0_SFU_COEFF37_PAF_MULT_COEFF13_LEN, DX_M1_NPU0_SFU_COEFF37_PAF_MULT_COEFF13_MASK, DX_M1_NPU0_SFU_COEFF37_PAF_MULT_COEFF13_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF37.PAF_MULT_COEFF13", 
      Read_Dx_m1_npu0_Sfu_coeff37_PAF_MULT_COEFF13,
      Write_Dx_m1_npu0_Sfu_coeff37_PAF_MULT_COEFF13,
    },
    { /* 344 : INDEX_DX_M1_NPU0_SFU_COEFF38 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xcc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF38", 
      Read_Dx_m1_npu0_Sfu_coeff38,
      Write_Dx_m1_npu0_Sfu_coeff38,
    },
    { /* 345 : INDEX_DX_M1_NPU0_SFU_COEFF38_PAF_MULT_COEFF14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xcc, DX_M1_NPU0_SFU_COEFF38_PAF_MULT_COEFF14_LEN, DX_M1_NPU0_SFU_COEFF38_PAF_MULT_COEFF14_MASK, DX_M1_NPU0_SFU_COEFF38_PAF_MULT_COEFF14_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF38.PAF_MULT_COEFF14", 
      Read_Dx_m1_npu0_Sfu_coeff38_PAF_MULT_COEFF14,
      Write_Dx_m1_npu0_Sfu_coeff38_PAF_MULT_COEFF14,
    },
    { /* 346 : INDEX_DX_M1_NPU0_SFU_COEFF39 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF39", 
      Read_Dx_m1_npu0_Sfu_coeff39,
      Write_Dx_m1_npu0_Sfu_coeff39,
    },
    { /* 347 : INDEX_DX_M1_NPU0_SFU_COEFF39_PAF_MULT_COEFF15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd0, DX_M1_NPU0_SFU_COEFF39_PAF_MULT_COEFF15_LEN, DX_M1_NPU0_SFU_COEFF39_PAF_MULT_COEFF15_MASK, DX_M1_NPU0_SFU_COEFF39_PAF_MULT_COEFF15_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF39.PAF_MULT_COEFF15", 
      Read_Dx_m1_npu0_Sfu_coeff39_PAF_MULT_COEFF15,
      Write_Dx_m1_npu0_Sfu_coeff39_PAF_MULT_COEFF15,
    },
    { /* 348 : INDEX_DX_M1_NPU0_SFU_COEFF40 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF40", 
      Read_Dx_m1_npu0_Sfu_coeff40,
      Write_Dx_m1_npu0_Sfu_coeff40,
    },
    { /* 349 : INDEX_DX_M1_NPU0_SFU_COEFF40_PAF_ADD_COEFF0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd4, DX_M1_NPU0_SFU_COEFF40_PAF_ADD_COEFF0_LEN, DX_M1_NPU0_SFU_COEFF40_PAF_ADD_COEFF0_MASK, DX_M1_NPU0_SFU_COEFF40_PAF_ADD_COEFF0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF40.PAF_ADD_COEFF0", 
      Read_Dx_m1_npu0_Sfu_coeff40_PAF_ADD_COEFF0,
      Write_Dx_m1_npu0_Sfu_coeff40_PAF_ADD_COEFF0,
    },
    { /* 350 : INDEX_DX_M1_NPU0_SFU_COEFF41 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF41", 
      Read_Dx_m1_npu0_Sfu_coeff41,
      Write_Dx_m1_npu0_Sfu_coeff41,
    },
    { /* 351 : INDEX_DX_M1_NPU0_SFU_COEFF41_PAF_ADD_COEFF1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd8, DX_M1_NPU0_SFU_COEFF41_PAF_ADD_COEFF1_LEN, DX_M1_NPU0_SFU_COEFF41_PAF_ADD_COEFF1_MASK, DX_M1_NPU0_SFU_COEFF41_PAF_ADD_COEFF1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF41.PAF_ADD_COEFF1", 
      Read_Dx_m1_npu0_Sfu_coeff41_PAF_ADD_COEFF1,
      Write_Dx_m1_npu0_Sfu_coeff41_PAF_ADD_COEFF1,
    },
    { /* 352 : INDEX_DX_M1_NPU0_SFU_COEFF42 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xdc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF42", 
      Read_Dx_m1_npu0_Sfu_coeff42,
      Write_Dx_m1_npu0_Sfu_coeff42,
    },
    { /* 353 : INDEX_DX_M1_NPU0_SFU_COEFF42_PAF_ADD_COEFF2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xdc, DX_M1_NPU0_SFU_COEFF42_PAF_ADD_COEFF2_LEN, DX_M1_NPU0_SFU_COEFF42_PAF_ADD_COEFF2_MASK, DX_M1_NPU0_SFU_COEFF42_PAF_ADD_COEFF2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF42.PAF_ADD_COEFF2", 
      Read_Dx_m1_npu0_Sfu_coeff42_PAF_ADD_COEFF2,
      Write_Dx_m1_npu0_Sfu_coeff42_PAF_ADD_COEFF2,
    },
    { /* 354 : INDEX_DX_M1_NPU0_SFU_COEFF43 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF43", 
      Read_Dx_m1_npu0_Sfu_coeff43,
      Write_Dx_m1_npu0_Sfu_coeff43,
    },
    { /* 355 : INDEX_DX_M1_NPU0_SFU_COEFF43_PAF_ADD_COEFF3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe0, DX_M1_NPU0_SFU_COEFF43_PAF_ADD_COEFF3_LEN, DX_M1_NPU0_SFU_COEFF43_PAF_ADD_COEFF3_MASK, DX_M1_NPU0_SFU_COEFF43_PAF_ADD_COEFF3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF43.PAF_ADD_COEFF3", 
      Read_Dx_m1_npu0_Sfu_coeff43_PAF_ADD_COEFF3,
      Write_Dx_m1_npu0_Sfu_coeff43_PAF_ADD_COEFF3,
    },
    { /* 356 : INDEX_DX_M1_NPU0_SFU_COEFF44 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF44", 
      Read_Dx_m1_npu0_Sfu_coeff44,
      Write_Dx_m1_npu0_Sfu_coeff44,
    },
    { /* 357 : INDEX_DX_M1_NPU0_SFU_COEFF44_PAF_ADD_COEFF4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe4, DX_M1_NPU0_SFU_COEFF44_PAF_ADD_COEFF4_LEN, DX_M1_NPU0_SFU_COEFF44_PAF_ADD_COEFF4_MASK, DX_M1_NPU0_SFU_COEFF44_PAF_ADD_COEFF4_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF44.PAF_ADD_COEFF4", 
      Read_Dx_m1_npu0_Sfu_coeff44_PAF_ADD_COEFF4,
      Write_Dx_m1_npu0_Sfu_coeff44_PAF_ADD_COEFF4,
    },
    { /* 358 : INDEX_DX_M1_NPU0_SFU_COEFF45 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF45", 
      Read_Dx_m1_npu0_Sfu_coeff45,
      Write_Dx_m1_npu0_Sfu_coeff45,
    },
    { /* 359 : INDEX_DX_M1_NPU0_SFU_COEFF45_PAF_ADD_COEFF5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe8, DX_M1_NPU0_SFU_COEFF45_PAF_ADD_COEFF5_LEN, DX_M1_NPU0_SFU_COEFF45_PAF_ADD_COEFF5_MASK, DX_M1_NPU0_SFU_COEFF45_PAF_ADD_COEFF5_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF45.PAF_ADD_COEFF5", 
      Read_Dx_m1_npu0_Sfu_coeff45_PAF_ADD_COEFF5,
      Write_Dx_m1_npu0_Sfu_coeff45_PAF_ADD_COEFF5,
    },
    { /* 360 : INDEX_DX_M1_NPU0_SFU_COEFF46 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xec, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF46", 
      Read_Dx_m1_npu0_Sfu_coeff46,
      Write_Dx_m1_npu0_Sfu_coeff46,
    },
    { /* 361 : INDEX_DX_M1_NPU0_SFU_COEFF46_PAF_ADD_COEFF6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xec, DX_M1_NPU0_SFU_COEFF46_PAF_ADD_COEFF6_LEN, DX_M1_NPU0_SFU_COEFF46_PAF_ADD_COEFF6_MASK, DX_M1_NPU0_SFU_COEFF46_PAF_ADD_COEFF6_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF46.PAF_ADD_COEFF6", 
      Read_Dx_m1_npu0_Sfu_coeff46_PAF_ADD_COEFF6,
      Write_Dx_m1_npu0_Sfu_coeff46_PAF_ADD_COEFF6,
    },
    { /* 362 : INDEX_DX_M1_NPU0_SFU_COEFF47 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF47", 
      Read_Dx_m1_npu0_Sfu_coeff47,
      Write_Dx_m1_npu0_Sfu_coeff47,
    },
    { /* 363 : INDEX_DX_M1_NPU0_SFU_COEFF47_PAF_ADD_COEFF7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf0, DX_M1_NPU0_SFU_COEFF47_PAF_ADD_COEFF7_LEN, DX_M1_NPU0_SFU_COEFF47_PAF_ADD_COEFF7_MASK, DX_M1_NPU0_SFU_COEFF47_PAF_ADD_COEFF7_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF47.PAF_ADD_COEFF7", 
      Read_Dx_m1_npu0_Sfu_coeff47_PAF_ADD_COEFF7,
      Write_Dx_m1_npu0_Sfu_coeff47_PAF_ADD_COEFF7,
    },
    { /* 364 : INDEX_DX_M1_NPU0_SFU_COEFF48 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF48", 
      Read_Dx_m1_npu0_Sfu_coeff48,
      Write_Dx_m1_npu0_Sfu_coeff48,
    },
    { /* 365 : INDEX_DX_M1_NPU0_SFU_COEFF48_PAF_ADD_COEFF8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf4, DX_M1_NPU0_SFU_COEFF48_PAF_ADD_COEFF8_LEN, DX_M1_NPU0_SFU_COEFF48_PAF_ADD_COEFF8_MASK, DX_M1_NPU0_SFU_COEFF48_PAF_ADD_COEFF8_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF48.PAF_ADD_COEFF8", 
      Read_Dx_m1_npu0_Sfu_coeff48_PAF_ADD_COEFF8,
      Write_Dx_m1_npu0_Sfu_coeff48_PAF_ADD_COEFF8,
    },
    { /* 366 : INDEX_DX_M1_NPU0_SFU_COEFF49 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF49", 
      Read_Dx_m1_npu0_Sfu_coeff49,
      Write_Dx_m1_npu0_Sfu_coeff49,
    },
    { /* 367 : INDEX_DX_M1_NPU0_SFU_COEFF49_PAF_ADD_COEFF9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf8, DX_M1_NPU0_SFU_COEFF49_PAF_ADD_COEFF9_LEN, DX_M1_NPU0_SFU_COEFF49_PAF_ADD_COEFF9_MASK, DX_M1_NPU0_SFU_COEFF49_PAF_ADD_COEFF9_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF49.PAF_ADD_COEFF9", 
      Read_Dx_m1_npu0_Sfu_coeff49_PAF_ADD_COEFF9,
      Write_Dx_m1_npu0_Sfu_coeff49_PAF_ADD_COEFF9,
    },
    { /* 368 : INDEX_DX_M1_NPU0_SFU_COEFF50 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xfc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF50", 
      Read_Dx_m1_npu0_Sfu_coeff50,
      Write_Dx_m1_npu0_Sfu_coeff50,
    },
    { /* 369 : INDEX_DX_M1_NPU0_SFU_COEFF50_PAF_ADD_COEFF10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xfc, DX_M1_NPU0_SFU_COEFF50_PAF_ADD_COEFF10_LEN, DX_M1_NPU0_SFU_COEFF50_PAF_ADD_COEFF10_MASK, DX_M1_NPU0_SFU_COEFF50_PAF_ADD_COEFF10_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF50.PAF_ADD_COEFF10", 
      Read_Dx_m1_npu0_Sfu_coeff50_PAF_ADD_COEFF10,
      Write_Dx_m1_npu0_Sfu_coeff50_PAF_ADD_COEFF10,
    },
    { /* 370 : INDEX_DX_M1_NPU0_SFU_COEFF51 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x100, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF51", 
      Read_Dx_m1_npu0_Sfu_coeff51,
      Write_Dx_m1_npu0_Sfu_coeff51,
    },
    { /* 371 : INDEX_DX_M1_NPU0_SFU_COEFF51_PAF_ADD_COEFF11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x100, DX_M1_NPU0_SFU_COEFF51_PAF_ADD_COEFF11_LEN, DX_M1_NPU0_SFU_COEFF51_PAF_ADD_COEFF11_MASK, DX_M1_NPU0_SFU_COEFF51_PAF_ADD_COEFF11_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF51.PAF_ADD_COEFF11", 
      Read_Dx_m1_npu0_Sfu_coeff51_PAF_ADD_COEFF11,
      Write_Dx_m1_npu0_Sfu_coeff51_PAF_ADD_COEFF11,
    },
    { /* 372 : INDEX_DX_M1_NPU0_SFU_COEFF52 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x104, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF52", 
      Read_Dx_m1_npu0_Sfu_coeff52,
      Write_Dx_m1_npu0_Sfu_coeff52,
    },
    { /* 373 : INDEX_DX_M1_NPU0_SFU_COEFF52_PAF_ADD_COEFF12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x104, DX_M1_NPU0_SFU_COEFF52_PAF_ADD_COEFF12_LEN, DX_M1_NPU0_SFU_COEFF52_PAF_ADD_COEFF12_MASK, DX_M1_NPU0_SFU_COEFF52_PAF_ADD_COEFF12_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF52.PAF_ADD_COEFF12", 
      Read_Dx_m1_npu0_Sfu_coeff52_PAF_ADD_COEFF12,
      Write_Dx_m1_npu0_Sfu_coeff52_PAF_ADD_COEFF12,
    },
    { /* 374 : INDEX_DX_M1_NPU0_SFU_COEFF53 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x108, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF53", 
      Read_Dx_m1_npu0_Sfu_coeff53,
      Write_Dx_m1_npu0_Sfu_coeff53,
    },
    { /* 375 : INDEX_DX_M1_NPU0_SFU_COEFF53_PAF_ADD_COEFF13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x108, DX_M1_NPU0_SFU_COEFF53_PAF_ADD_COEFF13_LEN, DX_M1_NPU0_SFU_COEFF53_PAF_ADD_COEFF13_MASK, DX_M1_NPU0_SFU_COEFF53_PAF_ADD_COEFF13_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF53.PAF_ADD_COEFF13", 
      Read_Dx_m1_npu0_Sfu_coeff53_PAF_ADD_COEFF13,
      Write_Dx_m1_npu0_Sfu_coeff53_PAF_ADD_COEFF13,
    },
    { /* 376 : INDEX_DX_M1_NPU0_SFU_COEFF54 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x10c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF54", 
      Read_Dx_m1_npu0_Sfu_coeff54,
      Write_Dx_m1_npu0_Sfu_coeff54,
    },
    { /* 377 : INDEX_DX_M1_NPU0_SFU_COEFF54_PAF_ADD_COEFF14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x10c, DX_M1_NPU0_SFU_COEFF54_PAF_ADD_COEFF14_LEN, DX_M1_NPU0_SFU_COEFF54_PAF_ADD_COEFF14_MASK, DX_M1_NPU0_SFU_COEFF54_PAF_ADD_COEFF14_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF54.PAF_ADD_COEFF14", 
      Read_Dx_m1_npu0_Sfu_coeff54_PAF_ADD_COEFF14,
      Write_Dx_m1_npu0_Sfu_coeff54_PAF_ADD_COEFF14,
    },
    { /* 378 : INDEX_DX_M1_NPU0_SFU_COEFF55 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x110, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF55", 
      Read_Dx_m1_npu0_Sfu_coeff55,
      Write_Dx_m1_npu0_Sfu_coeff55,
    },
    { /* 379 : INDEX_DX_M1_NPU0_SFU_COEFF55_PAF_ADD_COEFF15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x110, DX_M1_NPU0_SFU_COEFF55_PAF_ADD_COEFF15_LEN, DX_M1_NPU0_SFU_COEFF55_PAF_ADD_COEFF15_MASK, DX_M1_NPU0_SFU_COEFF55_PAF_ADD_COEFF15_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF55.PAF_ADD_COEFF15", 
      Read_Dx_m1_npu0_Sfu_coeff55_PAF_ADD_COEFF15,
      Write_Dx_m1_npu0_Sfu_coeff55_PAF_ADD_COEFF15,
    },
    { /* 380 : INDEX_DX_M1_NPU0_PE0_IP0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU0.PE0_IP0", 
      Read_Dx_m1_npu0_Pe0_ip0,
      Write_Dx_m1_npu0_Pe0_ip0,
    },
    { /* 381 : INDEX_DX_M1_NPU0_PE0_IP0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, DX_M1_NPU0_PE0_IP0_RESERVED0_LEN, DX_M1_NPU0_PE0_IP0_RESERVED0_MASK, DX_M1_NPU0_PE0_IP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_IP0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_ip0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_ip0_RESERVED0,
    },
    { /* 382 : INDEX_DX_M1_NPU0_PE0_IP0_PE0_FMT_CH_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, DX_M1_NPU0_PE0_IP0_PE0_FMT_CH_MODE_LEN, DX_M1_NPU0_PE0_IP0_PE0_FMT_CH_MODE_MASK, DX_M1_NPU0_PE0_IP0_PE0_FMT_CH_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP0.PE0_FMT_CH_MODE", 
      Read_Dx_m1_npu0_Pe0_ip0_PE0_FMT_CH_MODE,
      Write_Dx_m1_npu0_Pe0_ip0_PE0_FMT_CH_MODE,
    },
    { /* 383 : INDEX_DX_M1_NPU0_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, DX_M1_NPU0_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM_LEN, DX_M1_NPU0_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM_MASK, DX_M1_NPU0_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM", 
      Read_Dx_m1_npu0_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM,
      Write_Dx_m1_npu0_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM,
    },
    { /* 384 : INDEX_DX_M1_NPU0_PE0_IP0_PE0_FMT_ENABLE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, DX_M1_NPU0_PE0_IP0_PE0_FMT_ENABLE_LEN, DX_M1_NPU0_PE0_IP0_PE0_FMT_ENABLE_MASK, DX_M1_NPU0_PE0_IP0_PE0_FMT_ENABLE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP0.PE0_FMT_ENABLE", 
      Read_Dx_m1_npu0_Pe0_ip0_PE0_FMT_ENABLE,
      Write_Dx_m1_npu0_Pe0_ip0_PE0_FMT_ENABLE,
    },
    { /* 385 : INDEX_DX_M1_NPU0_PE0_IP0_PE0_IMG2COL_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, DX_M1_NPU0_PE0_IP0_PE0_IMG2COL_EN_LEN, DX_M1_NPU0_PE0_IP0_PE0_IMG2COL_EN_MASK, DX_M1_NPU0_PE0_IP0_PE0_IMG2COL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP0.PE0_IMG2COL_EN", 
      Read_Dx_m1_npu0_Pe0_ip0_PE0_IMG2COL_EN,
      Write_Dx_m1_npu0_Pe0_ip0_PE0_IMG2COL_EN,
    },
    { /* 386 : INDEX_DX_M1_NPU0_PE0_IP1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x118, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_IP1", 
      Read_Dx_m1_npu0_Pe0_ip1,
      Write_Dx_m1_npu0_Pe0_ip1,
    },
    { /* 387 : INDEX_DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x118, DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_LEN, DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_MASK, DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0", 
      Read_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
      Write_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
    },
    { /* 388 : INDEX_DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x118, DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX_LEN, DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX_MASK, DX_M1_NPU0_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX", 
      Read_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX,
      Write_Dx_m1_npu0_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX,
    },
    { /* 389 : INDEX_DX_M1_NPU0_PE0_IP2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x11c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_IP2", 
      Read_Dx_m1_npu0_Pe0_ip2,
      Write_Dx_m1_npu0_Pe0_ip2,
    },
    { /* 390 : INDEX_DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x11c, DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_LEN, DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_MASK, DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2", 
      Read_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
      Write_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
    },
    { /* 391 : INDEX_DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x11c, DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_LEN, DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_MASK, DX_M1_NPU0_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1", 
      Read_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
      Write_Dx_m1_npu0_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
    },
    { /* 392 : INDEX_DX_M1_NPU0_PE0_IP3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x120, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_IP3", 
      Read_Dx_m1_npu0_Pe0_ip3,
      Write_Dx_m1_npu0_Pe0_ip3,
    },
    { /* 393 : INDEX_DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_LINE_OPT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x120, DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_LINE_OPT_LEN, DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_LINE_OPT_MASK, DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_LINE_OPT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_LINE_OPT", 
      Read_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT,
      Write_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT,
    },
    { /* 394 : INDEX_DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_VALID_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x120, DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_VALID_NUM_LEN, DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_VALID_NUM_MASK, DX_M1_NPU0_PE0_IP3_PE0_FMT_FIRST_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP3.PE0_FMT_FIRST_VALID_NUM", 
      Read_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM,
      Write_Dx_m1_npu0_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM,
    },
    { /* 395 : INDEX_DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_WIDTH_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x120, DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_WIDTH_MAX_LEN, DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_WIDTH_MAX_MASK, DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_WIDTH_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_WIDTH_MAX", 
      Read_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX,
      Write_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX,
    },
    { /* 396 : INDEX_DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x120, DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE_LEN, DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE_MASK, DX_M1_NPU0_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE", 
      Read_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE,
      Write_Dx_m1_npu0_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE,
    },
    { /* 397 : INDEX_DX_M1_NPU0_PE0_IP4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x124, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_IP4", 
      Read_Dx_m1_npu0_Pe0_ip4,
      Write_Dx_m1_npu0_Pe0_ip4,
    },
    { /* 398 : INDEX_DX_M1_NPU0_PE0_IP4_PE0_FMT_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x124, DX_M1_NPU0_PE0_IP4_PE0_FMT_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_IP4_PE0_FMT_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_IP4_PE0_FMT_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP4.PE0_FMT_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_ip4_PE0_FMT_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_ip4_PE0_FMT_READ_BASE_ADDR,
    },
    { /* 399 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x128, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN0", 
      Read_Dx_m1_npu0_Pe0_addr_gen0,
      Write_Dx_m1_npu0_Pe0_addr_gen0,
    },
    { /* 400 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x128, DX_M1_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR_LEN, DX_M1_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR_MASK, DX_M1_NPU0_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR,
    },
    { /* 401 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x12c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_ADDR_GEN1", 
      Read_Dx_m1_npu0_Pe0_addr_gen1,
      Write_Dx_m1_npu0_Pe0_addr_gen1,
    },
    { /* 402 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x12c, DX_M1_NPU0_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM_LEN, DX_M1_NPU0_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM_MASK, DX_M1_NPU0_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM", 
      Read_Dx_m1_npu0_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM,
      Write_Dx_m1_npu0_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM,
    },
    { /* 403 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN1_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x12c, DX_M1_NPU0_PE0_ADDR_GEN1_RESERVED0_LEN, DX_M1_NPU0_PE0_ADDR_GEN1_RESERVED0_MASK, DX_M1_NPU0_PE0_ADDR_GEN1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_ADDR_GEN1.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_addr_gen1_RESERVED0,
      Write_Dx_m1_npu0_Pe0_addr_gen1_RESERVED0,
    },
    { /* 404 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x12c, DX_M1_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_LEN, DX_M1_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_MASK, DX_M1_NPU0_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM", 
      Read_Dx_m1_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
      Write_Dx_m1_npu0_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
    },
    { /* 405 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x130, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN2", 
      Read_Dx_m1_npu0_Pe0_addr_gen2,
      Write_Dx_m1_npu0_Pe0_addr_gen2,
    },
    { /* 406 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x130, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET,
    },
    { /* 407 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x130, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_LEN, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_MASK, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE", 
      Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE,
      Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE,
    },
    { /* 408 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x130, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU0_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu0_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 409 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x134, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN3", 
      Read_Dx_m1_npu0_Pe0_addr_gen3,
      Write_Dx_m1_npu0_Pe0_addr_gen3,
    },
    { /* 410 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x134, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET,
    },
    { /* 411 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x134, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_LEN, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_MASK, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE", 
      Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE,
      Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE,
    },
    { /* 412 : INDEX_DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x134, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU0_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu0_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 413 : INDEX_DX_M1_NPU0_PE0_CTRL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_CTRL", 
      Read_Dx_m1_npu0_Pe0_ctrl,
      Write_Dx_m1_npu0_Pe0_ctrl,
    },
    { /* 414 : INDEX_DX_M1_NPU0_PE0_CTRL_PE0_CONV_TYPE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, DX_M1_NPU0_PE0_CTRL_PE0_CONV_TYPE_LEN, DX_M1_NPU0_PE0_CTRL_PE0_CONV_TYPE_MASK, DX_M1_NPU0_PE0_CTRL_PE0_CONV_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CTRL.PE0_CONV_TYPE", 
      Read_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_TYPE,
      Write_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_TYPE,
    },
    { /* 415 : INDEX_DX_M1_NPU0_PE0_CTRL_PE0_CONV_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, DX_M1_NPU0_PE0_CTRL_PE0_CONV_EN_LEN, DX_M1_NPU0_PE0_CTRL_PE0_CONV_EN_MASK, DX_M1_NPU0_PE0_CTRL_PE0_CONV_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CTRL.PE0_CONV_EN", 
      Read_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_EN,
      Write_Dx_m1_npu0_Pe0_ctrl_PE0_CONV_EN,
    },
    { /* 416 : INDEX_DX_M1_NPU0_PE0_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, DX_M1_NPU0_PE0_CTRL_RESERVED0_LEN, DX_M1_NPU0_PE0_CTRL_RESERVED0_MASK, DX_M1_NPU0_PE0_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CTRL.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_ctrl_RESERVED0,
      Write_Dx_m1_npu0_Pe0_ctrl_RESERVED0,
    },
    { /* 417 : INDEX_DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH_LEN, DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH_MASK, DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_DEPTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_DEPTH", 
      Read_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH,
      Write_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_DEPTH,
    },
    { /* 418 : INDEX_DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN_LEN, DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN_MASK, DX_M1_NPU0_PE0_CTRL_PE0_SYSTOLIC_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CTRL.PE0_SYSTOLIC_EN", 
      Read_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN,
      Write_Dx_m1_npu0_Pe0_ctrl_PE0_SYSTOLIC_EN,
    },
    { /* 419 : INDEX_DX_M1_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, DX_M1_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM_LEN, DX_M1_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM_MASK, DX_M1_NPU0_PE0_CTRL_PE0_SFUIN_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CTRL.PE0_SFUIN_VALID_NUM", 
      Read_Dx_m1_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM,
      Write_Dx_m1_npu0_Pe0_ctrl_PE0_SFUIN_VALID_NUM,
    },
    { /* 420 : INDEX_DX_M1_NPU0_PE0_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x13c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG0", 
      Read_Dx_m1_npu0_Pe0_cfg0,
      Write_Dx_m1_npu0_Pe0_cfg0,
    },
    { /* 421 : INDEX_DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x13c, DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM_LEN, DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM_MASK, DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_NUM", 
      Read_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM,
      Write_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_NUM,
    },
    { /* 422 : INDEX_DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x13c, DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD_LEN, DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD_MASK, DX_M1_NPU0_PE0_CFG0_PE0_LAST_CONV_MOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG0.PE0_LAST_CONV_MOD", 
      Read_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD,
      Write_Dx_m1_npu0_Pe0_cfg0_PE0_LAST_CONV_MOD,
    },
    { /* 423 : INDEX_DX_M1_NPU0_PE0_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x140, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG1", 
      Read_Dx_m1_npu0_Pe0_cfg1,
      Write_Dx_m1_npu0_Pe0_cfg1,
    },
    { /* 424 : INDEX_DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x140, DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL_LEN, DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL_MASK, DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_CHANNEL", 
      Read_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL,
      Write_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_CHANNEL,
    },
    { /* 425 : INDEX_DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x140, DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER_LEN, DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER_MASK, DX_M1_NPU0_PE0_CFG1_PE0_OFEATURE_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG1.PE0_OFEATURE_NUMBER", 
      Read_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER,
      Write_Dx_m1_npu0_Pe0_cfg1_PE0_OFEATURE_NUMBER,
    },
    { /* 426 : INDEX_DX_M1_NPU0_PE0_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x144, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG2", 
      Read_Dx_m1_npu0_Pe0_cfg2,
      Write_Dx_m1_npu0_Pe0_cfg2,
    },
    { /* 427 : INDEX_DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x144, DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH_LEN, DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH_MASK, DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_WIDTH", 
      Read_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH,
      Write_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_WIDTH,
    },
    { /* 428 : INDEX_DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x144, DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT_LEN, DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT_MASK, DX_M1_NPU0_PE0_CFG2_PE0_OFEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG2.PE0_OFEATURE_HEIGHT", 
      Read_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT,
      Write_Dx_m1_npu0_Pe0_cfg2_PE0_OFEATURE_HEIGHT,
    },
    { /* 429 : INDEX_DX_M1_NPU0_PE0_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x148, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG3", 
      Read_Dx_m1_npu0_Pe0_cfg3,
      Write_Dx_m1_npu0_Pe0_cfg3,
    },
    { /* 430 : INDEX_DX_M1_NPU0_PE0_CFG3_PE0_OFEATURE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x148, DX_M1_NPU0_PE0_CFG3_PE0_OFEATURE_SIZE_LEN, DX_M1_NPU0_PE0_CFG3_PE0_OFEATURE_SIZE_MASK, DX_M1_NPU0_PE0_CFG3_PE0_OFEATURE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG3.PE0_OFEATURE_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg3_PE0_OFEATURE_SIZE,
    },
    { /* 431 : INDEX_DX_M1_NPU0_PE0_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG4", 
      Read_Dx_m1_npu0_Pe0_cfg4,
      Write_Dx_m1_npu0_Pe0_cfg4,
    },
    { /* 432 : INDEX_DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14c, DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT_LEN, DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT_MASK, DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_HEIGHT", 
      Read_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT,
      Write_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_HEIGHT,
    },
    { /* 433 : INDEX_DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_CHANNEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14c, DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_CHANNEL_LEN, DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_CHANNEL_MASK, DX_M1_NPU0_PE0_CFG4_PE0_FEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG4.PE0_FEATURE_CHANNEL", 
      Read_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL,
      Write_Dx_m1_npu0_Pe0_cfg4_PE0_FEATURE_CHANNEL,
    },
    { /* 434 : INDEX_DX_M1_NPU0_PE0_CFG5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x150, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG5", 
      Read_Dx_m1_npu0_Pe0_cfg5,
      Write_Dx_m1_npu0_Pe0_cfg5,
    },
    { /* 435 : INDEX_DX_M1_NPU0_PE0_CFG5_PE0_FILTER_NUMBER */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x150, DX_M1_NPU0_PE0_CFG5_PE0_FILTER_NUMBER_LEN, DX_M1_NPU0_PE0_CFG5_PE0_FILTER_NUMBER_MASK, DX_M1_NPU0_PE0_CFG5_PE0_FILTER_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG5.PE0_FILTER_NUMBER", 
      Read_Dx_m1_npu0_Pe0_cfg5_PE0_FILTER_NUMBER,
      Write_Dx_m1_npu0_Pe0_cfg5_PE0_FILTER_NUMBER,
    },
    { /* 436 : INDEX_DX_M1_NPU0_PE0_CFG5_PE0_FEATURE_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x150, DX_M1_NPU0_PE0_CFG5_PE0_FEATURE_WIDTH_LEN, DX_M1_NPU0_PE0_CFG5_PE0_FEATURE_WIDTH_MASK, DX_M1_NPU0_PE0_CFG5_PE0_FEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG5.PE0_FEATURE_WIDTH", 
      Read_Dx_m1_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH,
      Write_Dx_m1_npu0_Pe0_cfg5_PE0_FEATURE_WIDTH,
    },
    { /* 437 : INDEX_DX_M1_NPU0_PE0_CFG6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x154, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU0.PE0_CFG6", 
      Read_Dx_m1_npu0_Pe0_cfg6,
      Write_Dx_m1_npu0_Pe0_cfg6,
    },
    { /* 438 : INDEX_DX_M1_NPU0_PE0_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x154, DX_M1_NPU0_PE0_CFG6_RESERVED0_LEN, DX_M1_NPU0_PE0_CFG6_RESERVED0_MASK, DX_M1_NPU0_PE0_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG6.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_cfg6_RESERVED0,
      Write_Dx_m1_npu0_Pe0_cfg6_RESERVED0,
    },
    { /* 439 : INDEX_DX_M1_NPU0_PE0_CFG6_PE0_FILTER_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x154, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_WIDTH_LEN, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_WIDTH_MASK, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG6.PE0_FILTER_WIDTH", 
      Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_WIDTH,
      Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_WIDTH,
    },
    { /* 440 : INDEX_DX_M1_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x154, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT_LEN, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT_MASK, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG6.PE0_FILTER_HEIGHT", 
      Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT,
      Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_HEIGHT,
    },
    { /* 441 : INDEX_DX_M1_NPU0_PE0_CFG6_PE0_FILTER_CHANNEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x154, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_CHANNEL_LEN, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_CHANNEL_MASK, DX_M1_NPU0_PE0_CFG6_PE0_FILTER_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG6.PE0_FILTER_CHANNEL", 
      Read_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL,
      Write_Dx_m1_npu0_Pe0_cfg6_PE0_FILTER_CHANNEL,
    },
    { /* 442 : INDEX_DX_M1_NPU0_PE0_CFG7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7", 
      Read_Dx_m1_npu0_Pe0_cfg7,
      Write_Dx_m1_npu0_Pe0_cfg7,
    },
    { /* 443 : INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, DX_M1_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE_LEN, DX_M1_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE_MASK, DX_M1_NPU0_PE0_CFG7_PE0_PAD_TOP_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7.PE0_PAD_TOP_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_TOP_SIZE,
    },
    { /* 444 : INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, DX_M1_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE_LEN, DX_M1_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE_MASK, DX_M1_NPU0_PE0_CFG7_PE0_PAD_BOTTOM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7.PE0_PAD_BOTTOM_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE,
    },
    { /* 445 : INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, DX_M1_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE_LEN, DX_M1_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE_MASK, DX_M1_NPU0_PE0_CFG7_PE0_PAD_LEFT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7.PE0_PAD_LEFT_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_LEFT_SIZE,
    },
    { /* 446 : INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, DX_M1_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE_LEN, DX_M1_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE_MASK, DX_M1_NPU0_PE0_CFG7_PE0_PAD_RIGHT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7.PE0_PAD_RIGHT_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_RIGHT_SIZE,
    },
    { /* 447 : INDEX_DX_M1_NPU0_PE0_CFG7_PE0_PAD_VALUE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, DX_M1_NPU0_PE0_CFG7_PE0_PAD_VALUE_LEN, DX_M1_NPU0_PE0_CFG7_PE0_PAD_VALUE_MASK, DX_M1_NPU0_PE0_CFG7_PE0_PAD_VALUE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7.PE0_PAD_VALUE", 
      Read_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_VALUE,
      Write_Dx_m1_npu0_Pe0_cfg7_PE0_PAD_VALUE,
    },
    { /* 448 : INDEX_DX_M1_NPU0_PE0_CFG8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x15c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG8", 
      Read_Dx_m1_npu0_Pe0_cfg8,
      Write_Dx_m1_npu0_Pe0_cfg8,
    },
    { /* 449 : INDEX_DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_X */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x15c, DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_X_LEN, DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_X_MASK, DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_X", 
      Read_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_X,
      Write_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_X,
    },
    { /* 450 : INDEX_DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_Y */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x15c, DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_Y_LEN, DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_Y_MASK, DX_M1_NPU0_PE0_CFG8_PE0_STRIDE_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG8.PE0_STRIDE_Y", 
      Read_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_Y,
      Write_Dx_m1_npu0_Pe0_cfg8_PE0_STRIDE_Y,
    },
    { /* 451 : INDEX_DX_M1_NPU0_PE0_CFG8_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x15c, DX_M1_NPU0_PE0_CFG8_RESERVED0_LEN, DX_M1_NPU0_PE0_CFG8_RESERVED0_MASK, DX_M1_NPU0_PE0_CFG8_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG8.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_cfg8_RESERVED0,
      Write_Dx_m1_npu0_Pe0_cfg8_RESERVED0,
    },
    { /* 452 : INDEX_DX_M1_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x15c, DX_M1_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET_LEN, DX_M1_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET_MASK, DX_M1_NPU0_PE0_CFG8_PE0_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG8.PE0_CHANNEL_OFFSET", 
      Read_Dx_m1_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET,
      Write_Dx_m1_npu0_Pe0_cfg8_PE0_CHANNEL_OFFSET,
    },
    { /* 453 : INDEX_DX_M1_NPU0_PE0_CFG9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x160, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG9", 
      Read_Dx_m1_npu0_Pe0_cfg9,
      Write_Dx_m1_npu0_Pe0_cfg9,
    },
    { /* 454 : INDEX_DX_M1_NPU0_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x160, DX_M1_NPU0_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET_LEN, DX_M1_NPU0_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET_MASK, DX_M1_NPU0_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET", 
      Read_Dx_m1_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET,
      Write_Dx_m1_npu0_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET,
    },
    { /* 455 : INDEX_DX_M1_NPU0_PE0_CFG9_PE0_DILATION_X */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x160, DX_M1_NPU0_PE0_CFG9_PE0_DILATION_X_LEN, DX_M1_NPU0_PE0_CFG9_PE0_DILATION_X_MASK, DX_M1_NPU0_PE0_CFG9_PE0_DILATION_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG9.PE0_DILATION_X", 
      Read_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_X,
      Write_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_X,
    },
    { /* 456 : INDEX_DX_M1_NPU0_PE0_CFG9_PE0_DILATION_Y */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x160, DX_M1_NPU0_PE0_CFG9_PE0_DILATION_Y_LEN, DX_M1_NPU0_PE0_CFG9_PE0_DILATION_Y_MASK, DX_M1_NPU0_PE0_CFG9_PE0_DILATION_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG9.PE0_DILATION_Y", 
      Read_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_Y,
      Write_Dx_m1_npu0_Pe0_cfg9_PE0_DILATION_Y,
    },
    { /* 457 : INDEX_DX_M1_NPU0_PE0_CFG9_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x160, DX_M1_NPU0_PE0_CFG9_RESERVED0_LEN, DX_M1_NPU0_PE0_CFG9_RESERVED0_MASK, DX_M1_NPU0_PE0_CFG9_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG9.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_cfg9_RESERVED0,
      Write_Dx_m1_npu0_Pe0_cfg9_RESERVED0,
    },
    { /* 458 : INDEX_DX_M1_NPU0_PE0_CFG10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x164, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG10", 
      Read_Dx_m1_npu0_Pe0_cfg10,
      Write_Dx_m1_npu0_Pe0_cfg10,
    },
    { /* 459 : INDEX_DX_M1_NPU0_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x164, DX_M1_NPU0_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR,
    },
    { /* 460 : INDEX_DX_M1_NPU0_PE0_CFG11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x168, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG11", 
      Read_Dx_m1_npu0_Pe0_cfg11,
      Write_Dx_m1_npu0_Pe0_cfg11,
    },
    { /* 461 : INDEX_DX_M1_NPU0_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x168, DX_M1_NPU0_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR,
    },
    { /* 462 : INDEX_DX_M1_NPU0_PE0_CFG12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x16c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG12", 
      Read_Dx_m1_npu0_Pe0_cfg12,
      Write_Dx_m1_npu0_Pe0_cfg12,
    },
    { /* 463 : INDEX_DX_M1_NPU0_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x16c, DX_M1_NPU0_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR,
    },
    { /* 464 : INDEX_DX_M1_NPU0_PE0_CFG13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x170, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG13", 
      Read_Dx_m1_npu0_Pe0_cfg13,
      Write_Dx_m1_npu0_Pe0_cfg13,
    },
    { /* 465 : INDEX_DX_M1_NPU0_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x170, DX_M1_NPU0_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR,
    },
    { /* 466 : INDEX_DX_M1_NPU0_PE0_CFG14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x174, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG14", 
      Read_Dx_m1_npu0_Pe0_cfg14,
      Write_Dx_m1_npu0_Pe0_cfg14,
    },
    { /* 467 : INDEX_DX_M1_NPU0_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x174, DX_M1_NPU0_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 468 : INDEX_DX_M1_NPU0_PE0_CFG15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x178, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG15", 
      Read_Dx_m1_npu0_Pe0_cfg15,
      Write_Dx_m1_npu0_Pe0_cfg15,
    },
    { /* 469 : INDEX_DX_M1_NPU0_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x178, DX_M1_NPU0_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 470 : INDEX_DX_M1_NPU0_PE0_CFG16 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x17c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG16", 
      Read_Dx_m1_npu0_Pe0_cfg16,
      Write_Dx_m1_npu0_Pe0_cfg16,
    },
    { /* 471 : INDEX_DX_M1_NPU0_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x17c, DX_M1_NPU0_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 472 : INDEX_DX_M1_NPU0_PE0_CFG17 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x180, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG17", 
      Read_Dx_m1_npu0_Pe0_cfg17,
      Write_Dx_m1_npu0_Pe0_cfg17,
    },
    { /* 473 : INDEX_DX_M1_NPU0_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x180, DX_M1_NPU0_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 474 : INDEX_DX_M1_NPU0_PE0_CFG18 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x184, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG18", 
      Read_Dx_m1_npu0_Pe0_cfg18,
      Write_Dx_m1_npu0_Pe0_cfg18,
    },
    { /* 475 : INDEX_DX_M1_NPU0_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x184, DX_M1_NPU0_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 476 : INDEX_DX_M1_NPU0_PE0_CFG19 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x188, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG19", 
      Read_Dx_m1_npu0_Pe0_cfg19,
      Write_Dx_m1_npu0_Pe0_cfg19,
    },
    { /* 477 : INDEX_DX_M1_NPU0_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x188, DX_M1_NPU0_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 478 : INDEX_DX_M1_NPU0_PE0_CFG20 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG20", 
      Read_Dx_m1_npu0_Pe0_cfg20,
      Write_Dx_m1_npu0_Pe0_cfg20,
    },
    { /* 479 : INDEX_DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18c, DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE_LEN, DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE_MASK, DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE,
    },
    { /* 480 : INDEX_DX_M1_NPU0_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18c, DX_M1_NPU0_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET_LEN, DX_M1_NPU0_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET_MASK, DX_M1_NPU0_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET", 
      Read_Dx_m1_npu0_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET,
      Write_Dx_m1_npu0_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET,
    },
    { /* 481 : INDEX_DX_M1_NPU0_PE0_CFG20_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18c, DX_M1_NPU0_PE0_CFG20_RESERVED0_LEN, DX_M1_NPU0_PE0_CFG20_RESERVED0_MASK, DX_M1_NPU0_PE0_CFG20_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG20.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_cfg20_RESERVED0,
      Write_Dx_m1_npu0_Pe0_cfg20_RESERVED0,
    },
    { /* 482 : INDEX_DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18c, DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_GEN_MODE_LEN, DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_GEN_MODE_MASK, DX_M1_NPU0_PE0_CFG20_PE0_WF_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG20.PE0_WF_ADDR_GEN_MODE", 
      Read_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE,
      Write_Dx_m1_npu0_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE,
    },
    { /* 483 : INDEX_DX_M1_NPU0_PE0_CFG21 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x190, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG21", 
      Read_Dx_m1_npu0_Pe0_cfg21,
      Write_Dx_m1_npu0_Pe0_cfg21,
    },
    { /* 484 : INDEX_DX_M1_NPU0_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x190, DX_M1_NPU0_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE_LEN, DX_M1_NPU0_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE_MASK, DX_M1_NPU0_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE", 
      Read_Dx_m1_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE,
      Write_Dx_m1_npu0_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE,
    },
    { /* 485 : INDEX_DX_M1_NPU0_PE0_CFG22 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x194, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG22", 
      Read_Dx_m1_npu0_Pe0_cfg22,
      Write_Dx_m1_npu0_Pe0_cfg22,
    },
    { /* 486 : INDEX_DX_M1_NPU0_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x194, DX_M1_NPU0_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE_LEN, DX_M1_NPU0_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE_MASK, DX_M1_NPU0_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE", 
      Read_Dx_m1_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE,
      Write_Dx_m1_npu0_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE,
    },
    { /* 487 : INDEX_DX_M1_NPU0_PE0_CFG23 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x198, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG23", 
      Read_Dx_m1_npu0_Pe0_cfg23,
      Write_Dx_m1_npu0_Pe0_cfg23,
    },
    { /* 488 : INDEX_DX_M1_NPU0_PE0_CFG23_PE0_WF_WRITE_CNT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x198, DX_M1_NPU0_PE0_CFG23_PE0_WF_WRITE_CNT_LEN, DX_M1_NPU0_PE0_CFG23_PE0_WF_WRITE_CNT_MASK, DX_M1_NPU0_PE0_CFG23_PE0_WF_WRITE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG23.PE0_WF_WRITE_CNT", 
      Read_Dx_m1_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT,
      Write_Dx_m1_npu0_Pe0_cfg23_PE0_WF_WRITE_CNT,
    },
    { /* 489 : INDEX_DX_M1_NPU0_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x198, DX_M1_NPU0_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE_LEN, DX_M1_NPU0_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE_MASK, DX_M1_NPU0_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE", 
      Read_Dx_m1_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE,
      Write_Dx_m1_npu0_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE,
    },
    { /* 490 : INDEX_DX_M1_NPU0_PE0_CFG24 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x19c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG24", 
      Read_Dx_m1_npu0_Pe0_cfg24,
      Write_Dx_m1_npu0_Pe0_cfg24,
    },
    { /* 491 : INDEX_DX_M1_NPU0_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x19c, DX_M1_NPU0_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR_LEN, DX_M1_NPU0_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR_MASK, DX_M1_NPU0_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR,
    },
    { /* 492 : INDEX_DX_M1_NPU0_PE0_CFG25 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG25", 
      Read_Dx_m1_npu0_Pe0_cfg25,
      Write_Dx_m1_npu0_Pe0_cfg25,
    },
    { /* 493 : INDEX_DX_M1_NPU0_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, DX_M1_NPU0_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM_LEN, DX_M1_NPU0_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM_MASK, DX_M1_NPU0_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM", 
      Read_Dx_m1_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM,
      Write_Dx_m1_npu0_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM,
    },
    { /* 494 : INDEX_DX_M1_NPU0_PE0_CFG25_RESERVED1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, DX_M1_NPU0_PE0_CFG25_RESERVED1_LEN, DX_M1_NPU0_PE0_CFG25_RESERVED1_MASK, DX_M1_NPU0_PE0_CFG25_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG25.RESERVED1", 
      Read_Dx_m1_npu0_Pe0_cfg25_RESERVED1,
      Write_Dx_m1_npu0_Pe0_cfg25_RESERVED1,
    },
    { /* 495 : INDEX_DX_M1_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, DX_M1_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN_LEN, DX_M1_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN_MASK, DX_M1_NPU0_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN", 
      Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN,
      Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN,
    },
    { /* 496 : INDEX_DX_M1_NPU0_PE0_CFG25_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, DX_M1_NPU0_PE0_CFG25_RESERVED0_LEN, DX_M1_NPU0_PE0_CFG25_RESERVED0_MASK, DX_M1_NPU0_PE0_CFG25_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG25.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_cfg25_RESERVED0,
      Write_Dx_m1_npu0_Pe0_cfg25_RESERVED0,
    },
    { /* 497 : INDEX_DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_CNT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_CNT_LEN, DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_CNT_MASK, DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_CNT", 
      Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_CNT,
      Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_CNT,
    },
    { /* 498 : INDEX_DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_PERIOD_LEN, DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_PERIOD_MASK, DX_M1_NPU0_PE0_CFG25_PE0_ST_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG25.PE0_ST_ACTIVE_PERIOD", 
      Read_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD,
      Write_Dx_m1_npu0_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD,
    },
    { /* 499 : INDEX_DX_M1_NPU0_PE0_CFG26 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG26", 
      Read_Dx_m1_npu0_Pe0_cfg26,
      Write_Dx_m1_npu0_Pe0_cfg26,
    },
    { /* 500 : INDEX_DX_M1_NPU0_PE0_CFG26_PE0_ST_ADDR_GEN_MUL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a4, DX_M1_NPU0_PE0_CFG26_PE0_ST_ADDR_GEN_MUL_LEN, DX_M1_NPU0_PE0_CFG26_PE0_ST_ADDR_GEN_MUL_MASK, DX_M1_NPU0_PE0_CFG26_PE0_ST_ADDR_GEN_MUL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG26.PE0_ST_ADDR_GEN_MUL", 
      Read_Dx_m1_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL,
      Write_Dx_m1_npu0_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL,
    },
    { /* 501 : INDEX_DX_M1_NPU0_PE0_CFG26_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a4, DX_M1_NPU0_PE0_CFG26_RESERVED0_LEN, DX_M1_NPU0_PE0_CFG26_RESERVED0_MASK, DX_M1_NPU0_PE0_CFG26_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_CFG26.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_cfg26_RESERVED0,
      Write_Dx_m1_npu0_Pe0_cfg26_RESERVED0,
    },
    { /* 502 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_VMEM_CFG0", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0,
    },
    { /* 503 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF,
    },
    { /* 504 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED3_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED3_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED3_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED3", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED3,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED3,
    },
    { /* 505 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF,
    },
    { /* 506 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED2_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED2_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED2_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED2", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED2,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED2,
    },
    { /* 507 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF,
    },
    { /* 508 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED1_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED1_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED1", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED1,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED1,
    },
    { /* 509 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF,
    },
    { /* 510 : INDEX_DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE0_VMEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_VMEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0_RESERVED0,
    },
    { /* 511 : INDEX_DX_M1_NPU0_PE0_DMA_CTRL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_CTRL", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl,
      Write_Dx_m1_npu0_Pe0_dma_ctrl,
    },
    { /* 512 : INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_START_OP_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, DX_M1_NPU0_PE0_DMA_CTRL_PE0_START_OP_EN_LEN, DX_M1_NPU0_PE0_DMA_CTRL_PE0_START_OP_EN_MASK, DX_M1_NPU0_PE0_DMA_CTRL_PE0_START_OP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_CTRL.PE0_START_OP_EN", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_START_OP_EN,
      Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_START_OP_EN,
    },
    { /* 513 : INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, DX_M1_NPU0_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE_LEN, DX_M1_NPU0_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE_MASK, DX_M1_NPU0_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE,
      Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE,
    },
    { /* 514 : INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH_LEN, DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH_MASK, DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH,
      Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH,
    },
    { /* 515 : INDEX_DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE_LEN, DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE_MASK, DX_M1_NPU0_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE,
      Write_Dx_m1_npu0_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE,
    },
    { /* 516 : INDEX_DX_M1_NPU0_PE0_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, DX_M1_NPU0_PE0_DMA_CTRL_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_CTRL_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_CTRL.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_ctrl_RESERVED0,
    },
    { /* 517 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0,
    },
    { /* 518 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE,
    },
    { /* 519 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME,
    },
    { /* 520 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE,
    },
    { /* 521 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN,
    },
    { /* 522 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0_RESERVED0,
    },
    { /* 523 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg1,
    },
    { /* 524 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b4, DX_M1_NPU0_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE,
    },
    { /* 525 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg2,
    },
    { /* 526 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b8, DX_M1_NPU0_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR,
    },
    { /* 527 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1bc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg3,
    },
    { /* 528 : INDEX_DX_M1_NPU0_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1bc, DX_M1_NPU0_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR,
    },
    { /* 529 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_W_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg0,
    },
    { /* 530 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c0, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_TIME_LEN, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_TIME_MASK, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_TIME,
    },
    { /* 531 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c0, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_MODE_LEN, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_MODE_MASK, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_MODE,
    },
    { /* 532 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c0, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_EN_LEN, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_EN_MASK, DX_M1_NPU0_PE0_DMA_W_CFG0_PE0_RD_W_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG0.PE0_RD_W_EN", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg0_PE0_RD_W_EN,
    },
    { /* 533 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c0, DX_M1_NPU0_PE0_DMA_W_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_W_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_W_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg0_RESERVED0,
    },
    { /* 534 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg1,
    },
    { /* 535 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c4, DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE,
    },
    { /* 536 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c4, DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_SIZE_LEN, DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_SIZE_MASK, DX_M1_NPU0_PE0_DMA_W_CFG1_PE0_RD_W_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG1.PE0_RD_W_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg1_PE0_RD_W_SIZE,
    },
    { /* 537 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg2,
    },
    { /* 538 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c8, DX_M1_NPU0_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR,
    },
    { /* 539 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1cc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg3,
    },
    { /* 540 : INDEX_DX_M1_NPU0_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1cc, DX_M1_NPU0_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR,
    },
    { /* 541 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0,
    },
    { /* 542 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE,
    },
    { /* 543 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME,
    },
    { /* 544 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE,
    },
    { /* 545 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_EN_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_EN_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG0_PE0_RD_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0.PE0_RD_INF_EN", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_PE0_RD_INF_EN,
    },
    { /* 546 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, DX_M1_NPU0_PE0_DMA_INF_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0_RESERVED0,
    },
    { /* 547 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg1,
    },
    { /* 548 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d4, DX_M1_NPU0_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE,
    },
    { /* 549 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg2,
    },
    { /* 550 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d8, DX_M1_NPU0_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR,
    },
    { /* 551 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1dc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg3,
    },
    { /* 552 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1dc, DX_M1_NPU0_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE,
    },
    { /* 553 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG4", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg4,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg4,
    },
    { /* 554 : INDEX_DX_M1_NPU0_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e0, DX_M1_NPU0_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR,
    },
    { /* 555 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0,
    },
    { /* 556 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE,
    },
    { /* 557 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME,
    },
    { /* 558 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED1", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED1,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED1,
    },
    { /* 559 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN,
    },
    { /* 560 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0_RESERVED0,
    },
    { /* 561 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg1,
    },
    { /* 562 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e8, DX_M1_NPU0_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE,
    },
    { /* 563 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ec, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg2,
    },
    { /* 564 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ec, DX_M1_NPU0_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR,
    },
    { /* 565 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg3,
    },
    { /* 566 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f0, DX_M1_NPU0_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE,
    },
    { /* 567 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg4,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg4,
    },
    { /* 568 : INDEX_DX_M1_NPU0_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f4, DX_M1_NPU0_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR,
    },
    { /* 569 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0,
    },
    { /* 570 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE,
    },
    { /* 571 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE,
    },
    { /* 572 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN,
    },
    { /* 573 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE,
    },
    { /* 574 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE,
    },
    { /* 575 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN,
    },
    { /* 576 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, DX_M1_NPU0_PE0_DMA_RF_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0_RESERVED0,
    },
    { /* 577 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1fc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg1,
    },
    { /* 578 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1fc, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE,
    },
    { /* 579 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1fc, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE,
    },
    { /* 580 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1fc, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME,
    },
    { /* 581 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1fc, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME,
    },
    { /* 582 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x200, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg2,
    },
    { /* 583 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x200, DX_M1_NPU0_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR,
    },
    { /* 584 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x204, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg3,
    },
    { /* 585 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x204, DX_M1_NPU0_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR,
    },
    { /* 586 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x208, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG4", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg4,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg4,
    },
    { /* 587 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x208, DX_M1_NPU0_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR,
    },
    { /* 588 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG5", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg5,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg5,
    },
    { /* 589 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20c, DX_M1_NPU0_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR,
    },
    { /* 590 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6,
    },
    { /* 591 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE,
    },
    { /* 592 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE,
    },
    { /* 593 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN,
    },
    { /* 594 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE,
    },
    { /* 595 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE,
    },
    { /* 596 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN,
    },
    { /* 597 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, DX_M1_NPU0_PE0_DMA_RF_CFG6_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG6_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6_RESERVED0,
    },
    { /* 598 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x214, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG7", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg7,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg7,
    },
    { /* 599 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x214, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE,
    },
    { /* 600 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x214, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE,
    },
    { /* 601 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x214, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME,
    },
    { /* 602 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x214, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME,
    },
    { /* 603 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x218, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG8", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg8,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg8,
    },
    { /* 604 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x218, DX_M1_NPU0_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR,
    },
    { /* 605 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x21c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG9", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg9,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg9,
    },
    { /* 606 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x21c, DX_M1_NPU0_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR,
    },
    { /* 607 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x220, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG10", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg10,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg10,
    },
    { /* 608 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x220, DX_M1_NPU0_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR,
    },
    { /* 609 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x224, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG11", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg11,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg11,
    },
    { /* 610 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x224, DX_M1_NPU0_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR,
    },
    { /* 611 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12,
    },
    { /* 612 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE,
    },
    { /* 613 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE,
    },
    { /* 614 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN,
    },
    { /* 615 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE,
    },
    { /* 616 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE,
    },
    { /* 617 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_EN_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_EN_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_PE0_RD_SE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.PE0_RD_SE_EN", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_EN,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_PE0_RD_SE_EN,
    },
    { /* 618 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG12_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, DX_M1_NPU0_PE0_DMA_RF_CFG12_RESERVED0_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG12_RESERVED0_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG12_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12.RESERVED0", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12_RESERVED0,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12_RESERVED0,
    },
    { /* 619 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x22c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG13", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg13,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg13,
    },
    { /* 620 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x22c, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE,
    },
    { /* 621 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x22c, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE,
    },
    { /* 622 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x22c, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME,
    },
    { /* 623 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x22c, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME,
    },
    { /* 624 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x230, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG14", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg14,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg14,
    },
    { /* 625 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x230, DX_M1_NPU0_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR,
    },
    { /* 626 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x234, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG15", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg15,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg15,
    },
    { /* 627 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x234, DX_M1_NPU0_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR,
    },
    { /* 628 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG16 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x238, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG16", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg16,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg16,
    },
    { /* 629 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x238, DX_M1_NPU0_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR,
    },
    { /* 630 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG17 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x23c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG17", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg17,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg17,
    },
    { /* 631 : INDEX_DX_M1_NPU0_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x23c, DX_M1_NPU0_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR_LEN, DX_M1_NPU0_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR_MASK, DX_M1_NPU0_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR,
    },
    { /* 632 : INDEX_DX_M1_NPU0_PE1_IP0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU0.PE1_IP0", 
      Read_Dx_m1_npu0_Pe1_ip0,
      Write_Dx_m1_npu0_Pe1_ip0,
    },
    { /* 633 : INDEX_DX_M1_NPU0_PE1_IP0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, DX_M1_NPU0_PE1_IP0_RESERVED0_LEN, DX_M1_NPU0_PE1_IP0_RESERVED0_MASK, DX_M1_NPU0_PE1_IP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_IP0.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_ip0_RESERVED0,
      Write_Dx_m1_npu0_Pe1_ip0_RESERVED0,
    },
    { /* 634 : INDEX_DX_M1_NPU0_PE1_IP0_PE1_FMT_CH_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, DX_M1_NPU0_PE1_IP0_PE1_FMT_CH_MODE_LEN, DX_M1_NPU0_PE1_IP0_PE1_FMT_CH_MODE_MASK, DX_M1_NPU0_PE1_IP0_PE1_FMT_CH_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP0.PE1_FMT_CH_MODE", 
      Read_Dx_m1_npu0_Pe1_ip0_PE1_FMT_CH_MODE,
      Write_Dx_m1_npu0_Pe1_ip0_PE1_FMT_CH_MODE,
    },
    { /* 635 : INDEX_DX_M1_NPU0_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, DX_M1_NPU0_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM_LEN, DX_M1_NPU0_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM_MASK, DX_M1_NPU0_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM", 
      Read_Dx_m1_npu0_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM,
      Write_Dx_m1_npu0_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM,
    },
    { /* 636 : INDEX_DX_M1_NPU0_PE1_IP0_PE1_FMT_ENABLE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, DX_M1_NPU0_PE1_IP0_PE1_FMT_ENABLE_LEN, DX_M1_NPU0_PE1_IP0_PE1_FMT_ENABLE_MASK, DX_M1_NPU0_PE1_IP0_PE1_FMT_ENABLE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP0.PE1_FMT_ENABLE", 
      Read_Dx_m1_npu0_Pe1_ip0_PE1_FMT_ENABLE,
      Write_Dx_m1_npu0_Pe1_ip0_PE1_FMT_ENABLE,
    },
    { /* 637 : INDEX_DX_M1_NPU0_PE1_IP0_PE1_IMG2COL_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, DX_M1_NPU0_PE1_IP0_PE1_IMG2COL_EN_LEN, DX_M1_NPU0_PE1_IP0_PE1_IMG2COL_EN_MASK, DX_M1_NPU0_PE1_IP0_PE1_IMG2COL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP0.PE1_IMG2COL_EN", 
      Read_Dx_m1_npu0_Pe1_ip0_PE1_IMG2COL_EN,
      Write_Dx_m1_npu0_Pe1_ip0_PE1_IMG2COL_EN,
    },
    { /* 638 : INDEX_DX_M1_NPU0_PE1_IP1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x244, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_IP1", 
      Read_Dx_m1_npu0_Pe1_ip1,
      Write_Dx_m1_npu0_Pe1_ip1,
    },
    { /* 639 : INDEX_DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x244, DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_LEN, DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_MASK, DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0", 
      Read_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
      Write_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
    },
    { /* 640 : INDEX_DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x244, DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX_LEN, DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX_MASK, DX_M1_NPU0_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX", 
      Read_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX,
      Write_Dx_m1_npu0_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX,
    },
    { /* 641 : INDEX_DX_M1_NPU0_PE1_IP2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x248, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_IP2", 
      Read_Dx_m1_npu0_Pe1_ip2,
      Write_Dx_m1_npu0_Pe1_ip2,
    },
    { /* 642 : INDEX_DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x248, DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_LEN, DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_MASK, DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2", 
      Read_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
      Write_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
    },
    { /* 643 : INDEX_DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x248, DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_LEN, DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_MASK, DX_M1_NPU0_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1", 
      Read_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
      Write_Dx_m1_npu0_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
    },
    { /* 644 : INDEX_DX_M1_NPU0_PE1_IP3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_IP3", 
      Read_Dx_m1_npu0_Pe1_ip3,
      Write_Dx_m1_npu0_Pe1_ip3,
    },
    { /* 645 : INDEX_DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_LINE_OPT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24c, DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_LINE_OPT_LEN, DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_LINE_OPT_MASK, DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_LINE_OPT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_LINE_OPT", 
      Read_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT,
      Write_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT,
    },
    { /* 646 : INDEX_DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_VALID_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24c, DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_VALID_NUM_LEN, DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_VALID_NUM_MASK, DX_M1_NPU0_PE1_IP3_PE1_FMT_FIRST_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP3.PE1_FMT_FIRST_VALID_NUM", 
      Read_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM,
      Write_Dx_m1_npu0_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM,
    },
    { /* 647 : INDEX_DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_WIDTH_MAX */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24c, DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_WIDTH_MAX_LEN, DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_WIDTH_MAX_MASK, DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_WIDTH_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_WIDTH_MAX", 
      Read_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX,
      Write_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX,
    },
    { /* 648 : INDEX_DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24c, DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE_LEN, DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE_MASK, DX_M1_NPU0_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE", 
      Read_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE,
      Write_Dx_m1_npu0_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE,
    },
    { /* 649 : INDEX_DX_M1_NPU0_PE1_IP4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x250, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_IP4", 
      Read_Dx_m1_npu0_Pe1_ip4,
      Write_Dx_m1_npu0_Pe1_ip4,
    },
    { /* 650 : INDEX_DX_M1_NPU0_PE1_IP4_PE1_FMT_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x250, DX_M1_NPU0_PE1_IP4_PE1_FMT_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_IP4_PE1_FMT_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_IP4_PE1_FMT_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP4.PE1_FMT_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_ip4_PE1_FMT_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_ip4_PE1_FMT_READ_BASE_ADDR,
    },
    { /* 651 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x254, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN0", 
      Read_Dx_m1_npu0_Pe1_addr_gen0,
      Write_Dx_m1_npu0_Pe1_addr_gen0,
    },
    { /* 652 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x254, DX_M1_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR_LEN, DX_M1_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR_MASK, DX_M1_NPU0_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR,
    },
    { /* 653 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x258, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_ADDR_GEN1", 
      Read_Dx_m1_npu0_Pe1_addr_gen1,
      Write_Dx_m1_npu0_Pe1_addr_gen1,
    },
    { /* 654 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x258, DX_M1_NPU0_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM_LEN, DX_M1_NPU0_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM_MASK, DX_M1_NPU0_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM", 
      Read_Dx_m1_npu0_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM,
      Write_Dx_m1_npu0_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM,
    },
    { /* 655 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN1_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x258, DX_M1_NPU0_PE1_ADDR_GEN1_RESERVED0_LEN, DX_M1_NPU0_PE1_ADDR_GEN1_RESERVED0_MASK, DX_M1_NPU0_PE1_ADDR_GEN1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_ADDR_GEN1.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_addr_gen1_RESERVED0,
      Write_Dx_m1_npu0_Pe1_addr_gen1_RESERVED0,
    },
    { /* 656 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x258, DX_M1_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_LEN, DX_M1_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_MASK, DX_M1_NPU0_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM", 
      Read_Dx_m1_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
      Write_Dx_m1_npu0_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
    },
    { /* 657 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x25c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN2", 
      Read_Dx_m1_npu0_Pe1_addr_gen2,
      Write_Dx_m1_npu0_Pe1_addr_gen2,
    },
    { /* 658 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x25c, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET,
    },
    { /* 659 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x25c, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_LEN, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_MASK, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE", 
      Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE,
      Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE,
    },
    { /* 660 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x25c, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU0_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu0_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 661 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x260, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN3", 
      Read_Dx_m1_npu0_Pe1_addr_gen3,
      Write_Dx_m1_npu0_Pe1_addr_gen3,
    },
    { /* 662 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x260, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET,
    },
    { /* 663 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x260, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_LEN, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_MASK, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE", 
      Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE,
      Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE,
    },
    { /* 664 : INDEX_DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x260, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU0_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu0_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 665 : INDEX_DX_M1_NPU0_PE1_CTRL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_CTRL", 
      Read_Dx_m1_npu0_Pe1_ctrl,
      Write_Dx_m1_npu0_Pe1_ctrl,
    },
    { /* 666 : INDEX_DX_M1_NPU0_PE1_CTRL_PE1_CONV_TYPE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, DX_M1_NPU0_PE1_CTRL_PE1_CONV_TYPE_LEN, DX_M1_NPU0_PE1_CTRL_PE1_CONV_TYPE_MASK, DX_M1_NPU0_PE1_CTRL_PE1_CONV_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CTRL.PE1_CONV_TYPE", 
      Read_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_TYPE,
      Write_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_TYPE,
    },
    { /* 667 : INDEX_DX_M1_NPU0_PE1_CTRL_PE1_CONV_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, DX_M1_NPU0_PE1_CTRL_PE1_CONV_EN_LEN, DX_M1_NPU0_PE1_CTRL_PE1_CONV_EN_MASK, DX_M1_NPU0_PE1_CTRL_PE1_CONV_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CTRL.PE1_CONV_EN", 
      Read_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_EN,
      Write_Dx_m1_npu0_Pe1_ctrl_PE1_CONV_EN,
    },
    { /* 668 : INDEX_DX_M1_NPU0_PE1_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, DX_M1_NPU0_PE1_CTRL_RESERVED0_LEN, DX_M1_NPU0_PE1_CTRL_RESERVED0_MASK, DX_M1_NPU0_PE1_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CTRL.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_ctrl_RESERVED0,
      Write_Dx_m1_npu0_Pe1_ctrl_RESERVED0,
    },
    { /* 669 : INDEX_DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH_LEN, DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH_MASK, DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_DEPTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_DEPTH", 
      Read_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH,
      Write_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_DEPTH,
    },
    { /* 670 : INDEX_DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN_LEN, DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN_MASK, DX_M1_NPU0_PE1_CTRL_PE1_SYSTOLIC_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CTRL.PE1_SYSTOLIC_EN", 
      Read_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN,
      Write_Dx_m1_npu0_Pe1_ctrl_PE1_SYSTOLIC_EN,
    },
    { /* 671 : INDEX_DX_M1_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, DX_M1_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM_LEN, DX_M1_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM_MASK, DX_M1_NPU0_PE1_CTRL_PE1_SFUIN_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CTRL.PE1_SFUIN_VALID_NUM", 
      Read_Dx_m1_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM,
      Write_Dx_m1_npu0_Pe1_ctrl_PE1_SFUIN_VALID_NUM,
    },
    { /* 672 : INDEX_DX_M1_NPU0_PE1_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x268, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG0", 
      Read_Dx_m1_npu0_Pe1_cfg0,
      Write_Dx_m1_npu0_Pe1_cfg0,
    },
    { /* 673 : INDEX_DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x268, DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM_LEN, DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM_MASK, DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_NUM", 
      Read_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM,
      Write_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_NUM,
    },
    { /* 674 : INDEX_DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x268, DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD_LEN, DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD_MASK, DX_M1_NPU0_PE1_CFG0_PE1_LAST_CONV_MOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG0.PE1_LAST_CONV_MOD", 
      Read_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD,
      Write_Dx_m1_npu0_Pe1_cfg0_PE1_LAST_CONV_MOD,
    },
    { /* 675 : INDEX_DX_M1_NPU0_PE1_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x26c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG1", 
      Read_Dx_m1_npu0_Pe1_cfg1,
      Write_Dx_m1_npu0_Pe1_cfg1,
    },
    { /* 676 : INDEX_DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x26c, DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL_LEN, DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL_MASK, DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_CHANNEL", 
      Read_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL,
      Write_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_CHANNEL,
    },
    { /* 677 : INDEX_DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x26c, DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER_LEN, DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER_MASK, DX_M1_NPU0_PE1_CFG1_PE1_OFEATURE_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG1.PE1_OFEATURE_NUMBER", 
      Read_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER,
      Write_Dx_m1_npu0_Pe1_cfg1_PE1_OFEATURE_NUMBER,
    },
    { /* 678 : INDEX_DX_M1_NPU0_PE1_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x270, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG2", 
      Read_Dx_m1_npu0_Pe1_cfg2,
      Write_Dx_m1_npu0_Pe1_cfg2,
    },
    { /* 679 : INDEX_DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x270, DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH_LEN, DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH_MASK, DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_WIDTH", 
      Read_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH,
      Write_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_WIDTH,
    },
    { /* 680 : INDEX_DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x270, DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT_LEN, DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT_MASK, DX_M1_NPU0_PE1_CFG2_PE1_OFEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG2.PE1_OFEATURE_HEIGHT", 
      Read_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT,
      Write_Dx_m1_npu0_Pe1_cfg2_PE1_OFEATURE_HEIGHT,
    },
    { /* 681 : INDEX_DX_M1_NPU0_PE1_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x274, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG3", 
      Read_Dx_m1_npu0_Pe1_cfg3,
      Write_Dx_m1_npu0_Pe1_cfg3,
    },
    { /* 682 : INDEX_DX_M1_NPU0_PE1_CFG3_PE1_OFEATURE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x274, DX_M1_NPU0_PE1_CFG3_PE1_OFEATURE_SIZE_LEN, DX_M1_NPU0_PE1_CFG3_PE1_OFEATURE_SIZE_MASK, DX_M1_NPU0_PE1_CFG3_PE1_OFEATURE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG3.PE1_OFEATURE_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg3_PE1_OFEATURE_SIZE,
    },
    { /* 683 : INDEX_DX_M1_NPU0_PE1_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x278, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG4", 
      Read_Dx_m1_npu0_Pe1_cfg4,
      Write_Dx_m1_npu0_Pe1_cfg4,
    },
    { /* 684 : INDEX_DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x278, DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT_LEN, DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT_MASK, DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_HEIGHT", 
      Read_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT,
      Write_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_HEIGHT,
    },
    { /* 685 : INDEX_DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_CHANNEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x278, DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_CHANNEL_LEN, DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_CHANNEL_MASK, DX_M1_NPU0_PE1_CFG4_PE1_FEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG4.PE1_FEATURE_CHANNEL", 
      Read_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL,
      Write_Dx_m1_npu0_Pe1_cfg4_PE1_FEATURE_CHANNEL,
    },
    { /* 686 : INDEX_DX_M1_NPU0_PE1_CFG5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x27c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG5", 
      Read_Dx_m1_npu0_Pe1_cfg5,
      Write_Dx_m1_npu0_Pe1_cfg5,
    },
    { /* 687 : INDEX_DX_M1_NPU0_PE1_CFG5_PE1_FILTER_NUMBER */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x27c, DX_M1_NPU0_PE1_CFG5_PE1_FILTER_NUMBER_LEN, DX_M1_NPU0_PE1_CFG5_PE1_FILTER_NUMBER_MASK, DX_M1_NPU0_PE1_CFG5_PE1_FILTER_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG5.PE1_FILTER_NUMBER", 
      Read_Dx_m1_npu0_Pe1_cfg5_PE1_FILTER_NUMBER,
      Write_Dx_m1_npu0_Pe1_cfg5_PE1_FILTER_NUMBER,
    },
    { /* 688 : INDEX_DX_M1_NPU0_PE1_CFG5_PE1_FEATURE_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x27c, DX_M1_NPU0_PE1_CFG5_PE1_FEATURE_WIDTH_LEN, DX_M1_NPU0_PE1_CFG5_PE1_FEATURE_WIDTH_MASK, DX_M1_NPU0_PE1_CFG5_PE1_FEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG5.PE1_FEATURE_WIDTH", 
      Read_Dx_m1_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH,
      Write_Dx_m1_npu0_Pe1_cfg5_PE1_FEATURE_WIDTH,
    },
    { /* 689 : INDEX_DX_M1_NPU0_PE1_CFG6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x280, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU0.PE1_CFG6", 
      Read_Dx_m1_npu0_Pe1_cfg6,
      Write_Dx_m1_npu0_Pe1_cfg6,
    },
    { /* 690 : INDEX_DX_M1_NPU0_PE1_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x280, DX_M1_NPU0_PE1_CFG6_RESERVED0_LEN, DX_M1_NPU0_PE1_CFG6_RESERVED0_MASK, DX_M1_NPU0_PE1_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG6.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_cfg6_RESERVED0,
      Write_Dx_m1_npu0_Pe1_cfg6_RESERVED0,
    },
    { /* 691 : INDEX_DX_M1_NPU0_PE1_CFG6_PE1_FILTER_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x280, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_WIDTH_LEN, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_WIDTH_MASK, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG6.PE1_FILTER_WIDTH", 
      Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_WIDTH,
      Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_WIDTH,
    },
    { /* 692 : INDEX_DX_M1_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x280, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT_LEN, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT_MASK, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG6.PE1_FILTER_HEIGHT", 
      Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT,
      Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_HEIGHT,
    },
    { /* 693 : INDEX_DX_M1_NPU0_PE1_CFG6_PE1_FILTER_CHANNEL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x280, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_CHANNEL_LEN, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_CHANNEL_MASK, DX_M1_NPU0_PE1_CFG6_PE1_FILTER_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG6.PE1_FILTER_CHANNEL", 
      Read_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL,
      Write_Dx_m1_npu0_Pe1_cfg6_PE1_FILTER_CHANNEL,
    },
    { /* 694 : INDEX_DX_M1_NPU0_PE1_CFG7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7", 
      Read_Dx_m1_npu0_Pe1_cfg7,
      Write_Dx_m1_npu0_Pe1_cfg7,
    },
    { /* 695 : INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, DX_M1_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE_LEN, DX_M1_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE_MASK, DX_M1_NPU0_PE1_CFG7_PE1_PAD_TOP_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7.PE1_PAD_TOP_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_TOP_SIZE,
    },
    { /* 696 : INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, DX_M1_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE_LEN, DX_M1_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE_MASK, DX_M1_NPU0_PE1_CFG7_PE1_PAD_BOTTOM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7.PE1_PAD_BOTTOM_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE,
    },
    { /* 697 : INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, DX_M1_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE_LEN, DX_M1_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE_MASK, DX_M1_NPU0_PE1_CFG7_PE1_PAD_LEFT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7.PE1_PAD_LEFT_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_LEFT_SIZE,
    },
    { /* 698 : INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, DX_M1_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE_LEN, DX_M1_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE_MASK, DX_M1_NPU0_PE1_CFG7_PE1_PAD_RIGHT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7.PE1_PAD_RIGHT_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_RIGHT_SIZE,
    },
    { /* 699 : INDEX_DX_M1_NPU0_PE1_CFG7_PE1_PAD_VALUE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, DX_M1_NPU0_PE1_CFG7_PE1_PAD_VALUE_LEN, DX_M1_NPU0_PE1_CFG7_PE1_PAD_VALUE_MASK, DX_M1_NPU0_PE1_CFG7_PE1_PAD_VALUE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7.PE1_PAD_VALUE", 
      Read_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_VALUE,
      Write_Dx_m1_npu0_Pe1_cfg7_PE1_PAD_VALUE,
    },
    { /* 700 : INDEX_DX_M1_NPU0_PE1_CFG8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x288, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG8", 
      Read_Dx_m1_npu0_Pe1_cfg8,
      Write_Dx_m1_npu0_Pe1_cfg8,
    },
    { /* 701 : INDEX_DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_X */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x288, DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_X_LEN, DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_X_MASK, DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_X", 
      Read_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_X,
      Write_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_X,
    },
    { /* 702 : INDEX_DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_Y */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x288, DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_Y_LEN, DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_Y_MASK, DX_M1_NPU0_PE1_CFG8_PE1_STRIDE_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG8.PE1_STRIDE_Y", 
      Read_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_Y,
      Write_Dx_m1_npu0_Pe1_cfg8_PE1_STRIDE_Y,
    },
    { /* 703 : INDEX_DX_M1_NPU0_PE1_CFG8_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x288, DX_M1_NPU0_PE1_CFG8_RESERVED0_LEN, DX_M1_NPU0_PE1_CFG8_RESERVED0_MASK, DX_M1_NPU0_PE1_CFG8_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG8.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_cfg8_RESERVED0,
      Write_Dx_m1_npu0_Pe1_cfg8_RESERVED0,
    },
    { /* 704 : INDEX_DX_M1_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x288, DX_M1_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET_LEN, DX_M1_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET_MASK, DX_M1_NPU0_PE1_CFG8_PE1_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG8.PE1_CHANNEL_OFFSET", 
      Read_Dx_m1_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET,
      Write_Dx_m1_npu0_Pe1_cfg8_PE1_CHANNEL_OFFSET,
    },
    { /* 705 : INDEX_DX_M1_NPU0_PE1_CFG9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG9", 
      Read_Dx_m1_npu0_Pe1_cfg9,
      Write_Dx_m1_npu0_Pe1_cfg9,
    },
    { /* 706 : INDEX_DX_M1_NPU0_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28c, DX_M1_NPU0_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET_LEN, DX_M1_NPU0_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET_MASK, DX_M1_NPU0_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET", 
      Read_Dx_m1_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET,
      Write_Dx_m1_npu0_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET,
    },
    { /* 707 : INDEX_DX_M1_NPU0_PE1_CFG9_PE1_DILATION_X */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28c, DX_M1_NPU0_PE1_CFG9_PE1_DILATION_X_LEN, DX_M1_NPU0_PE1_CFG9_PE1_DILATION_X_MASK, DX_M1_NPU0_PE1_CFG9_PE1_DILATION_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG9.PE1_DILATION_X", 
      Read_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_X,
      Write_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_X,
    },
    { /* 708 : INDEX_DX_M1_NPU0_PE1_CFG9_PE1_DILATION_Y */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28c, DX_M1_NPU0_PE1_CFG9_PE1_DILATION_Y_LEN, DX_M1_NPU0_PE1_CFG9_PE1_DILATION_Y_MASK, DX_M1_NPU0_PE1_CFG9_PE1_DILATION_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG9.PE1_DILATION_Y", 
      Read_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_Y,
      Write_Dx_m1_npu0_Pe1_cfg9_PE1_DILATION_Y,
    },
    { /* 709 : INDEX_DX_M1_NPU0_PE1_CFG9_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28c, DX_M1_NPU0_PE1_CFG9_RESERVED0_LEN, DX_M1_NPU0_PE1_CFG9_RESERVED0_MASK, DX_M1_NPU0_PE1_CFG9_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG9.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_cfg9_RESERVED0,
      Write_Dx_m1_npu0_Pe1_cfg9_RESERVED0,
    },
    { /* 710 : INDEX_DX_M1_NPU0_PE1_CFG10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x290, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG10", 
      Read_Dx_m1_npu0_Pe1_cfg10,
      Write_Dx_m1_npu0_Pe1_cfg10,
    },
    { /* 711 : INDEX_DX_M1_NPU0_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x290, DX_M1_NPU0_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR,
    },
    { /* 712 : INDEX_DX_M1_NPU0_PE1_CFG11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x294, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG11", 
      Read_Dx_m1_npu0_Pe1_cfg11,
      Write_Dx_m1_npu0_Pe1_cfg11,
    },
    { /* 713 : INDEX_DX_M1_NPU0_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x294, DX_M1_NPU0_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR,
    },
    { /* 714 : INDEX_DX_M1_NPU0_PE1_CFG12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x298, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG12", 
      Read_Dx_m1_npu0_Pe1_cfg12,
      Write_Dx_m1_npu0_Pe1_cfg12,
    },
    { /* 715 : INDEX_DX_M1_NPU0_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x298, DX_M1_NPU0_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR,
    },
    { /* 716 : INDEX_DX_M1_NPU0_PE1_CFG13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x29c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG13", 
      Read_Dx_m1_npu0_Pe1_cfg13,
      Write_Dx_m1_npu0_Pe1_cfg13,
    },
    { /* 717 : INDEX_DX_M1_NPU0_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x29c, DX_M1_NPU0_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR,
    },
    { /* 718 : INDEX_DX_M1_NPU0_PE1_CFG14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG14", 
      Read_Dx_m1_npu0_Pe1_cfg14,
      Write_Dx_m1_npu0_Pe1_cfg14,
    },
    { /* 719 : INDEX_DX_M1_NPU0_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a0, DX_M1_NPU0_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 720 : INDEX_DX_M1_NPU0_PE1_CFG15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG15", 
      Read_Dx_m1_npu0_Pe1_cfg15,
      Write_Dx_m1_npu0_Pe1_cfg15,
    },
    { /* 721 : INDEX_DX_M1_NPU0_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a4, DX_M1_NPU0_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 722 : INDEX_DX_M1_NPU0_PE1_CFG16 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG16", 
      Read_Dx_m1_npu0_Pe1_cfg16,
      Write_Dx_m1_npu0_Pe1_cfg16,
    },
    { /* 723 : INDEX_DX_M1_NPU0_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a8, DX_M1_NPU0_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 724 : INDEX_DX_M1_NPU0_PE1_CFG17 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ac, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG17", 
      Read_Dx_m1_npu0_Pe1_cfg17,
      Write_Dx_m1_npu0_Pe1_cfg17,
    },
    { /* 725 : INDEX_DX_M1_NPU0_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ac, DX_M1_NPU0_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 726 : INDEX_DX_M1_NPU0_PE1_CFG18 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG18", 
      Read_Dx_m1_npu0_Pe1_cfg18,
      Write_Dx_m1_npu0_Pe1_cfg18,
    },
    { /* 727 : INDEX_DX_M1_NPU0_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b0, DX_M1_NPU0_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 728 : INDEX_DX_M1_NPU0_PE1_CFG19 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG19", 
      Read_Dx_m1_npu0_Pe1_cfg19,
      Write_Dx_m1_npu0_Pe1_cfg19,
    },
    { /* 729 : INDEX_DX_M1_NPU0_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b4, DX_M1_NPU0_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 730 : INDEX_DX_M1_NPU0_PE1_CFG20 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG20", 
      Read_Dx_m1_npu0_Pe1_cfg20,
      Write_Dx_m1_npu0_Pe1_cfg20,
    },
    { /* 731 : INDEX_DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b8, DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE_LEN, DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE_MASK, DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE,
    },
    { /* 732 : INDEX_DX_M1_NPU0_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b8, DX_M1_NPU0_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET_LEN, DX_M1_NPU0_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET_MASK, DX_M1_NPU0_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET", 
      Read_Dx_m1_npu0_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET,
      Write_Dx_m1_npu0_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET,
    },
    { /* 733 : INDEX_DX_M1_NPU0_PE1_CFG20_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b8, DX_M1_NPU0_PE1_CFG20_RESERVED0_LEN, DX_M1_NPU0_PE1_CFG20_RESERVED0_MASK, DX_M1_NPU0_PE1_CFG20_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG20.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_cfg20_RESERVED0,
      Write_Dx_m1_npu0_Pe1_cfg20_RESERVED0,
    },
    { /* 734 : INDEX_DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b8, DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_GEN_MODE_LEN, DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_GEN_MODE_MASK, DX_M1_NPU0_PE1_CFG20_PE1_WF_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG20.PE1_WF_ADDR_GEN_MODE", 
      Read_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE,
      Write_Dx_m1_npu0_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE,
    },
    { /* 735 : INDEX_DX_M1_NPU0_PE1_CFG21 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2bc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG21", 
      Read_Dx_m1_npu0_Pe1_cfg21,
      Write_Dx_m1_npu0_Pe1_cfg21,
    },
    { /* 736 : INDEX_DX_M1_NPU0_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2bc, DX_M1_NPU0_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE_LEN, DX_M1_NPU0_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE_MASK, DX_M1_NPU0_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE", 
      Read_Dx_m1_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE,
      Write_Dx_m1_npu0_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE,
    },
    { /* 737 : INDEX_DX_M1_NPU0_PE1_CFG22 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG22", 
      Read_Dx_m1_npu0_Pe1_cfg22,
      Write_Dx_m1_npu0_Pe1_cfg22,
    },
    { /* 738 : INDEX_DX_M1_NPU0_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c0, DX_M1_NPU0_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE_LEN, DX_M1_NPU0_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE_MASK, DX_M1_NPU0_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE", 
      Read_Dx_m1_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE,
      Write_Dx_m1_npu0_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE,
    },
    { /* 739 : INDEX_DX_M1_NPU0_PE1_CFG23 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG23", 
      Read_Dx_m1_npu0_Pe1_cfg23,
      Write_Dx_m1_npu0_Pe1_cfg23,
    },
    { /* 740 : INDEX_DX_M1_NPU0_PE1_CFG23_PE1_WF_WRITE_CNT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c4, DX_M1_NPU0_PE1_CFG23_PE1_WF_WRITE_CNT_LEN, DX_M1_NPU0_PE1_CFG23_PE1_WF_WRITE_CNT_MASK, DX_M1_NPU0_PE1_CFG23_PE1_WF_WRITE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG23.PE1_WF_WRITE_CNT", 
      Read_Dx_m1_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT,
      Write_Dx_m1_npu0_Pe1_cfg23_PE1_WF_WRITE_CNT,
    },
    { /* 741 : INDEX_DX_M1_NPU0_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c4, DX_M1_NPU0_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE_LEN, DX_M1_NPU0_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE_MASK, DX_M1_NPU0_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE", 
      Read_Dx_m1_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE,
      Write_Dx_m1_npu0_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE,
    },
    { /* 742 : INDEX_DX_M1_NPU0_PE1_CFG24 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG24", 
      Read_Dx_m1_npu0_Pe1_cfg24,
      Write_Dx_m1_npu0_Pe1_cfg24,
    },
    { /* 743 : INDEX_DX_M1_NPU0_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c8, DX_M1_NPU0_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR_LEN, DX_M1_NPU0_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR_MASK, DX_M1_NPU0_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR,
    },
    { /* 744 : INDEX_DX_M1_NPU0_PE1_CFG25 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG25", 
      Read_Dx_m1_npu0_Pe1_cfg25,
      Write_Dx_m1_npu0_Pe1_cfg25,
    },
    { /* 745 : INDEX_DX_M1_NPU0_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, DX_M1_NPU0_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM_LEN, DX_M1_NPU0_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM_MASK, DX_M1_NPU0_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM", 
      Read_Dx_m1_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM,
      Write_Dx_m1_npu0_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM,
    },
    { /* 746 : INDEX_DX_M1_NPU0_PE1_CFG25_RESERVED1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, DX_M1_NPU0_PE1_CFG25_RESERVED1_LEN, DX_M1_NPU0_PE1_CFG25_RESERVED1_MASK, DX_M1_NPU0_PE1_CFG25_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG25.RESERVED1", 
      Read_Dx_m1_npu0_Pe1_cfg25_RESERVED1,
      Write_Dx_m1_npu0_Pe1_cfg25_RESERVED1,
    },
    { /* 747 : INDEX_DX_M1_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, DX_M1_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN_LEN, DX_M1_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN_MASK, DX_M1_NPU0_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN", 
      Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN,
      Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN,
    },
    { /* 748 : INDEX_DX_M1_NPU0_PE1_CFG25_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, DX_M1_NPU0_PE1_CFG25_RESERVED0_LEN, DX_M1_NPU0_PE1_CFG25_RESERVED0_MASK, DX_M1_NPU0_PE1_CFG25_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG25.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_cfg25_RESERVED0,
      Write_Dx_m1_npu0_Pe1_cfg25_RESERVED0,
    },
    { /* 749 : INDEX_DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_CNT */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_CNT_LEN, DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_CNT_MASK, DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_CNT", 
      Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_CNT,
      Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_CNT,
    },
    { /* 750 : INDEX_DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_PERIOD_LEN, DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_PERIOD_MASK, DX_M1_NPU0_PE1_CFG25_PE1_ST_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG25.PE1_ST_ACTIVE_PERIOD", 
      Read_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD,
      Write_Dx_m1_npu0_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD,
    },
    { /* 751 : INDEX_DX_M1_NPU0_PE1_CFG26 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG26", 
      Read_Dx_m1_npu0_Pe1_cfg26,
      Write_Dx_m1_npu0_Pe1_cfg26,
    },
    { /* 752 : INDEX_DX_M1_NPU0_PE1_CFG26_PE1_ST_ADDR_GEN_MUL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d0, DX_M1_NPU0_PE1_CFG26_PE1_ST_ADDR_GEN_MUL_LEN, DX_M1_NPU0_PE1_CFG26_PE1_ST_ADDR_GEN_MUL_MASK, DX_M1_NPU0_PE1_CFG26_PE1_ST_ADDR_GEN_MUL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG26.PE1_ST_ADDR_GEN_MUL", 
      Read_Dx_m1_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL,
      Write_Dx_m1_npu0_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL,
    },
    { /* 753 : INDEX_DX_M1_NPU0_PE1_CFG26_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d0, DX_M1_NPU0_PE1_CFG26_RESERVED0_LEN, DX_M1_NPU0_PE1_CFG26_RESERVED0_MASK, DX_M1_NPU0_PE1_CFG26_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_CFG26.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_cfg26_RESERVED0,
      Write_Dx_m1_npu0_Pe1_cfg26_RESERVED0,
    },
    { /* 754 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_VMEM_CFG0", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0,
    },
    { /* 755 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF,
    },
    { /* 756 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED3_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED3_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED3_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED3", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED3,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED3,
    },
    { /* 757 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF,
    },
    { /* 758 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED2_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED2_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED2_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED2", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED2,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED2,
    },
    { /* 759 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF,
    },
    { /* 760 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED1_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED1_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED1", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED1,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED1,
    },
    { /* 761 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF,
    },
    { /* 762 : INDEX_DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE1_VMEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_VMEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0_RESERVED0,
    },
    { /* 763 : INDEX_DX_M1_NPU0_PE1_DMA_CTRL */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_CTRL", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl,
      Write_Dx_m1_npu0_Pe1_dma_ctrl,
    },
    { /* 764 : INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_START_OP_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, DX_M1_NPU0_PE1_DMA_CTRL_PE1_START_OP_EN_LEN, DX_M1_NPU0_PE1_DMA_CTRL_PE1_START_OP_EN_MASK, DX_M1_NPU0_PE1_DMA_CTRL_PE1_START_OP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_CTRL.PE1_START_OP_EN", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_START_OP_EN,
      Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_START_OP_EN,
    },
    { /* 765 : INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, DX_M1_NPU0_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE_LEN, DX_M1_NPU0_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE_MASK, DX_M1_NPU0_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE,
      Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE,
    },
    { /* 766 : INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH_LEN, DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH_MASK, DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH,
      Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH,
    },
    { /* 767 : INDEX_DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE_LEN, DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE_MASK, DX_M1_NPU0_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE,
      Write_Dx_m1_npu0_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE,
    },
    { /* 768 : INDEX_DX_M1_NPU0_PE1_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, DX_M1_NPU0_PE1_DMA_CTRL_RESERVED0_LEN, DX_M1_NPU0_PE1_DMA_CTRL_RESERVED0_MASK, DX_M1_NPU0_PE1_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_DMA_CTRL.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl_RESERVED0,
      Write_Dx_m1_npu0_Pe1_dma_ctrl_RESERVED0,
    },
    { /* 769 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0,
    },
    { /* 770 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE,
    },
    { /* 771 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME,
    },
    { /* 772 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE,
    },
    { /* 773 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN,
    },
    { /* 774 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0_RESERVED0,
    },
    { /* 775 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg1,
    },
    { /* 776 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e0, DX_M1_NPU0_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE,
    },
    { /* 777 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg2,
    },
    { /* 778 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e4, DX_M1_NPU0_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR,
    },
    { /* 779 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg3,
    },
    { /* 780 : INDEX_DX_M1_NPU0_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e8, DX_M1_NPU0_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR,
    },
    { /* 781 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ec, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_W_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg0,
    },
    { /* 782 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ec, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_TIME_LEN, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_TIME_MASK, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_TIME", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_TIME,
    },
    { /* 783 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ec, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_MODE_LEN, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_MODE_MASK, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_MODE", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_MODE,
    },
    { /* 784 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ec, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_EN_LEN, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_EN_MASK, DX_M1_NPU0_PE1_DMA_W_CFG0_PE1_RD_W_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG0.PE1_RD_W_EN", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg0_PE1_RD_W_EN,
    },
    { /* 785 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ec, DX_M1_NPU0_PE1_DMA_W_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE1_DMA_W_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE1_DMA_W_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg0_RESERVED0,
    },
    { /* 786 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg1,
    },
    { /* 787 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f0, DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE_LEN, DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE_MASK, DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE,
    },
    { /* 788 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f0, DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_SIZE_LEN, DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_SIZE_MASK, DX_M1_NPU0_PE1_DMA_W_CFG1_PE1_RD_W_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG1.PE1_RD_W_SIZE", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg1_PE1_RD_W_SIZE,
    },
    { /* 789 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg2,
    },
    { /* 790 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f4, DX_M1_NPU0_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR,
    },
    { /* 791 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg3,
    },
    { /* 792 : INDEX_DX_M1_NPU0_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f8, DX_M1_NPU0_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR,
    },
    { /* 793 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0,
    },
    { /* 794 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE,
    },
    { /* 795 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME,
    },
    { /* 796 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE,
    },
    { /* 797 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_EN_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_EN_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG0_PE1_RD_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0.PE1_RD_INF_EN", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_PE1_RD_INF_EN,
    },
    { /* 798 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, DX_M1_NPU0_PE1_DMA_INF_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0_RESERVED0,
    },
    { /* 799 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x300, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg1,
    },
    { /* 800 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x300, DX_M1_NPU0_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE,
    },
    { /* 801 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x304, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg2,
    },
    { /* 802 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x304, DX_M1_NPU0_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR,
    },
    { /* 803 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x308, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg3,
    },
    { /* 804 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x308, DX_M1_NPU0_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE,
    },
    { /* 805 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x30c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG4", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg4,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg4,
    },
    { /* 806 : INDEX_DX_M1_NPU0_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x30c, DX_M1_NPU0_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR,
    },
    { /* 807 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0,
    },
    { /* 808 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE,
    },
    { /* 809 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME,
    },
    { /* 810 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED1", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED1,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED1,
    },
    { /* 811 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN,
    },
    { /* 812 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0.RESERVED0", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED0,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0_RESERVED0,
    },
    { /* 813 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x314, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg1,
    },
    { /* 814 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x314, DX_M1_NPU0_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE,
    },
    { /* 815 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x318, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg2,
    },
    { /* 816 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x318, DX_M1_NPU0_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR,
    },
    { /* 817 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x31c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg3,
    },
    { /* 818 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x31c, DX_M1_NPU0_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE,
    },
    { /* 819 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x320, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg4,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg4,
    },
    { /* 820 : INDEX_DX_M1_NPU0_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x320, DX_M1_NPU0_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR_LEN, DX_M1_NPU0_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR_MASK, DX_M1_NPU0_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR,
    },
  },

  [1] = {
    /* type, baseaddr, addr, len, mask, offset, reset_val, read, write, enable, name */
    { /* 0 : INDEX_DX_M1_SYSTEM_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_SYSTEM.ID", 
      Read_Dx_m1_system_Id,
      Write_Dx_m1_system_Id,
    },
    { /* 1 : INDEX_DX_M1_SYSTEM_ID_SYSTEM_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, DX_M1_SYSTEM_ID_SYSTEM_ID_LEN, DX_M1_SYSTEM_ID_SYSTEM_ID_MASK, DX_M1_SYSTEM_ID_SYSTEM_ID_OFFSET, 0x705, true, false, true, false,
      "DX_M1_SYSTEM.ID.SYSTEM_ID", 
      Read_Dx_m1_system_Id_SYSTEM_ID,
      Write_Dx_m1_system_Id_SYSTEM_ID,
    },
    { /* 2 : INDEX_DX_M1_SYSTEM_ID_REVISION_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, DX_M1_SYSTEM_ID_REVISION_ID_LEN, DX_M1_SYSTEM_ID_REVISION_ID_MASK, DX_M1_SYSTEM_ID_REVISION_ID_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.ID.REVISION_ID", 
      Read_Dx_m1_system_Id_REVISION_ID,
      Write_Dx_m1_system_Id_REVISION_ID,
    },
    { /* 3 : INDEX_DX_M1_SYSTEM_ID_DEVICE_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x0, DX_M1_SYSTEM_ID_DEVICE_ID_LEN, DX_M1_SYSTEM_ID_DEVICE_ID_MASK, DX_M1_SYSTEM_ID_DEVICE_ID_OFFSET, 0xb1, true, false, true, false,
      "DX_M1_SYSTEM.ID.DEVICE_ID", 
      Read_Dx_m1_system_Id_DEVICE_ID,
      Write_Dx_m1_system_Id_DEVICE_ID,
    },
    { /* 4 : INDEX_DX_M1_SYSTEM_STATUS */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_SYSTEM.STATUS", 
      Read_Dx_m1_system_Status,
      Write_Dx_m1_system_Status,
    },
    { /* 5 : INDEX_DX_M1_SYSTEM_STATUS_IRQ_STEP */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_IRQ_STEP_LEN, DX_M1_SYSTEM_STATUS_IRQ_STEP_MASK, DX_M1_SYSTEM_STATUS_IRQ_STEP_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.IRQ_STEP", 
      Read_Dx_m1_system_Status_IRQ_STEP,
      Write_Dx_m1_system_Status_IRQ_STEP,
    },
    { /* 6 : INDEX_DX_M1_SYSTEM_STATUS_IRQ_INF */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_IRQ_INF_LEN, DX_M1_SYSTEM_STATUS_IRQ_INF_MASK, DX_M1_SYSTEM_STATUS_IRQ_INF_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.IRQ_INF", 
      Read_Dx_m1_system_Status_IRQ_INF,
      Write_Dx_m1_system_Status_IRQ_INF,
    },
    { /* 7 : INDEX_DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE_LEN, DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE_MASK, DX_M1_SYSTEM_STATUS_IRQ_INPUT_DONE_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.IRQ_INPUT_DONE", 
      Read_Dx_m1_system_Status_IRQ_INPUT_DONE,
      Write_Dx_m1_system_Status_IRQ_INPUT_DONE,
    },
    { /* 8 : INDEX_DX_M1_SYSTEM_STATUS_BUSY */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_BUSY_LEN, DX_M1_SYSTEM_STATUS_BUSY_MASK, DX_M1_SYSTEM_STATUS_BUSY_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.BUSY", 
      Read_Dx_m1_system_Status_BUSY,
      Write_Dx_m1_system_Status_BUSY,
    },
    { /* 9 : INDEX_DX_M1_SYSTEM_STATUS_USER_DMA */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_USER_DMA_LEN, DX_M1_SYSTEM_STATUS_USER_DMA_MASK, DX_M1_SYSTEM_STATUS_USER_DMA_OFFSET, 0x1, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.USER_DMA", 
      Read_Dx_m1_system_Status_USER_DMA,
      Write_Dx_m1_system_Status_USER_DMA,
    },
    { /* 10 : INDEX_DX_M1_SYSTEM_STATUS_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_RESERVED0_LEN, DX_M1_SYSTEM_STATUS_RESERVED0_MASK, DX_M1_SYSTEM_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_SYSTEM.STATUS.RESERVED0", 
      Read_Dx_m1_system_Status_RESERVED0,
      Write_Dx_m1_system_Status_RESERVED0,
    },
    { /* 11 : INDEX_DX_M1_SYSTEM_STATUS_ARGMAX_ID */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x4, DX_M1_SYSTEM_STATUS_ARGMAX_ID_LEN, DX_M1_SYSTEM_STATUS_ARGMAX_ID_MASK, DX_M1_SYSTEM_STATUS_ARGMAX_ID_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.STATUS.ARGMAX_ID", 
      Read_Dx_m1_system_Status_ARGMAX_ID,
      Write_Dx_m1_system_Status_ARGMAX_ID,
    },
    { /* 12 : INDEX_DX_M1_SYSTEM_MODE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_SYSTEM.MODE", 
      Read_Dx_m1_system_Mode,
      Write_Dx_m1_system_Mode,
    },
    { /* 13 : INDEX_DX_M1_SYSTEM_MODE_LAST_CMD_NUM */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_LAST_CMD_NUM_LEN, DX_M1_SYSTEM_MODE_LAST_CMD_NUM_MASK, DX_M1_SYSTEM_MODE_LAST_CMD_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.LAST_CMD_NUM", 
      Read_Dx_m1_system_Mode_LAST_CMD_NUM,
      Write_Dx_m1_system_Mode_LAST_CMD_NUM,
    },
    { /* 14 : INDEX_DX_M1_SYSTEM_MODE_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_RESERVED0_LEN, DX_M1_SYSTEM_MODE_RESERVED0_MASK, DX_M1_SYSTEM_MODE_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_SYSTEM.MODE.RESERVED0", 
      Read_Dx_m1_system_Mode_RESERVED0,
      Write_Dx_m1_system_Mode_RESERVED0,
    },
    { /* 15 : INDEX_DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN_LEN, DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN_MASK, DX_M1_SYSTEM_MODE_IRQ_INPUT_DONE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.IRQ_INPUT_DONE_EN", 
      Read_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN,
      Write_Dx_m1_system_Mode_IRQ_INPUT_DONE_EN,
    },
    { /* 16 : INDEX_DX_M1_SYSTEM_MODE_AUTORUN_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_AUTORUN_EN_LEN, DX_M1_SYSTEM_MODE_AUTORUN_EN_MASK, DX_M1_SYSTEM_MODE_AUTORUN_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.AUTORUN_EN", 
      Read_Dx_m1_system_Mode_AUTORUN_EN,
      Write_Dx_m1_system_Mode_AUTORUN_EN,
    },
    { /* 17 : INDEX_DX_M1_SYSTEM_MODE_IRQ_STEP_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_IRQ_STEP_EN_LEN, DX_M1_SYSTEM_MODE_IRQ_STEP_EN_MASK, DX_M1_SYSTEM_MODE_IRQ_STEP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.IRQ_STEP_EN", 
      Read_Dx_m1_system_Mode_IRQ_STEP_EN,
      Write_Dx_m1_system_Mode_IRQ_STEP_EN,
    },
    { /* 18 : INDEX_DX_M1_SYSTEM_MODE_IRQ_INF_EN */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x8, DX_M1_SYSTEM_MODE_IRQ_INF_EN_LEN, DX_M1_SYSTEM_MODE_IRQ_INF_EN_MASK, DX_M1_SYSTEM_MODE_IRQ_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.MODE.IRQ_INF_EN", 
      Read_Dx_m1_system_Mode_IRQ_INF_EN,
      Write_Dx_m1_system_Mode_IRQ_INF_EN,
    },
    { /* 19 : INDEX_DX_M1_SYSTEM_CMD */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, false, true, true, true,
      "DX_M1_SYSTEM.CMD", 
      Read_Dx_m1_system_Cmd,
      Write_Dx_m1_system_Cmd,
    },
    { /* 20 : INDEX_DX_M1_SYSTEM_CMD_START */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0xc, DX_M1_SYSTEM_CMD_START_LEN, DX_M1_SYSTEM_CMD_START_MASK, DX_M1_SYSTEM_CMD_START_OFFSET, 0x0, false, true, true, false,
      "DX_M1_SYSTEM.CMD.START", 
      Read_Dx_m1_system_Cmd_START,
      Write_Dx_m1_system_Cmd_START,
    },
    { /* 21 : INDEX_DX_M1_SYSTEM_CMD_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0xc, DX_M1_SYSTEM_CMD_RESERVED0_LEN, DX_M1_SYSTEM_CMD_RESERVED0_MASK, DX_M1_SYSTEM_CMD_RESERVED0_OFFSET, 0x0, false, true, false, false,
      "DX_M1_SYSTEM.CMD.RESERVED0", 
      Read_Dx_m1_system_Cmd_RESERVED0,
      Write_Dx_m1_system_Cmd_RESERVED0,
    },
    { /* 22 : INDEX_DX_M1_SYSTEM_CMD_STATUS */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_SYSTEM.CMD_STATUS", 
      Read_Dx_m1_system_Cmd_status,
      Write_Dx_m1_system_Cmd_status,
    },
    { /* 23 : INDEX_DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x10, DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS_LEN, DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS_MASK, DX_M1_SYSTEM_CMD_STATUS_CMD_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_SYSTEM.CMD_STATUS.CMD_STATUS", 
      Read_Dx_m1_system_Cmd_status_CMD_STATUS,
      Write_Dx_m1_system_Cmd_status_CMD_STATUS,
    },
    { /* 24 : INDEX_DX_M1_SYSTEM_CMD_STATUS_RESERVED0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x10, DX_M1_SYSTEM_CMD_STATUS_RESERVED0_LEN, DX_M1_SYSTEM_CMD_STATUS_RESERVED0_MASK, DX_M1_SYSTEM_CMD_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_SYSTEM.CMD_STATUS.RESERVED0", 
      Read_Dx_m1_system_Cmd_status_RESERVED0,
      Write_Dx_m1_system_Cmd_status_RESERVED0,
    },
    { /* 25 : INDEX_DX_M1_SYSTEM_FEATURE_BASE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.FEATURE_BASE", 
      Read_Dx_m1_system_Feature_base,
      Write_Dx_m1_system_Feature_base,
    },
    { /* 26 : INDEX_DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x14, DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET_LEN, DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET_MASK, DX_M1_SYSTEM_FEATURE_BASE_FEATURE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.FEATURE_BASE.FEATURE_OFFSET", 
      Read_Dx_m1_system_Feature_base_FEATURE_OFFSET,
      Write_Dx_m1_system_Feature_base_FEATURE_OFFSET,
    },
    { /* 27 : INDEX_DX_M1_SYSTEM_WEIGHT_BASE */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.WEIGHT_BASE", 
      Read_Dx_m1_system_Weight_base,
      Write_Dx_m1_system_Weight_base,
    },
    { /* 28 : INDEX_DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x18, DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET_LEN, DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET_MASK, DX_M1_SYSTEM_WEIGHT_BASE_WEIGHT_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.WEIGHT_BASE.WEIGHT_OFFSET", 
      Read_Dx_m1_system_Weight_base_WEIGHT_OFFSET,
      Write_Dx_m1_system_Weight_base_WEIGHT_OFFSET,
    },
    { /* 29 : INDEX_DX_M1_SYSTEM_SWREG0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG0", 
      Read_Dx_m1_system_Swreg0,
      Write_Dx_m1_system_Swreg0,
    },
    { /* 30 : INDEX_DX_M1_SYSTEM_SWREG0_SWREG0 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x1c, DX_M1_SYSTEM_SWREG0_SWREG0_LEN, DX_M1_SYSTEM_SWREG0_SWREG0_MASK, DX_M1_SYSTEM_SWREG0_SWREG0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG0.SWREG0", 
      Read_Dx_m1_system_Swreg0_SWREG0,
      Write_Dx_m1_system_Swreg0_SWREG0,
    },
    { /* 31 : INDEX_DX_M1_SYSTEM_SWREG1 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG1", 
      Read_Dx_m1_system_Swreg1,
      Write_Dx_m1_system_Swreg1,
    },
    { /* 32 : INDEX_DX_M1_SYSTEM_SWREG1_SWREG1 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x20, DX_M1_SYSTEM_SWREG1_SWREG1_LEN, DX_M1_SYSTEM_SWREG1_SWREG1_MASK, DX_M1_SYSTEM_SWREG1_SWREG1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG1.SWREG1", 
      Read_Dx_m1_system_Swreg1_SWREG1,
      Write_Dx_m1_system_Swreg1_SWREG1,
    },
    { /* 33 : INDEX_DX_M1_SYSTEM_SWREG2 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG2", 
      Read_Dx_m1_system_Swreg2,
      Write_Dx_m1_system_Swreg2,
    },
    { /* 34 : INDEX_DX_M1_SYSTEM_SWREG2_SWREG2 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x24, DX_M1_SYSTEM_SWREG2_SWREG2_LEN, DX_M1_SYSTEM_SWREG2_SWREG2_MASK, DX_M1_SYSTEM_SWREG2_SWREG2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG2.SWREG2", 
      Read_Dx_m1_system_Swreg2_SWREG2,
      Write_Dx_m1_system_Swreg2_SWREG2,
    },
    { /* 35 : INDEX_DX_M1_SYSTEM_SWREG3 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_SYSTEM.SWREG3", 
      Read_Dx_m1_system_Swreg3,
      Write_Dx_m1_system_Swreg3,
    },
    { /* 36 : INDEX_DX_M1_SYSTEM_SWREG3_SWREG3 */
      DXRT_NPU_REG_SYSTEM, REG_DX_M1_SYSTEM_OFFSET, REG_DX_M1_SYSTEM_OFFSET + 0x28, DX_M1_SYSTEM_SWREG3_SWREG3_LEN, DX_M1_SYSTEM_SWREG3_SWREG3_MASK, DX_M1_SYSTEM_SWREG3_SWREG3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_SYSTEM.SWREG3.SWREG3", 
      Read_Dx_m1_system_Swreg3_SWREG3,
      Write_Dx_m1_system_Swreg3_SWREG3,
    },
    { /* 37 : INDEX_DX_M1_DEBUG_STAMP0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DEBUG.STAMP0", 
      Read_Dx_m1_debug_Stamp0,
      Write_Dx_m1_debug_Stamp0,
    },
    { /* 38 : INDEX_DX_M1_DEBUG_STAMP0_LAYER_IDX */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, DX_M1_DEBUG_STAMP0_LAYER_IDX_LEN, DX_M1_DEBUG_STAMP0_LAYER_IDX_MASK, DX_M1_DEBUG_STAMP0_LAYER_IDX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.STAMP0.LAYER_IDX", 
      Read_Dx_m1_debug_Stamp0_LAYER_IDX,
      Write_Dx_m1_debug_Stamp0_LAYER_IDX,
    },
    { /* 39 : INDEX_DX_M1_DEBUG_STAMP0_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, DX_M1_DEBUG_STAMP0_RESERVED0_LEN, DX_M1_DEBUG_STAMP0_RESERVED0_MASK, DX_M1_DEBUG_STAMP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DEBUG.STAMP0.RESERVED0", 
      Read_Dx_m1_debug_Stamp0_RESERVED0,
      Write_Dx_m1_debug_Stamp0_RESERVED0,
    },
    { /* 40 : INDEX_DX_M1_DEBUG_STAMP0_STAMP_EN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x0, DX_M1_DEBUG_STAMP0_STAMP_EN_LEN, DX_M1_DEBUG_STAMP0_STAMP_EN_MASK, DX_M1_DEBUG_STAMP0_STAMP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.STAMP0.STAMP_EN", 
      Read_Dx_m1_debug_Stamp0_STAMP_EN,
      Write_Dx_m1_debug_Stamp0_STAMP_EN,
    },
    { /* 41 : INDEX_DX_M1_DEBUG_STAMP1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP1", 
      Read_Dx_m1_debug_Stamp1,
      Write_Dx_m1_debug_Stamp1,
    },
    { /* 42 : INDEX_DX_M1_DEBUG_STAMP1_CLK_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4, DX_M1_DEBUG_STAMP1_CLK_CNT_LEN, DX_M1_DEBUG_STAMP1_CLK_CNT_MASK, DX_M1_DEBUG_STAMP1_CLK_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP1.CLK_CNT", 
      Read_Dx_m1_debug_Stamp1_CLK_CNT,
      Write_Dx_m1_debug_Stamp1_CLK_CNT,
    },
    { /* 43 : INDEX_DX_M1_DEBUG_STAMP2 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP2", 
      Read_Dx_m1_debug_Stamp2,
      Write_Dx_m1_debug_Stamp2,
    },
    { /* 44 : INDEX_DX_M1_DEBUG_STAMP2_PSEUDO_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x8, DX_M1_DEBUG_STAMP2_PSEUDO_CNT_LEN, DX_M1_DEBUG_STAMP2_PSEUDO_CNT_MASK, DX_M1_DEBUG_STAMP2_PSEUDO_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP2.PSEUDO_CNT", 
      Read_Dx_m1_debug_Stamp2_PSEUDO_CNT,
      Write_Dx_m1_debug_Stamp2_PSEUDO_CNT,
    },
    { /* 45 : INDEX_DX_M1_DEBUG_STAMP3 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP3", 
      Read_Dx_m1_debug_Stamp3,
      Write_Dx_m1_debug_Stamp3,
    },
    { /* 46 : INDEX_DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0xc, DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT_LEN, DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT_MASK, DX_M1_DEBUG_STAMP3_DMA_RD_WR_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP3.DMA_RD_WR_CNT", 
      Read_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT,
      Write_Dx_m1_debug_Stamp3_DMA_RD_WR_CNT,
    },
    { /* 47 : INDEX_DX_M1_DEBUG_STAMP4 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP4", 
      Read_Dx_m1_debug_Stamp4,
      Write_Dx_m1_debug_Stamp4,
    },
    { /* 48 : INDEX_DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x10, DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT_LEN, DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT_MASK, DX_M1_DEBUG_STAMP4_DMA_RD_ONLY_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP4.DMA_RD_ONLY_CNT", 
      Read_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT,
      Write_Dx_m1_debug_Stamp4_DMA_RD_ONLY_CNT,
    },
    { /* 49 : INDEX_DX_M1_DEBUG_STAMP5 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.STAMP5", 
      Read_Dx_m1_debug_Stamp5,
      Write_Dx_m1_debug_Stamp5,
    },
    { /* 50 : INDEX_DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x14, DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT_LEN, DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT_MASK, DX_M1_DEBUG_STAMP5_DMA_WR_ONLY_CNT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP5.DMA_WR_ONLY_CNT", 
      Read_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT,
      Write_Dx_m1_debug_Stamp5_DMA_WR_ONLY_CNT,
    },
    { /* 51 : INDEX_DX_M1_DEBUG_STAMP6 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP6", 
      Read_Dx_m1_debug_Stamp6,
      Write_Dx_m1_debug_Stamp6,
    },
    { /* 52 : INDEX_DX_M1_DEBUG_STAMP6_CLK_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x18, DX_M1_DEBUG_STAMP6_CLK_CNT_SEL_LEN, DX_M1_DEBUG_STAMP6_CLK_CNT_SEL_MASK, DX_M1_DEBUG_STAMP6_CLK_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP6.CLK_CNT_SEL", 
      Read_Dx_m1_debug_Stamp6_CLK_CNT_SEL,
      Write_Dx_m1_debug_Stamp6_CLK_CNT_SEL,
    },
    { /* 53 : INDEX_DX_M1_DEBUG_STAMP6_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x18, DX_M1_DEBUG_STAMP6_RESERVED0_LEN, DX_M1_DEBUG_STAMP6_RESERVED0_MASK, DX_M1_DEBUG_STAMP6_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP6.RESERVED0", 
      Read_Dx_m1_debug_Stamp6_RESERVED0,
      Write_Dx_m1_debug_Stamp6_RESERVED0,
    },
    { /* 54 : INDEX_DX_M1_DEBUG_STAMP7 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP7", 
      Read_Dx_m1_debug_Stamp7,
      Write_Dx_m1_debug_Stamp7,
    },
    { /* 55 : INDEX_DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x1c, DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL_LEN, DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL_MASK, DX_M1_DEBUG_STAMP7_PSEUDO_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP7.PSEUDO_CNT_SEL", 
      Read_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL,
      Write_Dx_m1_debug_Stamp7_PSEUDO_CNT_SEL,
    },
    { /* 56 : INDEX_DX_M1_DEBUG_STAMP7_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x1c, DX_M1_DEBUG_STAMP7_RESERVED0_LEN, DX_M1_DEBUG_STAMP7_RESERVED0_MASK, DX_M1_DEBUG_STAMP7_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP7.RESERVED0", 
      Read_Dx_m1_debug_Stamp7_RESERVED0,
      Write_Dx_m1_debug_Stamp7_RESERVED0,
    },
    { /* 57 : INDEX_DX_M1_DEBUG_STAMP8 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP8", 
      Read_Dx_m1_debug_Stamp8,
      Write_Dx_m1_debug_Stamp8,
    },
    { /* 58 : INDEX_DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x20, DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL_LEN, DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL_MASK, DX_M1_DEBUG_STAMP8_DMA_RD_WR_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP8.DMA_RD_WR_CNT_SEL", 
      Read_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL,
      Write_Dx_m1_debug_Stamp8_DMA_RD_WR_CNT_SEL,
    },
    { /* 59 : INDEX_DX_M1_DEBUG_STAMP8_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x20, DX_M1_DEBUG_STAMP8_RESERVED0_LEN, DX_M1_DEBUG_STAMP8_RESERVED0_MASK, DX_M1_DEBUG_STAMP8_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP8.RESERVED0", 
      Read_Dx_m1_debug_Stamp8_RESERVED0,
      Write_Dx_m1_debug_Stamp8_RESERVED0,
    },
    { /* 60 : INDEX_DX_M1_DEBUG_STAMP9 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP9", 
      Read_Dx_m1_debug_Stamp9,
      Write_Dx_m1_debug_Stamp9,
    },
    { /* 61 : INDEX_DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x24, DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL_LEN, DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL_MASK, DX_M1_DEBUG_STAMP9_DMA_RD_ONLY_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP9.DMA_RD_ONLY_CNT_SEL", 
      Read_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL,
      Write_Dx_m1_debug_Stamp9_DMA_RD_ONLY_CNT_SEL,
    },
    { /* 62 : INDEX_DX_M1_DEBUG_STAMP9_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x24, DX_M1_DEBUG_STAMP9_RESERVED0_LEN, DX_M1_DEBUG_STAMP9_RESERVED0_MASK, DX_M1_DEBUG_STAMP9_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP9.RESERVED0", 
      Read_Dx_m1_debug_Stamp9_RESERVED0,
      Write_Dx_m1_debug_Stamp9_RESERVED0,
    },
    { /* 63 : INDEX_DX_M1_DEBUG_STAMP10 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.STAMP10", 
      Read_Dx_m1_debug_Stamp10,
      Write_Dx_m1_debug_Stamp10,
    },
    { /* 64 : INDEX_DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x28, DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL_LEN, DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL_MASK, DX_M1_DEBUG_STAMP10_DMA_WR_ONLY_CNT_SEL_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.STAMP10.DMA_WR_ONLY_CNT_SEL", 
      Read_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL,
      Write_Dx_m1_debug_Stamp10_DMA_WR_ONLY_CNT_SEL,
    },
    { /* 65 : INDEX_DX_M1_DEBUG_STAMP10_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x28, DX_M1_DEBUG_STAMP10_RESERVED0_LEN, DX_M1_DEBUG_STAMP10_RESERVED0_MASK, DX_M1_DEBUG_STAMP10_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.STAMP10.RESERVED0", 
      Read_Dx_m1_debug_Stamp10_RESERVED0,
      Write_Dx_m1_debug_Stamp10_RESERVED0,
    },
    { /* 66 : INDEX_DX_M1_DEBUG_CKSUM0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x2c, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM0", 
      Read_Dx_m1_debug_Cksum0,
      Write_Dx_m1_debug_Cksum0,
    },
    { /* 67 : INDEX_DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x2c, DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN_LEN, DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN_MASK, DX_M1_DEBUG_CKSUM0_CKSUM_PE0_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM0.CKSUM_PE0_SFU_IN", 
      Read_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN,
      Write_Dx_m1_debug_Cksum0_CKSUM_PE0_SFU_IN,
    },
    { /* 68 : INDEX_DX_M1_DEBUG_CKSUM1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x30, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM1", 
      Read_Dx_m1_debug_Cksum1,
      Write_Dx_m1_debug_Cksum1,
    },
    { /* 69 : INDEX_DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x30, DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN_LEN, DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN_MASK, DX_M1_DEBUG_CKSUM1_CKSUM_PE1_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM1.CKSUM_PE1_SFU_IN", 
      Read_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN,
      Write_Dx_m1_debug_Cksum1_CKSUM_PE1_SFU_IN,
    },
    { /* 70 : INDEX_DX_M1_DEBUG_CKSUM2 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM2", 
      Read_Dx_m1_debug_Cksum2,
      Write_Dx_m1_debug_Cksum2,
    },
    { /* 71 : INDEX_DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM2_CKSUM_PE1_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM2.CKSUM_PE1_SFU_OUT", 
      Read_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT,
      Write_Dx_m1_debug_Cksum2_CKSUM_PE1_SFU_OUT,
    },
    { /* 72 : INDEX_DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM2_CKSUM_PE0_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM2.CKSUM_PE0_SFU_OUT", 
      Read_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT,
      Write_Dx_m1_debug_Cksum2_CKSUM_PE0_SFU_OUT,
    },
    { /* 73 : INDEX_DX_M1_DEBUG_CKSUM2_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x34, DX_M1_DEBUG_CKSUM2_RESERVED0_LEN, DX_M1_DEBUG_CKSUM2_RESERVED0_MASK, DX_M1_DEBUG_CKSUM2_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM2.RESERVED0", 
      Read_Dx_m1_debug_Cksum2_RESERVED0,
      Write_Dx_m1_debug_Cksum2_RESERVED0,
    },
    { /* 74 : INDEX_DX_M1_DEBUG_CKSUM3 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DEBUG.CKSUM3", 
      Read_Dx_m1_debug_Cksum3,
      Write_Dx_m1_debug_Cksum3,
    },
    { /* 75 : INDEX_DX_M1_DEBUG_CKSUM3_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, DX_M1_DEBUG_CKSUM3_RESERVED0_LEN, DX_M1_DEBUG_CKSUM3_RESERVED0_MASK, DX_M1_DEBUG_CKSUM3_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM3.RESERVED0", 
      Read_Dx_m1_debug_Cksum3_RESERVED0,
      Write_Dx_m1_debug_Cksum3_RESERVED0,
    },
    { /* 76 : INDEX_DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST_LEN, DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST_MASK, DX_M1_DEBUG_CKSUM3_CKSUM_ACC_RST_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.CKSUM3.CKSUM_ACC_RST", 
      Read_Dx_m1_debug_Cksum3_CKSUM_ACC_RST,
      Write_Dx_m1_debug_Cksum3_CKSUM_ACC_RST,
    },
    { /* 77 : INDEX_DX_M1_DEBUG_CKSUM3_CKSUM_EN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x38, DX_M1_DEBUG_CKSUM3_CKSUM_EN_LEN, DX_M1_DEBUG_CKSUM3_CKSUM_EN_MASK, DX_M1_DEBUG_CKSUM3_CKSUM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DEBUG.CKSUM3.CKSUM_EN", 
      Read_Dx_m1_debug_Cksum3_CKSUM_EN,
      Write_Dx_m1_debug_Cksum3_CKSUM_EN,
    },
    { /* 78 : INDEX_DX_M1_DEBUG_CKSUM4 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x3c, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM4", 
      Read_Dx_m1_debug_Cksum4,
      Write_Dx_m1_debug_Cksum4,
    },
    { /* 79 : INDEX_DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x3c, DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM4_CKSUM_PE0_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM4.CKSUM_PE0_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum4_CKSUM_PE0_SFU_IN_ACC,
    },
    { /* 80 : INDEX_DX_M1_DEBUG_CKSUM5 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x40, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM5", 
      Read_Dx_m1_debug_Cksum5,
      Write_Dx_m1_debug_Cksum5,
    },
    { /* 81 : INDEX_DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x40, DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM5_CKSUM_PE1_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM5.CKSUM_PE1_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum5_CKSUM_PE1_SFU_IN_ACC,
    },
    { /* 82 : INDEX_DX_M1_DEBUG_CKSUM6 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM6", 
      Read_Dx_m1_debug_Cksum6,
      Write_Dx_m1_debug_Cksum6,
    },
    { /* 83 : INDEX_DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM6_CKSUM_PE1_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM6.CKSUM_PE1_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum6_CKSUM_PE1_SFU_OUT_ACC,
    },
    { /* 84 : INDEX_DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM6_CKSUM_PE0_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM6.CKSUM_PE0_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum6_CKSUM_PE0_SFU_OUT_ACC,
    },
    { /* 85 : INDEX_DX_M1_DEBUG_CKSUM6_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x44, DX_M1_DEBUG_CKSUM6_RESERVED0_LEN, DX_M1_DEBUG_CKSUM6_RESERVED0_MASK, DX_M1_DEBUG_CKSUM6_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM6.RESERVED0", 
      Read_Dx_m1_debug_Cksum6_RESERVED0,
      Write_Dx_m1_debug_Cksum6_RESERVED0,
    },
    { /* 86 : INDEX_DX_M1_DEBUG_CKSUM7 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x48, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM7", 
      Read_Dx_m1_debug_Cksum7,
      Write_Dx_m1_debug_Cksum7,
    },
    { /* 87 : INDEX_DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x48, DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN_LEN, DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN_MASK, DX_M1_DEBUG_CKSUM7_CKSUM_PE2_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM7.CKSUM_PE2_SFU_IN", 
      Read_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN,
      Write_Dx_m1_debug_Cksum7_CKSUM_PE2_SFU_IN,
    },
    { /* 88 : INDEX_DX_M1_DEBUG_CKSUM8 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4c, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM8", 
      Read_Dx_m1_debug_Cksum8,
      Write_Dx_m1_debug_Cksum8,
    },
    { /* 89 : INDEX_DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x4c, DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN_LEN, DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN_MASK, DX_M1_DEBUG_CKSUM8_CKSUM_PE3_SFU_IN_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM8.CKSUM_PE3_SFU_IN", 
      Read_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN,
      Write_Dx_m1_debug_Cksum8_CKSUM_PE3_SFU_IN,
    },
    { /* 90 : INDEX_DX_M1_DEBUG_CKSUM9 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM9", 
      Read_Dx_m1_debug_Cksum9,
      Write_Dx_m1_debug_Cksum9,
    },
    { /* 91 : INDEX_DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM9_CKSUM_PE3_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM9.CKSUM_PE3_SFU_OUT", 
      Read_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT,
      Write_Dx_m1_debug_Cksum9_CKSUM_PE3_SFU_OUT,
    },
    { /* 92 : INDEX_DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT_LEN, DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT_MASK, DX_M1_DEBUG_CKSUM9_CKSUM_PE2_SFU_OUT_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM9.CKSUM_PE2_SFU_OUT", 
      Read_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT,
      Write_Dx_m1_debug_Cksum9_CKSUM_PE2_SFU_OUT,
    },
    { /* 93 : INDEX_DX_M1_DEBUG_CKSUM9_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x50, DX_M1_DEBUG_CKSUM9_RESERVED0_LEN, DX_M1_DEBUG_CKSUM9_RESERVED0_MASK, DX_M1_DEBUG_CKSUM9_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM9.RESERVED0", 
      Read_Dx_m1_debug_Cksum9_RESERVED0,
      Write_Dx_m1_debug_Cksum9_RESERVED0,
    },
    { /* 94 : INDEX_DX_M1_DEBUG_CKSUM10 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x54, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM10", 
      Read_Dx_m1_debug_Cksum10,
      Write_Dx_m1_debug_Cksum10,
    },
    { /* 95 : INDEX_DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x54, DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM10_CKSUM_PE2_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM10.CKSUM_PE2_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum10_CKSUM_PE2_SFU_IN_ACC,
    },
    { /* 96 : INDEX_DX_M1_DEBUG_CKSUM11 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x58, 32, 0xffffffff, 0x0, -1, true, false, true, false,
      "DX_M1_DEBUG.CKSUM11", 
      Read_Dx_m1_debug_Cksum11,
      Write_Dx_m1_debug_Cksum11,
    },
    { /* 97 : INDEX_DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x58, DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC_LEN, DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC_MASK, DX_M1_DEBUG_CKSUM11_CKSUM_PE3_SFU_IN_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM11.CKSUM_PE3_SFU_IN_ACC", 
      Read_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC,
      Write_Dx_m1_debug_Cksum11_CKSUM_PE3_SFU_IN_ACC,
    },
    { /* 98 : INDEX_DX_M1_DEBUG_CKSUM12 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.CKSUM12", 
      Read_Dx_m1_debug_Cksum12,
      Write_Dx_m1_debug_Cksum12,
    },
    { /* 99 : INDEX_DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM12_CKSUM_PE3_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM12.CKSUM_PE3_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum12_CKSUM_PE3_SFU_OUT_ACC,
    },
    { /* 100 : INDEX_DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC_LEN, DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC_MASK, DX_M1_DEBUG_CKSUM12_CKSUM_PE2_SFU_OUT_ACC_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DEBUG.CKSUM12.CKSUM_PE2_SFU_OUT_ACC", 
      Read_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC,
      Write_Dx_m1_debug_Cksum12_CKSUM_PE2_SFU_OUT_ACC,
    },
    { /* 101 : INDEX_DX_M1_DEBUG_CKSUM12_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x5c, DX_M1_DEBUG_CKSUM12_RESERVED0_LEN, DX_M1_DEBUG_CKSUM12_RESERVED0_MASK, DX_M1_DEBUG_CKSUM12_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.CKSUM12.RESERVED0", 
      Read_Dx_m1_debug_Cksum12_RESERVED0,
      Write_Dx_m1_debug_Cksum12_RESERVED0,
    },
    { /* 102 : INDEX_DX_M1_DEBUG_FSM_PE0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE0", 
      Read_Dx_m1_debug_Fsm_pe0,
      Write_Dx_m1_debug_Fsm_pe0,
    },
    { /* 103 : INDEX_DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR_LEN, DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR_MASK, DX_M1_DEBUG_FSM_PE0_FSM_PE0_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE0.FSM_PE0_WR", 
      Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR,
      Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_WR,
    },
    { /* 104 : INDEX_DX_M1_DEBUG_FSM_PE0_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE0_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE0_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE0.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe0_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe0_RESERVED1,
    },
    { /* 105 : INDEX_DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD_LEN, DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD_MASK, DX_M1_DEBUG_FSM_PE0_FSM_PE0_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE0.FSM_PE0_RD", 
      Read_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD,
      Write_Dx_m1_debug_Fsm_pe0_FSM_PE0_RD,
    },
    { /* 106 : INDEX_DX_M1_DEBUG_FSM_PE0_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x60, DX_M1_DEBUG_FSM_PE0_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE0_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE0_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE0.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe0_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe0_RESERVED0,
    },
    { /* 107 : INDEX_DX_M1_DEBUG_FSM_PE1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE1", 
      Read_Dx_m1_debug_Fsm_pe1,
      Write_Dx_m1_debug_Fsm_pe1,
    },
    { /* 108 : INDEX_DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR_LEN, DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR_MASK, DX_M1_DEBUG_FSM_PE1_FSM_PE1_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE1.FSM_PE1_WR", 
      Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR,
      Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_WR,
    },
    { /* 109 : INDEX_DX_M1_DEBUG_FSM_PE1_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE1_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE1_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE1.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe1_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe1_RESERVED1,
    },
    { /* 110 : INDEX_DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD_LEN, DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD_MASK, DX_M1_DEBUG_FSM_PE1_FSM_PE1_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE1.FSM_PE1_RD", 
      Read_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD,
      Write_Dx_m1_debug_Fsm_pe1_FSM_PE1_RD,
    },
    { /* 111 : INDEX_DX_M1_DEBUG_FSM_PE1_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x64, DX_M1_DEBUG_FSM_PE1_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE1_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE1_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE1.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe1_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe1_RESERVED0,
    },
    { /* 112 : INDEX_DX_M1_DEBUG_FSM_PE2 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE2", 
      Read_Dx_m1_debug_Fsm_pe2,
      Write_Dx_m1_debug_Fsm_pe2,
    },
    { /* 113 : INDEX_DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR_LEN, DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR_MASK, DX_M1_DEBUG_FSM_PE2_FSM_PE2_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE2.FSM_PE2_WR", 
      Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR,
      Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_WR,
    },
    { /* 114 : INDEX_DX_M1_DEBUG_FSM_PE2_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE2_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE2_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE2.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe2_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe2_RESERVED1,
    },
    { /* 115 : INDEX_DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD_LEN, DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD_MASK, DX_M1_DEBUG_FSM_PE2_FSM_PE2_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE2.FSM_PE2_RD", 
      Read_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD,
      Write_Dx_m1_debug_Fsm_pe2_FSM_PE2_RD,
    },
    { /* 116 : INDEX_DX_M1_DEBUG_FSM_PE2_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x68, DX_M1_DEBUG_FSM_PE2_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE2_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE2_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE2.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe2_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe2_RESERVED0,
    },
    { /* 117 : INDEX_DX_M1_DEBUG_FSM_PE3 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DEBUG.FSM_PE3", 
      Read_Dx_m1_debug_Fsm_pe3,
      Write_Dx_m1_debug_Fsm_pe3,
    },
    { /* 118 : INDEX_DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR_LEN, DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR_MASK, DX_M1_DEBUG_FSM_PE3_FSM_PE3_WR_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE3.FSM_PE3_WR", 
      Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR,
      Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_WR,
    },
    { /* 119 : INDEX_DX_M1_DEBUG_FSM_PE3_RESERVED1 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_RESERVED1_LEN, DX_M1_DEBUG_FSM_PE3_RESERVED1_MASK, DX_M1_DEBUG_FSM_PE3_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE3.RESERVED1", 
      Read_Dx_m1_debug_Fsm_pe3_RESERVED1,
      Write_Dx_m1_debug_Fsm_pe3_RESERVED1,
    },
    { /* 120 : INDEX_DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD_LEN, DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD_MASK, DX_M1_DEBUG_FSM_PE3_FSM_PE3_RD_OFFSET, 0x1, true, false, true, false,
      "DX_M1_DEBUG.FSM_PE3.FSM_PE3_RD", 
      Read_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD,
      Write_Dx_m1_debug_Fsm_pe3_FSM_PE3_RD,
    },
    { /* 121 : INDEX_DX_M1_DEBUG_FSM_PE3_RESERVED0 */
      DXRT_NPU_REG_DEBUG, REG_DX_M1_DEBUG_OFFSET, REG_DX_M1_DEBUG_OFFSET + 0x6c, DX_M1_DEBUG_FSM_PE3_RESERVED0_LEN, DX_M1_DEBUG_FSM_PE3_RESERVED0_MASK, DX_M1_DEBUG_FSM_PE3_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DEBUG.FSM_PE3.RESERVED0", 
      Read_Dx_m1_debug_Fsm_pe3_RESERVED0,
      Write_Dx_m1_debug_Fsm_pe3_RESERVED0,
    },
    { /* 122 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Axi_base_addr_low,
      Write_Dx_m1_dma_Axi_base_addr_low,
    },
    { /* 123 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x0, DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW_LEN, DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW_MASK, DX_M1_DMA_AXI_BASE_ADDR_LOW_AXI4_BASE_ADDR_LOW_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_LOW.AXI4_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW,
      Write_Dx_m1_dma_Axi_base_addr_low_AXI4_BASE_ADDR_LOW,
    },
    { /* 124 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Axi_base_addr_high,
      Write_Dx_m1_dma_Axi_base_addr_high,
    },
    { /* 125 : INDEX_DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4, DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH_LEN, DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH_MASK, DX_M1_DMA_AXI_BASE_ADDR_HIGH_AXI4_BASE_ADDR_HIGH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI_BASE_ADDR_HIGH.AXI4_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH,
      Write_Dx_m1_dma_Axi_base_addr_high_AXI4_BASE_ADDR_HIGH,
    },
    { /* 126 : INDEX_DX_M1_DMA_AXI4_RADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI4_RADDR", 
      Read_Dx_m1_dma_Axi4_raddr,
      Write_Dx_m1_dma_Axi4_raddr,
    },
    { /* 127 : INDEX_DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x8, DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR_LEN, DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR_MASK, DX_M1_DMA_AXI4_RADDR_DMA0_AXI4_RADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI4_RADDR.DMA0_AXI4_RADDR", 
      Read_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR,
      Write_Dx_m1_dma_Axi4_raddr_DMA0_AXI4_RADDR,
    },
    { /* 128 : INDEX_DX_M1_DMA_AXI4_WADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.AXI4_WADDR", 
      Read_Dx_m1_dma_Axi4_waddr,
      Write_Dx_m1_dma_Axi4_waddr,
    },
    { /* 129 : INDEX_DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0xc, DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR_LEN, DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR_MASK, DX_M1_DMA_AXI4_WADDR_DMA0_AXI4_WADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.AXI4_WADDR.DMA0_AXI4_WADDR", 
      Read_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR,
      Write_Dx_m1_dma_Axi4_waddr_DMA0_AXI4_WADDR,
    },
    { /* 130 : INDEX_DX_M1_DMA_RSVD0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD0", 
      Read_Dx_m1_dma_Rsvd0,
      Write_Dx_m1_dma_Rsvd0,
    },
    { /* 131 : INDEX_DX_M1_DMA_RSVD0_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x10, DX_M1_DMA_RSVD0_RESERVED0_LEN, DX_M1_DMA_RSVD0_RESERVED0_MASK, DX_M1_DMA_RSVD0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD0.RESERVED0", 
      Read_Dx_m1_dma_Rsvd0_RESERVED0,
      Write_Dx_m1_dma_Rsvd0_RESERVED0,
    },
    { /* 132 : INDEX_DX_M1_DMA_RSVD1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD1", 
      Read_Dx_m1_dma_Rsvd1,
      Write_Dx_m1_dma_Rsvd1,
    },
    { /* 133 : INDEX_DX_M1_DMA_RSVD1_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x14, DX_M1_DMA_RSVD1_RESERVED0_LEN, DX_M1_DMA_RSVD1_RESERVED0_MASK, DX_M1_DMA_RSVD1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD1.RESERVED0", 
      Read_Dx_m1_dma_Rsvd1_RESERVED0,
      Write_Dx_m1_dma_Rsvd1_RESERVED0,
    },
    { /* 134 : INDEX_DX_M1_DMA_SRAM_DST_ADDR0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR0", 
      Read_Dx_m1_dma_Sram_dst_addr0,
      Write_Dx_m1_dma_Sram_dst_addr0,
    },
    { /* 135 : INDEX_DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x18, DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0_LEN, DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0_MASK, DX_M1_DMA_SRAM_DST_ADDR0_DMA0_SRAM_DST_ADDR0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR0.DMA0_SRAM_DST_ADDR0", 
      Read_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0,
      Write_Dx_m1_dma_Sram_dst_addr0_DMA0_SRAM_DST_ADDR0,
    },
    { /* 136 : INDEX_DX_M1_DMA_SRAM_DST_ADDR1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR1", 
      Read_Dx_m1_dma_Sram_dst_addr1,
      Write_Dx_m1_dma_Sram_dst_addr1,
    },
    { /* 137 : INDEX_DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x1c, DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1_LEN, DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1_MASK, DX_M1_DMA_SRAM_DST_ADDR1_DMA0_SRAM_DST_ADDR1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SRAM_DST_ADDR1.DMA0_SRAM_DST_ADDR1", 
      Read_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1,
      Write_Dx_m1_dma_Sram_dst_addr1_DMA0_SRAM_DST_ADDR1,
    },
    { /* 138 : INDEX_DX_M1_DMA_SRAM_SRC_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SRAM_SRC_ADDR", 
      Read_Dx_m1_dma_Sram_src_addr,
      Write_Dx_m1_dma_Sram_src_addr,
    },
    { /* 139 : INDEX_DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x20, DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR_LEN, DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR_MASK, DX_M1_DMA_SRAM_SRC_ADDR_DMA0_SRAM_SRC_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SRAM_SRC_ADDR.DMA0_SRAM_SRC_ADDR", 
      Read_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR,
      Write_Dx_m1_dma_Sram_src_addr_DMA0_SRAM_SRC_ADDR,
    },
    { /* 140 : INDEX_DX_M1_DMA_READ_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.READ_SIZE", 
      Read_Dx_m1_dma_Read_size,
      Write_Dx_m1_dma_Read_size,
    },
    { /* 141 : INDEX_DX_M1_DMA_READ_SIZE_RESERVED1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, DX_M1_DMA_READ_SIZE_RESERVED1_LEN, DX_M1_DMA_READ_SIZE_RESERVED1_MASK, DX_M1_DMA_READ_SIZE_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.READ_SIZE.RESERVED1", 
      Read_Dx_m1_dma_Read_size_RESERVED1,
      Write_Dx_m1_dma_Read_size_RESERVED1,
    },
    { /* 142 : INDEX_DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE_LEN, DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE_MASK, DX_M1_DMA_READ_SIZE_DMA0_READ_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.READ_SIZE.DMA0_READ_SIZE", 
      Read_Dx_m1_dma_Read_size_DMA0_READ_SIZE,
      Write_Dx_m1_dma_Read_size_DMA0_READ_SIZE,
    },
    { /* 143 : INDEX_DX_M1_DMA_READ_SIZE_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x24, DX_M1_DMA_READ_SIZE_RESERVED0_LEN, DX_M1_DMA_READ_SIZE_RESERVED0_MASK, DX_M1_DMA_READ_SIZE_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.READ_SIZE.RESERVED0", 
      Read_Dx_m1_dma_Read_size_RESERVED0,
      Write_Dx_m1_dma_Read_size_RESERVED0,
    },
    { /* 144 : INDEX_DX_M1_DMA_WRITE_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.WRITE_SIZE", 
      Read_Dx_m1_dma_Write_size,
      Write_Dx_m1_dma_Write_size,
    },
    { /* 145 : INDEX_DX_M1_DMA_WRITE_SIZE_RESERVED1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, DX_M1_DMA_WRITE_SIZE_RESERVED1_LEN, DX_M1_DMA_WRITE_SIZE_RESERVED1_MASK, DX_M1_DMA_WRITE_SIZE_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.WRITE_SIZE.RESERVED1", 
      Read_Dx_m1_dma_Write_size_RESERVED1,
      Write_Dx_m1_dma_Write_size_RESERVED1,
    },
    { /* 146 : INDEX_DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE_LEN, DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE_MASK, DX_M1_DMA_WRITE_SIZE_DMA0_WRITE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.WRITE_SIZE.DMA0_WRITE_SIZE", 
      Read_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE,
      Write_Dx_m1_dma_Write_size_DMA0_WRITE_SIZE,
    },
    { /* 147 : INDEX_DX_M1_DMA_WRITE_SIZE_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x28, DX_M1_DMA_WRITE_SIZE_RESERVED0_LEN, DX_M1_DMA_WRITE_SIZE_RESERVED0_MASK, DX_M1_DMA_WRITE_SIZE_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.WRITE_SIZE.RESERVED0", 
      Read_Dx_m1_dma_Write_size_RESERVED0,
      Write_Dx_m1_dma_Write_size_RESERVED0,
    },
    { /* 148 : INDEX_DX_M1_DMA_RSVD2 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x2c, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD2", 
      Read_Dx_m1_dma_Rsvd2,
      Write_Dx_m1_dma_Rsvd2,
    },
    { /* 149 : INDEX_DX_M1_DMA_RSVD2_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x2c, DX_M1_DMA_RSVD2_RESERVED0_LEN, DX_M1_DMA_RSVD2_RESERVED0_MASK, DX_M1_DMA_RSVD2_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD2.RESERVED0", 
      Read_Dx_m1_dma_Rsvd2_RESERVED0,
      Write_Dx_m1_dma_Rsvd2_RESERVED0,
    },
    { /* 150 : INDEX_DX_M1_DMA_RSVD3 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x30, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD3", 
      Read_Dx_m1_dma_Rsvd3,
      Write_Dx_m1_dma_Rsvd3,
    },
    { /* 151 : INDEX_DX_M1_DMA_RSVD3_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x30, DX_M1_DMA_RSVD3_RESERVED0_LEN, DX_M1_DMA_RSVD3_RESERVED0_MASK, DX_M1_DMA_RSVD3_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD3.RESERVED0", 
      Read_Dx_m1_dma_Rsvd3_RESERVED0,
      Write_Dx_m1_dma_Rsvd3_RESERVED0,
    },
    { /* 152 : INDEX_DX_M1_DMA_RSVD4 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x34, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD4", 
      Read_Dx_m1_dma_Rsvd4,
      Write_Dx_m1_dma_Rsvd4,
    },
    { /* 153 : INDEX_DX_M1_DMA_RSVD4_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x34, DX_M1_DMA_RSVD4_RESERVED0_LEN, DX_M1_DMA_RSVD4_RESERVED0_MASK, DX_M1_DMA_RSVD4_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD4.RESERVED0", 
      Read_Dx_m1_dma_Rsvd4_RESERVED0,
      Write_Dx_m1_dma_Rsvd4_RESERVED0,
    },
    { /* 154 : INDEX_DX_M1_DMA_RSVD5 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x38, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_DMA.RSVD5", 
      Read_Dx_m1_dma_Rsvd5,
      Write_Dx_m1_dma_Rsvd5,
    },
    { /* 155 : INDEX_DX_M1_DMA_RSVD5_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x38, DX_M1_DMA_RSVD5_RESERVED0_LEN, DX_M1_DMA_RSVD5_RESERVED0_MASK, DX_M1_DMA_RSVD5_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.RSVD5.RESERVED0", 
      Read_Dx_m1_dma_Rsvd5_RESERVED0,
      Write_Dx_m1_dma_Rsvd5_RESERVED0,
    },
    { /* 156 : INDEX_DX_M1_DMA_IRQ */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x3c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.IRQ", 
      Read_Dx_m1_dma_Irq,
      Write_Dx_m1_dma_Irq,
    },
    { /* 157 : INDEX_DX_M1_DMA_IRQ_DMA_IRQ_EN */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x3c, DX_M1_DMA_IRQ_DMA_IRQ_EN_LEN, DX_M1_DMA_IRQ_DMA_IRQ_EN_MASK, DX_M1_DMA_IRQ_DMA_IRQ_EN_OFFSET, 0x18, true, true, true, false,
      "DX_M1_DMA.IRQ.DMA_IRQ_EN", 
      Read_Dx_m1_dma_Irq_DMA_IRQ_EN,
      Write_Dx_m1_dma_Irq_DMA_IRQ_EN,
    },
    { /* 158 : INDEX_DX_M1_DMA_IRQ_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x3c, DX_M1_DMA_IRQ_RESERVED0_LEN, DX_M1_DMA_IRQ_RESERVED0_MASK, DX_M1_DMA_IRQ_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.IRQ.RESERVED0", 
      Read_Dx_m1_dma_Irq_RESERVED0,
      Write_Dx_m1_dma_Irq_RESERVED0,
    },
    { /* 159 : INDEX_DX_M1_DMA_CMD */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x40, 32, 0xffffffff, 0x0, -1, false, true, true, true,
      "DX_M1_DMA.CMD", 
      Read_Dx_m1_dma_Cmd,
      Write_Dx_m1_dma_Cmd,
    },
    { /* 160 : INDEX_DX_M1_DMA_CMD_DMA_START_CMD */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x40, DX_M1_DMA_CMD_DMA_START_CMD_LEN, DX_M1_DMA_CMD_DMA_START_CMD_MASK, DX_M1_DMA_CMD_DMA_START_CMD_OFFSET, 0x0, false, true, true, false,
      "DX_M1_DMA.CMD.DMA_START_CMD", 
      Read_Dx_m1_dma_Cmd_DMA_START_CMD,
      Write_Dx_m1_dma_Cmd_DMA_START_CMD,
    },
    { /* 161 : INDEX_DX_M1_DMA_CMD_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x40, DX_M1_DMA_CMD_RESERVED0_LEN, DX_M1_DMA_CMD_RESERVED0_MASK, DX_M1_DMA_CMD_RESERVED0_OFFSET, 0x0, false, true, false, false,
      "DX_M1_DMA.CMD.RESERVED0", 
      Read_Dx_m1_dma_Cmd_RESERVED0,
      Write_Dx_m1_dma_Cmd_RESERVED0,
    },
    { /* 162 : INDEX_DX_M1_DMA_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x44, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DMA.STATUS", 
      Read_Dx_m1_dma_Status,
      Write_Dx_m1_dma_Status,
    },
    { /* 163 : INDEX_DX_M1_DMA_STATUS_DMA_DONE_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x44, DX_M1_DMA_STATUS_DMA_DONE_STATUS_LEN, DX_M1_DMA_STATUS_DMA_DONE_STATUS_MASK, DX_M1_DMA_STATUS_DMA_DONE_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DMA.STATUS.DMA_DONE_STATUS", 
      Read_Dx_m1_dma_Status_DMA_DONE_STATUS,
      Write_Dx_m1_dma_Status_DMA_DONE_STATUS,
    },
    { /* 164 : INDEX_DX_M1_DMA_STATUS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x44, DX_M1_DMA_STATUS_RESERVED0_LEN, DX_M1_DMA_STATUS_RESERVED0_MASK, DX_M1_DMA_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.STATUS.RESERVED0", 
      Read_Dx_m1_dma_Status_RESERVED0,
      Write_Dx_m1_dma_Status_RESERVED0,
    },
    { /* 165 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x48, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Sfr_base_addr_low,
      Write_Dx_m1_dma_Sfr_base_addr_low,
    },
    { /* 166 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x48, DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW_LEN, DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW_MASK, DX_M1_DMA_SFR_BASE_ADDR_LOW_SFR_BASE_ADDR_LOW_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_LOW.SFR_BASE_ADDR_LOW", 
      Read_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW,
      Write_Dx_m1_dma_Sfr_base_addr_low_SFR_BASE_ADDR_LOW,
    },
    { /* 167 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Sfr_base_addr_high,
      Write_Dx_m1_dma_Sfr_base_addr_high,
    },
    { /* 168 : INDEX_DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x4c, DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH_LEN, DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH_MASK, DX_M1_DMA_SFR_BASE_ADDR_HIGH_SFR_BASE_ADDR_HIGH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_BASE_ADDR_HIGH.SFR_BASE_ADDR_HIGH", 
      Read_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH,
      Write_Dx_m1_dma_Sfr_base_addr_high_SFR_BASE_ADDR_HIGH,
    },
    { /* 169 : INDEX_DX_M1_DMA_SFR_ADDR_OFFS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x50, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.SFR_ADDR_OFFS", 
      Read_Dx_m1_dma_Sfr_addr_offs,
      Write_Dx_m1_dma_Sfr_addr_offs,
    },
    { /* 170 : INDEX_DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x50, DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0_LEN, DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0_MASK, DX_M1_DMA_SFR_ADDR_OFFS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.SFR_ADDR_OFFS.RESERVED0", 
      Read_Dx_m1_dma_Sfr_addr_offs_RESERVED0,
      Write_Dx_m1_dma_Sfr_addr_offs_RESERVED0,
    },
    { /* 171 : INDEX_DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x50, DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS_LEN, DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS_MASK, DX_M1_DMA_SFR_ADDR_OFFS_SFR_ADDR_OFFS_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_ADDR_OFFS.SFR_ADDR_OFFS", 
      Read_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS,
      Write_Dx_m1_dma_Sfr_addr_offs_SFR_ADDR_OFFS,
    },
    { /* 172 : INDEX_DX_M1_DMA_SFR_START_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x54, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.SFR_START_ADDR", 
      Read_Dx_m1_dma_Sfr_start_addr,
      Write_Dx_m1_dma_Sfr_start_addr,
    },
    { /* 173 : INDEX_DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x54, DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR_LEN, DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR_MASK, DX_M1_DMA_SFR_START_ADDR_SFR_START_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_START_ADDR.SFR_START_ADDR", 
      Read_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR,
      Write_Dx_m1_dma_Sfr_start_addr_SFR_START_ADDR,
    },
    { /* 174 : INDEX_DX_M1_DMA_SFR_START_ADDR_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x54, DX_M1_DMA_SFR_START_ADDR_RESERVED0_LEN, DX_M1_DMA_SFR_START_ADDR_RESERVED0_MASK, DX_M1_DMA_SFR_START_ADDR_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.SFR_START_ADDR.RESERVED0", 
      Read_Dx_m1_dma_Sfr_start_addr_RESERVED0,
      Write_Dx_m1_dma_Sfr_start_addr_RESERVED0,
    },
    { /* 175 : INDEX_DX_M1_DMA_SFR_MOVE_CNT */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, 32, 0xffffffff, 0x0, -1, true, false, false, true,
      "DX_M1_DMA.SFR_MOVE_CNT", 
      Read_Dx_m1_dma_Sfr_move_cnt,
      Write_Dx_m1_dma_Sfr_move_cnt,
    },
    { /* 176 : INDEX_DX_M1_DMA_SFR_MOVE_CNT_RESERVED1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, DX_M1_DMA_SFR_MOVE_CNT_RESERVED1_LEN, DX_M1_DMA_SFR_MOVE_CNT_RESERVED1_MASK, DX_M1_DMA_SFR_MOVE_CNT_RESERVED1_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.SFR_MOVE_CNT.RESERVED1", 
      Read_Dx_m1_dma_Sfr_move_cnt_RESERVED1,
      Write_Dx_m1_dma_Sfr_move_cnt_RESERVED1,
    },
    { /* 177 : INDEX_DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT_LEN, DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT_MASK, DX_M1_DMA_SFR_MOVE_CNT_SFR_MOVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_DMA.SFR_MOVE_CNT.SFR_MOVE_CNT", 
      Read_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT,
      Write_Dx_m1_dma_Sfr_move_cnt_SFR_MOVE_CNT,
    },
    { /* 178 : INDEX_DX_M1_DMA_SFR_MOVE_CNT_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x58, DX_M1_DMA_SFR_MOVE_CNT_RESERVED0_LEN, DX_M1_DMA_SFR_MOVE_CNT_RESERVED0_MASK, DX_M1_DMA_SFR_MOVE_CNT_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.SFR_MOVE_CNT.RESERVED0", 
      Read_Dx_m1_dma_Sfr_move_cnt_RESERVED0,
      Write_Dx_m1_dma_Sfr_move_cnt_RESERVED0,
    },
    { /* 179 : INDEX_DX_M1_DMA_SFR_ID */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x5c, 32, 0xffffffff, 0x0, -1, false, true, true, true,
      "DX_M1_DMA.SFR_ID", 
      Read_Dx_m1_dma_Sfr_id,
      Write_Dx_m1_dma_Sfr_id,
    },
    { /* 180 : INDEX_DX_M1_DMA_SFR_ID_SFR_ID */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x5c, DX_M1_DMA_SFR_ID_SFR_ID_LEN, DX_M1_DMA_SFR_ID_SFR_ID_MASK, DX_M1_DMA_SFR_ID_SFR_ID_OFFSET, 0x0, false, true, true, false,
      "DX_M1_DMA.SFR_ID.SFR_ID", 
      Read_Dx_m1_dma_Sfr_id_SFR_ID,
      Write_Dx_m1_dma_Sfr_id_SFR_ID,
    },
    { /* 181 : INDEX_DX_M1_DMA_SFR_ID_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x5c, DX_M1_DMA_SFR_ID_RESERVED0_LEN, DX_M1_DMA_SFR_ID_RESERVED0_MASK, DX_M1_DMA_SFR_ID_RESERVED0_OFFSET, 0x0, false, true, false, false,
      "DX_M1_DMA.SFR_ID.RESERVED0", 
      Read_Dx_m1_dma_Sfr_id_RESERVED0,
      Write_Dx_m1_dma_Sfr_id_RESERVED0,
    },
    { /* 182 : INDEX_DX_M1_DMA_SFR_DMA_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x60, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DMA.SFR_DMA_STATUS", 
      Read_Dx_m1_dma_Sfr_dma_status,
      Write_Dx_m1_dma_Sfr_dma_status,
    },
    { /* 183 : INDEX_DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x60, DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS_LEN, DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS_MASK, DX_M1_DMA_SFR_DMA_STATUS_SFR_DMA_DONE_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DMA.SFR_DMA_STATUS.SFR_DMA_DONE_STATUS", 
      Read_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS,
      Write_Dx_m1_dma_Sfr_dma_status_SFR_DMA_DONE_STATUS,
    },
    { /* 184 : INDEX_DX_M1_DMA_SFR_DMA_STATUS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x60, DX_M1_DMA_SFR_DMA_STATUS_RESERVED0_LEN, DX_M1_DMA_SFR_DMA_STATUS_RESERVED0_MASK, DX_M1_DMA_SFR_DMA_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.SFR_DMA_STATUS.RESERVED0", 
      Read_Dx_m1_dma_Sfr_dma_status_RESERVED0,
      Write_Dx_m1_dma_Sfr_dma_status_RESERVED0,
    },
    { /* 185 : INDEX_DX_M1_DMA_DMA_CTRL */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x64, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.DMA_CTRL", 
      Read_Dx_m1_dma_Dma_ctrl,
      Write_Dx_m1_dma_Dma_ctrl,
    },
    { /* 186 : INDEX_DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x64, DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE_LEN, DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE_MASK, DX_M1_DMA_DMA_CTRL_DMA_CTRL_ENABLE_OFFSET, 0x4, true, true, true, false,
      "DX_M1_DMA.DMA_CTRL.DMA_CTRL_ENABLE", 
      Read_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE,
      Write_Dx_m1_dma_Dma_ctrl_DMA_CTRL_ENABLE,
    },
    { /* 187 : INDEX_DX_M1_DMA_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x64, DX_M1_DMA_DMA_CTRL_RESERVED0_LEN, DX_M1_DMA_DMA_CTRL_RESERVED0_MASK, DX_M1_DMA_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.DMA_CTRL.RESERVED0", 
      Read_Dx_m1_dma_Dma_ctrl_RESERVED0,
      Write_Dx_m1_dma_Dma_ctrl_RESERVED0,
    },
    { /* 188 : INDEX_DX_M1_DMA_FLUSH_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x68, 32, 0xffffffff, 0x0, -1, true, false, true, true,
      "DX_M1_DMA.FLUSH_STATUS", 
      Read_Dx_m1_dma_Flush_status,
      Write_Dx_m1_dma_Flush_status,
    },
    { /* 189 : INDEX_DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x68, DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS_LEN, DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS_MASK, DX_M1_DMA_FLUSH_STATUS_FLUSH_STATUS_OFFSET, 0x0, true, false, true, false,
      "DX_M1_DMA.FLUSH_STATUS.FLUSH_STATUS", 
      Read_Dx_m1_dma_Flush_status_FLUSH_STATUS,
      Write_Dx_m1_dma_Flush_status_FLUSH_STATUS,
    },
    { /* 190 : INDEX_DX_M1_DMA_FLUSH_STATUS_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x68, DX_M1_DMA_FLUSH_STATUS_RESERVED0_LEN, DX_M1_DMA_FLUSH_STATUS_RESERVED0_MASK, DX_M1_DMA_FLUSH_STATUS_RESERVED0_OFFSET, 0x0, true, false, false, false,
      "DX_M1_DMA.FLUSH_STATUS.RESERVED0", 
      Read_Dx_m1_dma_Flush_status_RESERVED0,
      Write_Dx_m1_dma_Flush_status_RESERVED0,
    },
    { /* 191 : INDEX_DX_M1_DMA_AXI_CFG0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x6c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG0", 
      Read_Dx_m1_dma_Axi_cfg0,
      Write_Dx_m1_dma_Axi_cfg0,
    },
    { /* 192 : INDEX_DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x6c, DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH_LEN, DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH_MASK, DX_M1_DMA_AXI_CFG0_AXI_RDMA_BURST_LENGTH_OFFSET, 0x10, true, true, true, false,
      "DX_M1_DMA.AXI_CFG0.AXI_RDMA_BURST_LENGTH", 
      Read_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH,
      Write_Dx_m1_dma_Axi_cfg0_AXI_RDMA_BURST_LENGTH,
    },
    { /* 193 : INDEX_DX_M1_DMA_AXI_CFG0_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x6c, DX_M1_DMA_AXI_CFG0_RESERVED0_LEN, DX_M1_DMA_AXI_CFG0_RESERVED0_MASK, DX_M1_DMA_AXI_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG0.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg0_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg0_RESERVED0,
    },
    { /* 194 : INDEX_DX_M1_DMA_AXI_CFG1 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x70, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG1", 
      Read_Dx_m1_dma_Axi_cfg1,
      Write_Dx_m1_dma_Axi_cfg1,
    },
    { /* 195 : INDEX_DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x70, DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH_LEN, DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH_MASK, DX_M1_DMA_AXI_CFG1_AXI_WDMA_BURST_LENGTH_OFFSET, 0x10, true, true, true, false,
      "DX_M1_DMA.AXI_CFG1.AXI_WDMA_BURST_LENGTH", 
      Read_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH,
      Write_Dx_m1_dma_Axi_cfg1_AXI_WDMA_BURST_LENGTH,
    },
    { /* 196 : INDEX_DX_M1_DMA_AXI_CFG1_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x70, DX_M1_DMA_AXI_CFG1_RESERVED0_LEN, DX_M1_DMA_AXI_CFG1_RESERVED0_MASK, DX_M1_DMA_AXI_CFG1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG1.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg1_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg1_RESERVED0,
    },
    { /* 197 : INDEX_DX_M1_DMA_AXI_CFG2 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x74, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG2", 
      Read_Dx_m1_dma_Axi_cfg2,
      Write_Dx_m1_dma_Axi_cfg2,
    },
    { /* 198 : INDEX_DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x74, DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO_LEN, DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO_MASK, DX_M1_DMA_AXI_CFG2_AXI_RDMA_MO_OFFSET, 0xf, true, true, true, false,
      "DX_M1_DMA.AXI_CFG2.AXI_RDMA_MO", 
      Read_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO,
      Write_Dx_m1_dma_Axi_cfg2_AXI_RDMA_MO,
    },
    { /* 199 : INDEX_DX_M1_DMA_AXI_CFG2_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x74, DX_M1_DMA_AXI_CFG2_RESERVED0_LEN, DX_M1_DMA_AXI_CFG2_RESERVED0_MASK, DX_M1_DMA_AXI_CFG2_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG2.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg2_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg2_RESERVED0,
    },
    { /* 200 : INDEX_DX_M1_DMA_AXI_CFG3 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x78, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG3", 
      Read_Dx_m1_dma_Axi_cfg3,
      Write_Dx_m1_dma_Axi_cfg3,
    },
    { /* 201 : INDEX_DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x78, DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO_LEN, DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO_MASK, DX_M1_DMA_AXI_CFG3_AXI_WDMA_MO_OFFSET, 0xf, true, true, true, false,
      "DX_M1_DMA.AXI_CFG3.AXI_WDMA_MO", 
      Read_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO,
      Write_Dx_m1_dma_Axi_cfg3_AXI_WDMA_MO,
    },
    { /* 202 : INDEX_DX_M1_DMA_AXI_CFG3_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x78, DX_M1_DMA_AXI_CFG3_RESERVED0_LEN, DX_M1_DMA_AXI_CFG3_RESERVED0_MASK, DX_M1_DMA_AXI_CFG3_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG3.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg3_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg3_RESERVED0,
    },
    { /* 203 : INDEX_DX_M1_DMA_AXI_CFG4 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x7c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_DMA.AXI_CFG4", 
      Read_Dx_m1_dma_Axi_cfg4,
      Write_Dx_m1_dma_Axi_cfg4,
    },
    { /* 204 : INDEX_DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x7c, DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY_LEN, DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY_MASK, DX_M1_DMA_AXI_CFG4_AXI_4KB_BOUNDARY_OFFSET, 0x1, true, true, true, false,
      "DX_M1_DMA.AXI_CFG4.AXI_4KB_BOUNDARY", 
      Read_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY,
      Write_Dx_m1_dma_Axi_cfg4_AXI_4KB_BOUNDARY,
    },
    { /* 205 : INDEX_DX_M1_DMA_AXI_CFG4_RESERVED0 */
      DXRT_NPU_REG_DMA, REG_DX_M1_DMA_OFFSET, REG_DX_M1_DMA_OFFSET + 0x7c, DX_M1_DMA_AXI_CFG4_RESERVED0_LEN, DX_M1_DMA_AXI_CFG4_RESERVED0_MASK, DX_M1_DMA_AXI_CFG4_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_DMA.AXI_CFG4.RESERVED0", 
      Read_Dx_m1_dma_Axi_cfg4_RESERVED0,
      Write_Dx_m1_dma_Axi_cfg4_RESERVED0,
    },
    { /* 206 : INDEX_DX_M1_NPU1_DATA_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.DATA_CFG0", 
      Read_Dx_m1_npu1_Data_cfg0,
      Write_Dx_m1_npu1_Data_cfg0,
    },
    { /* 207 : INDEX_DX_M1_NPU1_DATA_CFG0_FEATURE_BIT_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x0, DX_M1_NPU1_DATA_CFG0_FEATURE_BIT_WIDTH_LEN, DX_M1_NPU1_DATA_CFG0_FEATURE_BIT_WIDTH_MASK, DX_M1_NPU1_DATA_CFG0_FEATURE_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.DATA_CFG0.FEATURE_BIT_WIDTH", 
      Read_Dx_m1_npu1_Data_cfg0_FEATURE_BIT_WIDTH,
      Write_Dx_m1_npu1_Data_cfg0_FEATURE_BIT_WIDTH,
    },
    { /* 208 : INDEX_DX_M1_NPU1_DATA_CFG0_W_FEATURE_BIT_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x0, DX_M1_NPU1_DATA_CFG0_W_FEATURE_BIT_WIDTH_LEN, DX_M1_NPU1_DATA_CFG0_W_FEATURE_BIT_WIDTH_MASK, DX_M1_NPU1_DATA_CFG0_W_FEATURE_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.DATA_CFG0.W_FEATURE_BIT_WIDTH", 
      Read_Dx_m1_npu1_Data_cfg0_W_FEATURE_BIT_WIDTH,
      Write_Dx_m1_npu1_Data_cfg0_W_FEATURE_BIT_WIDTH,
    },
    { /* 209 : INDEX_DX_M1_NPU1_DATA_CFG0_RESHAPE_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x0, DX_M1_NPU1_DATA_CFG0_RESHAPE_SURFACE_STRIDE_LEN, DX_M1_NPU1_DATA_CFG0_RESHAPE_SURFACE_STRIDE_MASK, DX_M1_NPU1_DATA_CFG0_RESHAPE_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.DATA_CFG0.RESHAPE_SURFACE_STRIDE", 
      Read_Dx_m1_npu1_Data_cfg0_RESHAPE_SURFACE_STRIDE,
      Write_Dx_m1_npu1_Data_cfg0_RESHAPE_SURFACE_STRIDE,
    },
    { /* 210 : INDEX_DX_M1_NPU1_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.CTRL", 
      Read_Dx_m1_npu1_Ctrl,
      Write_Dx_m1_npu1_Ctrl,
    },
    { /* 211 : INDEX_DX_M1_NPU1_CTRL_RESHAPE_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_RESHAPE_EN_LEN, DX_M1_NPU1_CTRL_RESHAPE_EN_MASK, DX_M1_NPU1_CTRL_RESHAPE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.RESHAPE_EN", 
      Read_Dx_m1_npu1_Ctrl_RESHAPE_EN,
      Write_Dx_m1_npu1_Ctrl_RESHAPE_EN,
    },
    { /* 212 : INDEX_DX_M1_NPU1_CTRL_WINOGRAD_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_WINOGRAD_EN_LEN, DX_M1_NPU1_CTRL_WINOGRAD_EN_MASK, DX_M1_NPU1_CTRL_WINOGRAD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.WINOGRAD_EN", 
      Read_Dx_m1_npu1_Ctrl_WINOGRAD_EN,
      Write_Dx_m1_npu1_Ctrl_WINOGRAD_EN,
    },
    { /* 213 : INDEX_DX_M1_NPU1_CTRL_FEATURE_COMPRESS_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_FEATURE_COMPRESS_EN_LEN, DX_M1_NPU1_CTRL_FEATURE_COMPRESS_EN_MASK, DX_M1_NPU1_CTRL_FEATURE_COMPRESS_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.FEATURE_COMPRESS_EN", 
      Read_Dx_m1_npu1_Ctrl_FEATURE_COMPRESS_EN,
      Write_Dx_m1_npu1_Ctrl_FEATURE_COMPRESS_EN,
    },
    { /* 214 : INDEX_DX_M1_NPU1_CTRL_WEIGHT_COMPRESS_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_WEIGHT_COMPRESS_EN_LEN, DX_M1_NPU1_CTRL_WEIGHT_COMPRESS_EN_MASK, DX_M1_NPU1_CTRL_WEIGHT_COMPRESS_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.WEIGHT_COMPRESS_EN", 
      Read_Dx_m1_npu1_Ctrl_WEIGHT_COMPRESS_EN,
      Write_Dx_m1_npu1_Ctrl_WEIGHT_COMPRESS_EN,
    },
    { /* 215 : INDEX_DX_M1_NPU1_CTRL_SKIP_CONNECTION_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_SKIP_CONNECTION_EN_LEN, DX_M1_NPU1_CTRL_SKIP_CONNECTION_EN_MASK, DX_M1_NPU1_CTRL_SKIP_CONNECTION_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.SKIP_CONNECTION_EN", 
      Read_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_EN,
      Write_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_EN,
    },
    { /* 216 : INDEX_DX_M1_NPU1_CTRL_SKIP_CONNECTION_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_SKIP_CONNECTION_TYPE_LEN, DX_M1_NPU1_CTRL_SKIP_CONNECTION_TYPE_MASK, DX_M1_NPU1_CTRL_SKIP_CONNECTION_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.SKIP_CONNECTION_TYPE", 
      Read_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_TYPE,
      Write_Dx_m1_npu1_Ctrl_SKIP_CONNECTION_TYPE,
    },
    { /* 217 : INDEX_DX_M1_NPU1_CTRL_RESIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_RESIZE_LEN, DX_M1_NPU1_CTRL_RESIZE_MASK, DX_M1_NPU1_CTRL_RESIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.RESIZE", 
      Read_Dx_m1_npu1_Ctrl_RESIZE,
      Write_Dx_m1_npu1_Ctrl_RESIZE,
    },
    { /* 218 : INDEX_DX_M1_NPU1_CTRL_WRITE_POOL_ONLY */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_WRITE_POOL_ONLY_LEN, DX_M1_NPU1_CTRL_WRITE_POOL_ONLY_MASK, DX_M1_NPU1_CTRL_WRITE_POOL_ONLY_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.WRITE_POOL_ONLY", 
      Read_Dx_m1_npu1_Ctrl_WRITE_POOL_ONLY,
      Write_Dx_m1_npu1_Ctrl_WRITE_POOL_ONLY,
    },
    { /* 219 : INDEX_DX_M1_NPU1_CTRL_WEIGHT_BROADCAST_MODE_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_WEIGHT_BROADCAST_MODE_EN_LEN, DX_M1_NPU1_CTRL_WEIGHT_BROADCAST_MODE_EN_MASK, DX_M1_NPU1_CTRL_WEIGHT_BROADCAST_MODE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.WEIGHT_BROADCAST_MODE_EN", 
      Read_Dx_m1_npu1_Ctrl_WEIGHT_BROADCAST_MODE_EN,
      Write_Dx_m1_npu1_Ctrl_WEIGHT_BROADCAST_MODE_EN,
    },
    { /* 220 : INDEX_DX_M1_NPU1_CTRL_FEATURE_BROADCAST_MODE_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_FEATURE_BROADCAST_MODE_EN_LEN, DX_M1_NPU1_CTRL_FEATURE_BROADCAST_MODE_EN_MASK, DX_M1_NPU1_CTRL_FEATURE_BROADCAST_MODE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.FEATURE_BROADCAST_MODE_EN", 
      Read_Dx_m1_npu1_Ctrl_FEATURE_BROADCAST_MODE_EN,
      Write_Dx_m1_npu1_Ctrl_FEATURE_BROADCAST_MODE_EN,
    },
    { /* 221 : INDEX_DX_M1_NPU1_CTRL_ACTIVE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_ACTIVE_CNT_LEN, DX_M1_NPU1_CTRL_ACTIVE_CNT_MASK, DX_M1_NPU1_CTRL_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.ACTIVE_CNT", 
      Read_Dx_m1_npu1_Ctrl_ACTIVE_CNT,
      Write_Dx_m1_npu1_Ctrl_ACTIVE_CNT,
    },
    { /* 222 : INDEX_DX_M1_NPU1_CTRL_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_ACTIVE_PERIOD_LEN, DX_M1_NPU1_CTRL_ACTIVE_PERIOD_MASK, DX_M1_NPU1_CTRL_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.ACTIVE_PERIOD", 
      Read_Dx_m1_npu1_Ctrl_ACTIVE_PERIOD,
      Write_Dx_m1_npu1_Ctrl_ACTIVE_PERIOD,
    },
    { /* 223 : INDEX_DX_M1_NPU1_CTRL_FEATURE_DATA_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_FEATURE_DATA_TYPE_LEN, DX_M1_NPU1_CTRL_FEATURE_DATA_TYPE_MASK, DX_M1_NPU1_CTRL_FEATURE_DATA_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.FEATURE_DATA_TYPE", 
      Read_Dx_m1_npu1_Ctrl_FEATURE_DATA_TYPE,
      Write_Dx_m1_npu1_Ctrl_FEATURE_DATA_TYPE,
    },
    { /* 224 : INDEX_DX_M1_NPU1_CTRL_INPUT_DONE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, DX_M1_NPU1_CTRL_INPUT_DONE_LEN, DX_M1_NPU1_CTRL_INPUT_DONE_MASK, DX_M1_NPU1_CTRL_INPUT_DONE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL.INPUT_DONE", 
      Read_Dx_m1_npu1_Ctrl_INPUT_DONE,
      Write_Dx_m1_npu1_Ctrl_INPUT_DONE,
    },
    { /* 225 : INDEX_DX_M1_NPU1_RESHAPE0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.RESHAPE0", 
      Read_Dx_m1_npu1_Reshape0,
      Write_Dx_m1_npu1_Reshape0,
    },
    { /* 226 : INDEX_DX_M1_NPU1_RESHAPE0_RESHAPE_TOTAL_WSIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8, DX_M1_NPU1_RESHAPE0_RESHAPE_TOTAL_WSIZE_LEN, DX_M1_NPU1_RESHAPE0_RESHAPE_TOTAL_WSIZE_MASK, DX_M1_NPU1_RESHAPE0_RESHAPE_TOTAL_WSIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE0.RESHAPE_TOTAL_WSIZE", 
      Read_Dx_m1_npu1_Reshape0_RESHAPE_TOTAL_WSIZE,
      Write_Dx_m1_npu1_Reshape0_RESHAPE_TOTAL_WSIZE,
    },
    { /* 227 : INDEX_DX_M1_NPU1_RESHAPE0_RESHAPE_IN_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8, DX_M1_NPU1_RESHAPE0_RESHAPE_IN_SIZE_LEN, DX_M1_NPU1_RESHAPE0_RESHAPE_IN_SIZE_MASK, DX_M1_NPU1_RESHAPE0_RESHAPE_IN_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE0.RESHAPE_IN_SIZE", 
      Read_Dx_m1_npu1_Reshape0_RESHAPE_IN_SIZE,
      Write_Dx_m1_npu1_Reshape0_RESHAPE_IN_SIZE,
    },
    { /* 228 : INDEX_DX_M1_NPU1_RESHAPE1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.RESHAPE1", 
      Read_Dx_m1_npu1_Reshape1,
      Write_Dx_m1_npu1_Reshape1,
    },
    { /* 229 : INDEX_DX_M1_NPU1_RESHAPE1_RESHAPE_ADDR_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc, DX_M1_NPU1_RESHAPE1_RESHAPE_ADDR_STRIDE_LEN, DX_M1_NPU1_RESHAPE1_RESHAPE_ADDR_STRIDE_MASK, DX_M1_NPU1_RESHAPE1_RESHAPE_ADDR_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE1.RESHAPE_ADDR_STRIDE", 
      Read_Dx_m1_npu1_Reshape1_RESHAPE_ADDR_STRIDE,
      Write_Dx_m1_npu1_Reshape1_RESHAPE_ADDR_STRIDE,
    },
    { /* 230 : INDEX_DX_M1_NPU1_RESHAPE1_RESHAPE_ITER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc, DX_M1_NPU1_RESHAPE1_RESHAPE_ITER_LEN, DX_M1_NPU1_RESHAPE1_RESHAPE_ITER_MASK, DX_M1_NPU1_RESHAPE1_RESHAPE_ITER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE1.RESHAPE_ITER", 
      Read_Dx_m1_npu1_Reshape1_RESHAPE_ITER,
      Write_Dx_m1_npu1_Reshape1_RESHAPE_ITER,
    },
    { /* 231 : INDEX_DX_M1_NPU1_RESHAPE1_RESHAPE_LAST_WSIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc, DX_M1_NPU1_RESHAPE1_RESHAPE_LAST_WSIZE_LEN, DX_M1_NPU1_RESHAPE1_RESHAPE_LAST_WSIZE_MASK, DX_M1_NPU1_RESHAPE1_RESHAPE_LAST_WSIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE1.RESHAPE_LAST_WSIZE", 
      Read_Dx_m1_npu1_Reshape1_RESHAPE_LAST_WSIZE,
      Write_Dx_m1_npu1_Reshape1_RESHAPE_LAST_WSIZE,
    },
    { /* 232 : INDEX_DX_M1_NPU1_RESHAPE2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x10, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.RESHAPE2", 
      Read_Dx_m1_npu1_Reshape2,
      Write_Dx_m1_npu1_Reshape2,
    },
    { /* 233 : INDEX_DX_M1_NPU1_RESHAPE2_RESHAPE_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x10, DX_M1_NPU1_RESHAPE2_RESHAPE_READ_BASE_ADDR_LEN, DX_M1_NPU1_RESHAPE2_RESHAPE_READ_BASE_ADDR_MASK, DX_M1_NPU1_RESHAPE2_RESHAPE_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE2.RESHAPE_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Reshape2_RESHAPE_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Reshape2_RESHAPE_READ_BASE_ADDR,
    },
    { /* 234 : INDEX_DX_M1_NPU1_RESHAPE3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.RESHAPE3", 
      Read_Dx_m1_npu1_Reshape3,
      Write_Dx_m1_npu1_Reshape3,
    },
    { /* 235 : INDEX_DX_M1_NPU1_RESHAPE3_RESHAPE_WRITE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14, DX_M1_NPU1_RESHAPE3_RESHAPE_WRITE_BASE_ADDR_LEN, DX_M1_NPU1_RESHAPE3_RESHAPE_WRITE_BASE_ADDR_MASK, DX_M1_NPU1_RESHAPE3_RESHAPE_WRITE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE3.RESHAPE_WRITE_BASE_ADDR", 
      Read_Dx_m1_npu1_Reshape3_RESHAPE_WRITE_BASE_ADDR,
      Write_Dx_m1_npu1_Reshape3_RESHAPE_WRITE_BASE_ADDR,
    },
    { /* 236 : INDEX_DX_M1_NPU1_MISC */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.MISC", 
      Read_Dx_m1_npu1_Misc,
      Write_Dx_m1_npu1_Misc,
    },
    { /* 237 : INDEX_DX_M1_NPU1_MISC_TILE_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18, DX_M1_NPU1_MISC_TILE_NUM_LEN, DX_M1_NPU1_MISC_TILE_NUM_MASK, DX_M1_NPU1_MISC_TILE_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.MISC.TILE_NUM", 
      Read_Dx_m1_npu1_Misc_TILE_NUM,
      Write_Dx_m1_npu1_Misc_TILE_NUM,
    },
    { /* 238 : INDEX_DX_M1_NPU1_MISC_LAYER_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18, DX_M1_NPU1_MISC_LAYER_NUM_LEN, DX_M1_NPU1_MISC_LAYER_NUM_MASK, DX_M1_NPU1_MISC_LAYER_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.MISC.LAYER_NUM", 
      Read_Dx_m1_npu1_Misc_LAYER_NUM,
      Write_Dx_m1_npu1_Misc_LAYER_NUM,
    },
    { /* 239 : INDEX_DX_M1_NPU1_PSEUDO */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PSEUDO", 
      Read_Dx_m1_npu1_Pseudo,
      Write_Dx_m1_npu1_Pseudo,
    },
    { /* 240 : INDEX_DX_M1_NPU1_PSEUDO_PSEUDO_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c, DX_M1_NPU1_PSEUDO_PSEUDO_CNT_LEN, DX_M1_NPU1_PSEUDO_PSEUDO_CNT_MASK, DX_M1_NPU1_PSEUDO_PSEUDO_CNT_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PSEUDO.PSEUDO_CNT", 
      Read_Dx_m1_npu1_Pseudo_PSEUDO_CNT,
      Write_Dx_m1_npu1_Pseudo_PSEUDO_CNT,
    },
    { /* 241 : INDEX_DX_M1_NPU1_SFU_CTRL0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0", 
      Read_Dx_m1_npu1_Sfu_ctrl0,
      Write_Dx_m1_npu1_Sfu_ctrl0,
    },
    { /* 242 : INDEX_DX_M1_NPU1_SFU_CTRL0_PRE_ACT_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_PRE_ACT_MODE_LEN, DX_M1_NPU1_SFU_CTRL0_PRE_ACT_MODE_MASK, DX_M1_NPU1_SFU_CTRL0_PRE_ACT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.PRE_ACT_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl0_PRE_ACT_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl0_PRE_ACT_MODE,
    },
    { /* 243 : INDEX_DX_M1_NPU1_SFU_CTRL0_PRE_MULT_COEFF_SEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_PRE_MULT_COEFF_SEL_LEN, DX_M1_NPU1_SFU_CTRL0_PRE_MULT_COEFF_SEL_MASK, DX_M1_NPU1_SFU_CTRL0_PRE_MULT_COEFF_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.PRE_MULT_COEFF_SEL", 
      Read_Dx_m1_npu1_Sfu_ctrl0_PRE_MULT_COEFF_SEL,
      Write_Dx_m1_npu1_Sfu_ctrl0_PRE_MULT_COEFF_SEL,
    },
    { /* 244 : INDEX_DX_M1_NPU1_SFU_CTRL0_ACT_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_ACT_MODE_LEN, DX_M1_NPU1_SFU_CTRL0_ACT_MODE_MASK, DX_M1_NPU1_SFU_CTRL0_ACT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.ACT_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl0_ACT_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl0_ACT_MODE,
    },
    { /* 245 : INDEX_DX_M1_NPU1_SFU_CTRL0_ACT_INOUT_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_ACT_INOUT_CTRL_LEN, DX_M1_NPU1_SFU_CTRL0_ACT_INOUT_CTRL_MASK, DX_M1_NPU1_SFU_CTRL0_ACT_INOUT_CTRL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.ACT_INOUT_CTRL", 
      Read_Dx_m1_npu1_Sfu_ctrl0_ACT_INOUT_CTRL,
      Write_Dx_m1_npu1_Sfu_ctrl0_ACT_INOUT_CTRL,
    },
    { /* 246 : INDEX_DX_M1_NPU1_SFU_CTRL0_POST_ACT_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_POST_ACT_MODE_LEN, DX_M1_NPU1_SFU_CTRL0_POST_ACT_MODE_MASK, DX_M1_NPU1_SFU_CTRL0_POST_ACT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.POST_ACT_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl0_POST_ACT_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl0_POST_ACT_MODE,
    },
    { /* 247 : INDEX_DX_M1_NPU1_SFU_CTRL0_PRE_ADD_COEFF_SEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_PRE_ADD_COEFF_SEL_LEN, DX_M1_NPU1_SFU_CTRL0_PRE_ADD_COEFF_SEL_MASK, DX_M1_NPU1_SFU_CTRL0_PRE_ADD_COEFF_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.PRE_ADD_COEFF_SEL", 
      Read_Dx_m1_npu1_Sfu_ctrl0_PRE_ADD_COEFF_SEL,
      Write_Dx_m1_npu1_Sfu_ctrl0_PRE_ADD_COEFF_SEL,
    },
    { /* 248 : INDEX_DX_M1_NPU1_SFU_CTRL0_SE_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_SE_EN_LEN, DX_M1_NPU1_SFU_CTRL0_SE_EN_MASK, DX_M1_NPU1_SFU_CTRL0_SE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.SE_EN", 
      Read_Dx_m1_npu1_Sfu_ctrl0_SE_EN,
      Write_Dx_m1_npu1_Sfu_ctrl0_SE_EN,
    },
    { /* 249 : INDEX_DX_M1_NPU1_SFU_CTRL0_SE_WRITE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_SE_WRITE_LEN, DX_M1_NPU1_SFU_CTRL0_SE_WRITE_MASK, DX_M1_NPU1_SFU_CTRL0_SE_WRITE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.SE_WRITE", 
      Read_Dx_m1_npu1_Sfu_ctrl0_SE_WRITE,
      Write_Dx_m1_npu1_Sfu_ctrl0_SE_WRITE,
    },
    { /* 250 : INDEX_DX_M1_NPU1_SFU_CTRL0_ARG_MAX_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_ARG_MAX_MODE_LEN, DX_M1_NPU1_SFU_CTRL0_ARG_MAX_MODE_MASK, DX_M1_NPU1_SFU_CTRL0_ARG_MAX_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.ARG_MAX_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_MODE,
    },
    { /* 251 : INDEX_DX_M1_NPU1_SFU_CTRL0_ARG_CLASS_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_ARG_CLASS_NUM_LEN, DX_M1_NPU1_SFU_CTRL0_ARG_CLASS_NUM_MASK, DX_M1_NPU1_SFU_CTRL0_ARG_CLASS_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.ARG_CLASS_NUM", 
      Read_Dx_m1_npu1_Sfu_ctrl0_ARG_CLASS_NUM,
      Write_Dx_m1_npu1_Sfu_ctrl0_ARG_CLASS_NUM,
    },
    { /* 252 : INDEX_DX_M1_NPU1_SFU_CTRL0_ARG_MAX_OUT_FORMAT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, DX_M1_NPU1_SFU_CTRL0_ARG_MAX_OUT_FORMAT_LEN, DX_M1_NPU1_SFU_CTRL0_ARG_MAX_OUT_FORMAT_MASK, DX_M1_NPU1_SFU_CTRL0_ARG_MAX_OUT_FORMAT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0.ARG_MAX_OUT_FORMAT", 
      Read_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_OUT_FORMAT,
      Write_Dx_m1_npu1_Sfu_ctrl0_ARG_MAX_OUT_FORMAT,
    },
    { /* 253 : INDEX_DX_M1_NPU1_SFU_CTRL1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.SFU_CTRL1", 
      Read_Dx_m1_npu1_Sfu_ctrl1,
      Write_Dx_m1_npu1_Sfu_ctrl1,
    },
    { /* 254 : INDEX_DX_M1_NPU1_SFU_CTRL1_SFU_HALF_RUN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_SFU_HALF_RUN_MODE_LEN, DX_M1_NPU1_SFU_CTRL1_SFU_HALF_RUN_MODE_MASK, DX_M1_NPU1_SFU_CTRL1_SFU_HALF_RUN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.SFU_HALF_RUN_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl1_SFU_HALF_RUN_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl1_SFU_HALF_RUN_MODE,
    },
    { /* 255 : INDEX_DX_M1_NPU1_SFU_CTRL1_SKIP_ADD_SEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_SKIP_ADD_SEL_LEN, DX_M1_NPU1_SFU_CTRL1_SKIP_ADD_SEL_MASK, DX_M1_NPU1_SFU_CTRL1_SKIP_ADD_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.SKIP_ADD_SEL", 
      Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_ADD_SEL,
      Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_ADD_SEL,
    },
    { /* 256 : INDEX_DX_M1_NPU1_SFU_CTRL1_SKIP_MUL_SEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_SKIP_MUL_SEL_LEN, DX_M1_NPU1_SFU_CTRL1_SKIP_MUL_SEL_MASK, DX_M1_NPU1_SFU_CTRL1_SKIP_MUL_SEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.SKIP_MUL_SEL", 
      Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_MUL_SEL,
      Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_MUL_SEL,
    },
    { /* 257 : INDEX_DX_M1_NPU1_SFU_CTRL1_FLOAT2INT_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_FLOAT2INT_MODE_LEN, DX_M1_NPU1_SFU_CTRL1_FLOAT2INT_MODE_MASK, DX_M1_NPU1_SFU_CTRL1_FLOAT2INT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.FLOAT2INT_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl1_FLOAT2INT_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl1_FLOAT2INT_MODE,
    },
    { /* 258 : INDEX_DX_M1_NPU1_SFU_CTRL1_SKIP_IN_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_SKIP_IN_TYPE_LEN, DX_M1_NPU1_SFU_CTRL1_SKIP_IN_TYPE_MASK, DX_M1_NPU1_SFU_CTRL1_SKIP_IN_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.SKIP_IN_TYPE", 
      Read_Dx_m1_npu1_Sfu_ctrl1_SKIP_IN_TYPE,
      Write_Dx_m1_npu1_Sfu_ctrl1_SKIP_IN_TYPE,
    },
    { /* 259 : INDEX_DX_M1_NPU1_SFU_CTRL1_POOL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_POOL_MODE_LEN, DX_M1_NPU1_SFU_CTRL1_POOL_MODE_MASK, DX_M1_NPU1_SFU_CTRL1_POOL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.POOL_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl1_POOL_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl1_POOL_MODE,
    },
    { /* 260 : INDEX_DX_M1_NPU1_SFU_CTRL1_RESHAPE_32BIT_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_RESHAPE_32BIT_MODE_LEN, DX_M1_NPU1_SFU_CTRL1_RESHAPE_32BIT_MODE_MASK, DX_M1_NPU1_SFU_CTRL1_RESHAPE_32BIT_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL1.RESHAPE_32BIT_MODE", 
      Read_Dx_m1_npu1_Sfu_ctrl1_RESHAPE_32BIT_MODE,
      Write_Dx_m1_npu1_Sfu_ctrl1_RESHAPE_32BIT_MODE,
    },
    { /* 261 : INDEX_DX_M1_NPU1_SFU_CTRL1_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, DX_M1_NPU1_SFU_CTRL1_RESERVED0_LEN, DX_M1_NPU1_SFU_CTRL1_RESERVED0_MASK, DX_M1_NPU1_SFU_CTRL1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.SFU_CTRL1.RESERVED0", 
      Read_Dx_m1_npu1_Sfu_ctrl1_RESERVED0,
      Write_Dx_m1_npu1_Sfu_ctrl1_RESERVED0,
    },
    { /* 262 : INDEX_DX_M1_NPU1_SFU_POOL0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_POOL0", 
      Read_Dx_m1_npu1_Sfu_pool0,
      Write_Dx_m1_npu1_Sfu_pool0,
    },
    { /* 263 : INDEX_DX_M1_NPU1_SFU_POOL0_POOL_WINSIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28, DX_M1_NPU1_SFU_POOL0_POOL_WINSIZE_LEN, DX_M1_NPU1_SFU_POOL0_POOL_WINSIZE_MASK, DX_M1_NPU1_SFU_POOL0_POOL_WINSIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_POOL0.POOL_WINSIZE", 
      Read_Dx_m1_npu1_Sfu_pool0_POOL_WINSIZE,
      Write_Dx_m1_npu1_Sfu_pool0_POOL_WINSIZE,
    },
    { /* 264 : INDEX_DX_M1_NPU1_SFU_CLIP_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_CLIP_MAX", 
      Read_Dx_m1_npu1_Sfu_clip_max,
      Write_Dx_m1_npu1_Sfu_clip_max,
    },
    { /* 265 : INDEX_DX_M1_NPU1_SFU_CLIP_MAX_CLIP_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c, DX_M1_NPU1_SFU_CLIP_MAX_CLIP_MAX_LEN, DX_M1_NPU1_SFU_CLIP_MAX_CLIP_MAX_MASK, DX_M1_NPU1_SFU_CLIP_MAX_CLIP_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CLIP_MAX.CLIP_MAX", 
      Read_Dx_m1_npu1_Sfu_clip_max_CLIP_MAX,
      Write_Dx_m1_npu1_Sfu_clip_max_CLIP_MAX,
    },
    { /* 266 : INDEX_DX_M1_NPU1_SFU_CLIP_MIN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x30, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_CLIP_MIN", 
      Read_Dx_m1_npu1_Sfu_clip_min,
      Write_Dx_m1_npu1_Sfu_clip_min,
    },
    { /* 267 : INDEX_DX_M1_NPU1_SFU_CLIP_MIN_CLIP_MIN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x30, DX_M1_NPU1_SFU_CLIP_MIN_CLIP_MIN_LEN, DX_M1_NPU1_SFU_CLIP_MIN_CLIP_MIN_MASK, DX_M1_NPU1_SFU_CLIP_MIN_CLIP_MIN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CLIP_MIN.CLIP_MIN", 
      Read_Dx_m1_npu1_Sfu_clip_min_CLIP_MIN,
      Write_Dx_m1_npu1_Sfu_clip_min_CLIP_MIN,
    },
    { /* 268 : INDEX_DX_M1_NPU1_SFU_COEFF0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF0", 
      Read_Dx_m1_npu1_Sfu_coeff0,
      Write_Dx_m1_npu1_Sfu_coeff0,
    },
    { /* 269 : INDEX_DX_M1_NPU1_SFU_COEFF0_SKIP_ADD_COEFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34, DX_M1_NPU1_SFU_COEFF0_SKIP_ADD_COEFF_LEN, DX_M1_NPU1_SFU_COEFF0_SKIP_ADD_COEFF_MASK, DX_M1_NPU1_SFU_COEFF0_SKIP_ADD_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF0.SKIP_ADD_COEFF", 
      Read_Dx_m1_npu1_Sfu_coeff0_SKIP_ADD_COEFF,
      Write_Dx_m1_npu1_Sfu_coeff0_SKIP_ADD_COEFF,
    },
    { /* 270 : INDEX_DX_M1_NPU1_SFU_COEFF1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x38, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF1", 
      Read_Dx_m1_npu1_Sfu_coeff1,
      Write_Dx_m1_npu1_Sfu_coeff1,
    },
    { /* 271 : INDEX_DX_M1_NPU1_SFU_COEFF1_PRE_ACT_MULT_COEFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x38, DX_M1_NPU1_SFU_COEFF1_PRE_ACT_MULT_COEFF_LEN, DX_M1_NPU1_SFU_COEFF1_PRE_ACT_MULT_COEFF_MASK, DX_M1_NPU1_SFU_COEFF1_PRE_ACT_MULT_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF1.PRE_ACT_MULT_COEFF", 
      Read_Dx_m1_npu1_Sfu_coeff1_PRE_ACT_MULT_COEFF,
      Write_Dx_m1_npu1_Sfu_coeff1_PRE_ACT_MULT_COEFF,
    },
    { /* 272 : INDEX_DX_M1_NPU1_SFU_COEFF2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF2", 
      Read_Dx_m1_npu1_Sfu_coeff2,
      Write_Dx_m1_npu1_Sfu_coeff2,
    },
    { /* 273 : INDEX_DX_M1_NPU1_SFU_COEFF2_PRE_ACT_ADD_COEFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c, DX_M1_NPU1_SFU_COEFF2_PRE_ACT_ADD_COEFF_LEN, DX_M1_NPU1_SFU_COEFF2_PRE_ACT_ADD_COEFF_MASK, DX_M1_NPU1_SFU_COEFF2_PRE_ACT_ADD_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF2.PRE_ACT_ADD_COEFF", 
      Read_Dx_m1_npu1_Sfu_coeff2_PRE_ACT_ADD_COEFF,
      Write_Dx_m1_npu1_Sfu_coeff2_PRE_ACT_ADD_COEFF,
    },
    { /* 274 : INDEX_DX_M1_NPU1_SFU_COEFF3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF3", 
      Read_Dx_m1_npu1_Sfu_coeff3,
      Write_Dx_m1_npu1_Sfu_coeff3,
    },
    { /* 275 : INDEX_DX_M1_NPU1_SFU_COEFF3_AVG_POOL_MULT_COEFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40, DX_M1_NPU1_SFU_COEFF3_AVG_POOL_MULT_COEFF_LEN, DX_M1_NPU1_SFU_COEFF3_AVG_POOL_MULT_COEFF_MASK, DX_M1_NPU1_SFU_COEFF3_AVG_POOL_MULT_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF3.AVG_POOL_MULT_COEFF", 
      Read_Dx_m1_npu1_Sfu_coeff3_AVG_POOL_MULT_COEFF,
      Write_Dx_m1_npu1_Sfu_coeff3_AVG_POOL_MULT_COEFF,
    },
    { /* 276 : INDEX_DX_M1_NPU1_SFU_COEFF4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x44, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF4", 
      Read_Dx_m1_npu1_Sfu_coeff4,
      Write_Dx_m1_npu1_Sfu_coeff4,
    },
    { /* 277 : INDEX_DX_M1_NPU1_SFU_COEFF4_LMUL_ADD_COEFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x44, DX_M1_NPU1_SFU_COEFF4_LMUL_ADD_COEFF_LEN, DX_M1_NPU1_SFU_COEFF4_LMUL_ADD_COEFF_MASK, DX_M1_NPU1_SFU_COEFF4_LMUL_ADD_COEFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF4.LMUL_ADD_COEFF", 
      Read_Dx_m1_npu1_Sfu_coeff4_LMUL_ADD_COEFF,
      Write_Dx_m1_npu1_Sfu_coeff4_LMUL_ADD_COEFF,
    },
    { /* 278 : INDEX_DX_M1_NPU1_SFU_COEFF5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF5", 
      Read_Dx_m1_npu1_Sfu_coeff5,
      Write_Dx_m1_npu1_Sfu_coeff5,
    },
    { /* 279 : INDEX_DX_M1_NPU1_SFU_COEFF5_ACT_OFFSET_VAL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48, DX_M1_NPU1_SFU_COEFF5_ACT_OFFSET_VAL_LEN, DX_M1_NPU1_SFU_COEFF5_ACT_OFFSET_VAL_MASK, DX_M1_NPU1_SFU_COEFF5_ACT_OFFSET_VAL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF5.ACT_OFFSET_VAL", 
      Read_Dx_m1_npu1_Sfu_coeff5_ACT_OFFSET_VAL,
      Write_Dx_m1_npu1_Sfu_coeff5_ACT_OFFSET_VAL,
    },
    { /* 280 : INDEX_DX_M1_NPU1_SFU_COEFF6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF6", 
      Read_Dx_m1_npu1_Sfu_coeff6,
      Write_Dx_m1_npu1_Sfu_coeff6,
    },
    { /* 281 : INDEX_DX_M1_NPU1_SFU_COEFF6_SKIP_SCALE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c, DX_M1_NPU1_SFU_COEFF6_SKIP_SCALE_LEN, DX_M1_NPU1_SFU_COEFF6_SKIP_SCALE_MASK, DX_M1_NPU1_SFU_COEFF6_SKIP_SCALE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF6.SKIP_SCALE", 
      Read_Dx_m1_npu1_Sfu_coeff6_SKIP_SCALE,
      Write_Dx_m1_npu1_Sfu_coeff6_SKIP_SCALE,
    },
    { /* 282 : INDEX_DX_M1_NPU1_SFU_COEFF7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF7", 
      Read_Dx_m1_npu1_Sfu_coeff7,
      Write_Dx_m1_npu1_Sfu_coeff7,
    },
    { /* 283 : INDEX_DX_M1_NPU1_SFU_COEFF7_LEAKY_RELU_SLOPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50, DX_M1_NPU1_SFU_COEFF7_LEAKY_RELU_SLOPE_LEN, DX_M1_NPU1_SFU_COEFF7_LEAKY_RELU_SLOPE_MASK, DX_M1_NPU1_SFU_COEFF7_LEAKY_RELU_SLOPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF7.LEAKY_RELU_SLOPE", 
      Read_Dx_m1_npu1_Sfu_coeff7_LEAKY_RELU_SLOPE,
      Write_Dx_m1_npu1_Sfu_coeff7_LEAKY_RELU_SLOPE,
    },
    { /* 284 : INDEX_DX_M1_NPU1_SFU_COEFF8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x54, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF8", 
      Read_Dx_m1_npu1_Sfu_coeff8,
      Write_Dx_m1_npu1_Sfu_coeff8,
    },
    { /* 285 : INDEX_DX_M1_NPU1_SFU_COEFF8_RELU6_CLIP_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x54, DX_M1_NPU1_SFU_COEFF8_RELU6_CLIP_MAX_LEN, DX_M1_NPU1_SFU_COEFF8_RELU6_CLIP_MAX_MASK, DX_M1_NPU1_SFU_COEFF8_RELU6_CLIP_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF8.RELU6_CLIP_MAX", 
      Read_Dx_m1_npu1_Sfu_coeff8_RELU6_CLIP_MAX,
      Write_Dx_m1_npu1_Sfu_coeff8_RELU6_CLIP_MAX,
    },
    { /* 286 : INDEX_DX_M1_NPU1_SFU_COEFF9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x58, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF9", 
      Read_Dx_m1_npu1_Sfu_coeff9,
      Write_Dx_m1_npu1_Sfu_coeff9,
    },
    { /* 287 : INDEX_DX_M1_NPU1_SFU_COEFF9_PAF_BOUNDARY0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x58, DX_M1_NPU1_SFU_COEFF9_PAF_BOUNDARY0_LEN, DX_M1_NPU1_SFU_COEFF9_PAF_BOUNDARY0_MASK, DX_M1_NPU1_SFU_COEFF9_PAF_BOUNDARY0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF9.PAF_BOUNDARY0", 
      Read_Dx_m1_npu1_Sfu_coeff9_PAF_BOUNDARY0,
      Write_Dx_m1_npu1_Sfu_coeff9_PAF_BOUNDARY0,
    },
    { /* 288 : INDEX_DX_M1_NPU1_SFU_COEFF10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x5c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF10", 
      Read_Dx_m1_npu1_Sfu_coeff10,
      Write_Dx_m1_npu1_Sfu_coeff10,
    },
    { /* 289 : INDEX_DX_M1_NPU1_SFU_COEFF10_PAF_BOUNDARY1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x5c, DX_M1_NPU1_SFU_COEFF10_PAF_BOUNDARY1_LEN, DX_M1_NPU1_SFU_COEFF10_PAF_BOUNDARY1_MASK, DX_M1_NPU1_SFU_COEFF10_PAF_BOUNDARY1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF10.PAF_BOUNDARY1", 
      Read_Dx_m1_npu1_Sfu_coeff10_PAF_BOUNDARY1,
      Write_Dx_m1_npu1_Sfu_coeff10_PAF_BOUNDARY1,
    },
    { /* 290 : INDEX_DX_M1_NPU1_SFU_COEFF11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x60, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF11", 
      Read_Dx_m1_npu1_Sfu_coeff11,
      Write_Dx_m1_npu1_Sfu_coeff11,
    },
    { /* 291 : INDEX_DX_M1_NPU1_SFU_COEFF11_PAF_BOUNDARY2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x60, DX_M1_NPU1_SFU_COEFF11_PAF_BOUNDARY2_LEN, DX_M1_NPU1_SFU_COEFF11_PAF_BOUNDARY2_MASK, DX_M1_NPU1_SFU_COEFF11_PAF_BOUNDARY2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF11.PAF_BOUNDARY2", 
      Read_Dx_m1_npu1_Sfu_coeff11_PAF_BOUNDARY2,
      Write_Dx_m1_npu1_Sfu_coeff11_PAF_BOUNDARY2,
    },
    { /* 292 : INDEX_DX_M1_NPU1_SFU_COEFF12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x64, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF12", 
      Read_Dx_m1_npu1_Sfu_coeff12,
      Write_Dx_m1_npu1_Sfu_coeff12,
    },
    { /* 293 : INDEX_DX_M1_NPU1_SFU_COEFF12_PAF_BOUNDARY3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x64, DX_M1_NPU1_SFU_COEFF12_PAF_BOUNDARY3_LEN, DX_M1_NPU1_SFU_COEFF12_PAF_BOUNDARY3_MASK, DX_M1_NPU1_SFU_COEFF12_PAF_BOUNDARY3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF12.PAF_BOUNDARY3", 
      Read_Dx_m1_npu1_Sfu_coeff12_PAF_BOUNDARY3,
      Write_Dx_m1_npu1_Sfu_coeff12_PAF_BOUNDARY3,
    },
    { /* 294 : INDEX_DX_M1_NPU1_SFU_COEFF13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x68, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF13", 
      Read_Dx_m1_npu1_Sfu_coeff13,
      Write_Dx_m1_npu1_Sfu_coeff13,
    },
    { /* 295 : INDEX_DX_M1_NPU1_SFU_COEFF13_PAF_BOUNDARY4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x68, DX_M1_NPU1_SFU_COEFF13_PAF_BOUNDARY4_LEN, DX_M1_NPU1_SFU_COEFF13_PAF_BOUNDARY4_MASK, DX_M1_NPU1_SFU_COEFF13_PAF_BOUNDARY4_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF13.PAF_BOUNDARY4", 
      Read_Dx_m1_npu1_Sfu_coeff13_PAF_BOUNDARY4,
      Write_Dx_m1_npu1_Sfu_coeff13_PAF_BOUNDARY4,
    },
    { /* 296 : INDEX_DX_M1_NPU1_SFU_COEFF14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x6c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF14", 
      Read_Dx_m1_npu1_Sfu_coeff14,
      Write_Dx_m1_npu1_Sfu_coeff14,
    },
    { /* 297 : INDEX_DX_M1_NPU1_SFU_COEFF14_PAF_BOUNDARY5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x6c, DX_M1_NPU1_SFU_COEFF14_PAF_BOUNDARY5_LEN, DX_M1_NPU1_SFU_COEFF14_PAF_BOUNDARY5_MASK, DX_M1_NPU1_SFU_COEFF14_PAF_BOUNDARY5_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF14.PAF_BOUNDARY5", 
      Read_Dx_m1_npu1_Sfu_coeff14_PAF_BOUNDARY5,
      Write_Dx_m1_npu1_Sfu_coeff14_PAF_BOUNDARY5,
    },
    { /* 298 : INDEX_DX_M1_NPU1_SFU_COEFF15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x70, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF15", 
      Read_Dx_m1_npu1_Sfu_coeff15,
      Write_Dx_m1_npu1_Sfu_coeff15,
    },
    { /* 299 : INDEX_DX_M1_NPU1_SFU_COEFF15_PAF_BOUNDARY6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x70, DX_M1_NPU1_SFU_COEFF15_PAF_BOUNDARY6_LEN, DX_M1_NPU1_SFU_COEFF15_PAF_BOUNDARY6_MASK, DX_M1_NPU1_SFU_COEFF15_PAF_BOUNDARY6_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF15.PAF_BOUNDARY6", 
      Read_Dx_m1_npu1_Sfu_coeff15_PAF_BOUNDARY6,
      Write_Dx_m1_npu1_Sfu_coeff15_PAF_BOUNDARY6,
    },
    { /* 300 : INDEX_DX_M1_NPU1_SFU_COEFF16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x74, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF16", 
      Read_Dx_m1_npu1_Sfu_coeff16,
      Write_Dx_m1_npu1_Sfu_coeff16,
    },
    { /* 301 : INDEX_DX_M1_NPU1_SFU_COEFF16_PAF_BOUNDARY7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x74, DX_M1_NPU1_SFU_COEFF16_PAF_BOUNDARY7_LEN, DX_M1_NPU1_SFU_COEFF16_PAF_BOUNDARY7_MASK, DX_M1_NPU1_SFU_COEFF16_PAF_BOUNDARY7_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF16.PAF_BOUNDARY7", 
      Read_Dx_m1_npu1_Sfu_coeff16_PAF_BOUNDARY7,
      Write_Dx_m1_npu1_Sfu_coeff16_PAF_BOUNDARY7,
    },
    { /* 302 : INDEX_DX_M1_NPU1_SFU_COEFF17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x78, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF17", 
      Read_Dx_m1_npu1_Sfu_coeff17,
      Write_Dx_m1_npu1_Sfu_coeff17,
    },
    { /* 303 : INDEX_DX_M1_NPU1_SFU_COEFF17_PAF_BOUNDARY8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x78, DX_M1_NPU1_SFU_COEFF17_PAF_BOUNDARY8_LEN, DX_M1_NPU1_SFU_COEFF17_PAF_BOUNDARY8_MASK, DX_M1_NPU1_SFU_COEFF17_PAF_BOUNDARY8_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF17.PAF_BOUNDARY8", 
      Read_Dx_m1_npu1_Sfu_coeff17_PAF_BOUNDARY8,
      Write_Dx_m1_npu1_Sfu_coeff17_PAF_BOUNDARY8,
    },
    { /* 304 : INDEX_DX_M1_NPU1_SFU_COEFF18 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x7c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF18", 
      Read_Dx_m1_npu1_Sfu_coeff18,
      Write_Dx_m1_npu1_Sfu_coeff18,
    },
    { /* 305 : INDEX_DX_M1_NPU1_SFU_COEFF18_PAF_BOUNDARY9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x7c, DX_M1_NPU1_SFU_COEFF18_PAF_BOUNDARY9_LEN, DX_M1_NPU1_SFU_COEFF18_PAF_BOUNDARY9_MASK, DX_M1_NPU1_SFU_COEFF18_PAF_BOUNDARY9_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF18.PAF_BOUNDARY9", 
      Read_Dx_m1_npu1_Sfu_coeff18_PAF_BOUNDARY9,
      Write_Dx_m1_npu1_Sfu_coeff18_PAF_BOUNDARY9,
    },
    { /* 306 : INDEX_DX_M1_NPU1_SFU_COEFF19 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x80, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF19", 
      Read_Dx_m1_npu1_Sfu_coeff19,
      Write_Dx_m1_npu1_Sfu_coeff19,
    },
    { /* 307 : INDEX_DX_M1_NPU1_SFU_COEFF19_PAF_BOUNDARY10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x80, DX_M1_NPU1_SFU_COEFF19_PAF_BOUNDARY10_LEN, DX_M1_NPU1_SFU_COEFF19_PAF_BOUNDARY10_MASK, DX_M1_NPU1_SFU_COEFF19_PAF_BOUNDARY10_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF19.PAF_BOUNDARY10", 
      Read_Dx_m1_npu1_Sfu_coeff19_PAF_BOUNDARY10,
      Write_Dx_m1_npu1_Sfu_coeff19_PAF_BOUNDARY10,
    },
    { /* 308 : INDEX_DX_M1_NPU1_SFU_COEFF20 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x84, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF20", 
      Read_Dx_m1_npu1_Sfu_coeff20,
      Write_Dx_m1_npu1_Sfu_coeff20,
    },
    { /* 309 : INDEX_DX_M1_NPU1_SFU_COEFF20_PAF_BOUNDARY11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x84, DX_M1_NPU1_SFU_COEFF20_PAF_BOUNDARY11_LEN, DX_M1_NPU1_SFU_COEFF20_PAF_BOUNDARY11_MASK, DX_M1_NPU1_SFU_COEFF20_PAF_BOUNDARY11_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF20.PAF_BOUNDARY11", 
      Read_Dx_m1_npu1_Sfu_coeff20_PAF_BOUNDARY11,
      Write_Dx_m1_npu1_Sfu_coeff20_PAF_BOUNDARY11,
    },
    { /* 310 : INDEX_DX_M1_NPU1_SFU_COEFF21 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x88, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF21", 
      Read_Dx_m1_npu1_Sfu_coeff21,
      Write_Dx_m1_npu1_Sfu_coeff21,
    },
    { /* 311 : INDEX_DX_M1_NPU1_SFU_COEFF21_PAF_BOUNDARY12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x88, DX_M1_NPU1_SFU_COEFF21_PAF_BOUNDARY12_LEN, DX_M1_NPU1_SFU_COEFF21_PAF_BOUNDARY12_MASK, DX_M1_NPU1_SFU_COEFF21_PAF_BOUNDARY12_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF21.PAF_BOUNDARY12", 
      Read_Dx_m1_npu1_Sfu_coeff21_PAF_BOUNDARY12,
      Write_Dx_m1_npu1_Sfu_coeff21_PAF_BOUNDARY12,
    },
    { /* 312 : INDEX_DX_M1_NPU1_SFU_COEFF22 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF22", 
      Read_Dx_m1_npu1_Sfu_coeff22,
      Write_Dx_m1_npu1_Sfu_coeff22,
    },
    { /* 313 : INDEX_DX_M1_NPU1_SFU_COEFF22_PAF_BOUNDARY13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8c, DX_M1_NPU1_SFU_COEFF22_PAF_BOUNDARY13_LEN, DX_M1_NPU1_SFU_COEFF22_PAF_BOUNDARY13_MASK, DX_M1_NPU1_SFU_COEFF22_PAF_BOUNDARY13_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF22.PAF_BOUNDARY13", 
      Read_Dx_m1_npu1_Sfu_coeff22_PAF_BOUNDARY13,
      Write_Dx_m1_npu1_Sfu_coeff22_PAF_BOUNDARY13,
    },
    { /* 314 : INDEX_DX_M1_NPU1_SFU_COEFF23 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x90, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF23", 
      Read_Dx_m1_npu1_Sfu_coeff23,
      Write_Dx_m1_npu1_Sfu_coeff23,
    },
    { /* 315 : INDEX_DX_M1_NPU1_SFU_COEFF23_PAF_BOUNDARY14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x90, DX_M1_NPU1_SFU_COEFF23_PAF_BOUNDARY14_LEN, DX_M1_NPU1_SFU_COEFF23_PAF_BOUNDARY14_MASK, DX_M1_NPU1_SFU_COEFF23_PAF_BOUNDARY14_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF23.PAF_BOUNDARY14", 
      Read_Dx_m1_npu1_Sfu_coeff23_PAF_BOUNDARY14,
      Write_Dx_m1_npu1_Sfu_coeff23_PAF_BOUNDARY14,
    },
    { /* 316 : INDEX_DX_M1_NPU1_SFU_COEFF24 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x94, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF24", 
      Read_Dx_m1_npu1_Sfu_coeff24,
      Write_Dx_m1_npu1_Sfu_coeff24,
    },
    { /* 317 : INDEX_DX_M1_NPU1_SFU_COEFF24_PAF_MULT_COEFF0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x94, DX_M1_NPU1_SFU_COEFF24_PAF_MULT_COEFF0_LEN, DX_M1_NPU1_SFU_COEFF24_PAF_MULT_COEFF0_MASK, DX_M1_NPU1_SFU_COEFF24_PAF_MULT_COEFF0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF24.PAF_MULT_COEFF0", 
      Read_Dx_m1_npu1_Sfu_coeff24_PAF_MULT_COEFF0,
      Write_Dx_m1_npu1_Sfu_coeff24_PAF_MULT_COEFF0,
    },
    { /* 318 : INDEX_DX_M1_NPU1_SFU_COEFF25 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x98, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF25", 
      Read_Dx_m1_npu1_Sfu_coeff25,
      Write_Dx_m1_npu1_Sfu_coeff25,
    },
    { /* 319 : INDEX_DX_M1_NPU1_SFU_COEFF25_PAF_MULT_COEFF1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x98, DX_M1_NPU1_SFU_COEFF25_PAF_MULT_COEFF1_LEN, DX_M1_NPU1_SFU_COEFF25_PAF_MULT_COEFF1_MASK, DX_M1_NPU1_SFU_COEFF25_PAF_MULT_COEFF1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF25.PAF_MULT_COEFF1", 
      Read_Dx_m1_npu1_Sfu_coeff25_PAF_MULT_COEFF1,
      Write_Dx_m1_npu1_Sfu_coeff25_PAF_MULT_COEFF1,
    },
    { /* 320 : INDEX_DX_M1_NPU1_SFU_COEFF26 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x9c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF26", 
      Read_Dx_m1_npu1_Sfu_coeff26,
      Write_Dx_m1_npu1_Sfu_coeff26,
    },
    { /* 321 : INDEX_DX_M1_NPU1_SFU_COEFF26_PAF_MULT_COEFF2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x9c, DX_M1_NPU1_SFU_COEFF26_PAF_MULT_COEFF2_LEN, DX_M1_NPU1_SFU_COEFF26_PAF_MULT_COEFF2_MASK, DX_M1_NPU1_SFU_COEFF26_PAF_MULT_COEFF2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF26.PAF_MULT_COEFF2", 
      Read_Dx_m1_npu1_Sfu_coeff26_PAF_MULT_COEFF2,
      Write_Dx_m1_npu1_Sfu_coeff26_PAF_MULT_COEFF2,
    },
    { /* 322 : INDEX_DX_M1_NPU1_SFU_COEFF27 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF27", 
      Read_Dx_m1_npu1_Sfu_coeff27,
      Write_Dx_m1_npu1_Sfu_coeff27,
    },
    { /* 323 : INDEX_DX_M1_NPU1_SFU_COEFF27_PAF_MULT_COEFF3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa0, DX_M1_NPU1_SFU_COEFF27_PAF_MULT_COEFF3_LEN, DX_M1_NPU1_SFU_COEFF27_PAF_MULT_COEFF3_MASK, DX_M1_NPU1_SFU_COEFF27_PAF_MULT_COEFF3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF27.PAF_MULT_COEFF3", 
      Read_Dx_m1_npu1_Sfu_coeff27_PAF_MULT_COEFF3,
      Write_Dx_m1_npu1_Sfu_coeff27_PAF_MULT_COEFF3,
    },
    { /* 324 : INDEX_DX_M1_NPU1_SFU_COEFF28 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF28", 
      Read_Dx_m1_npu1_Sfu_coeff28,
      Write_Dx_m1_npu1_Sfu_coeff28,
    },
    { /* 325 : INDEX_DX_M1_NPU1_SFU_COEFF28_PAF_MULT_COEFF4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa4, DX_M1_NPU1_SFU_COEFF28_PAF_MULT_COEFF4_LEN, DX_M1_NPU1_SFU_COEFF28_PAF_MULT_COEFF4_MASK, DX_M1_NPU1_SFU_COEFF28_PAF_MULT_COEFF4_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF28.PAF_MULT_COEFF4", 
      Read_Dx_m1_npu1_Sfu_coeff28_PAF_MULT_COEFF4,
      Write_Dx_m1_npu1_Sfu_coeff28_PAF_MULT_COEFF4,
    },
    { /* 326 : INDEX_DX_M1_NPU1_SFU_COEFF29 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF29", 
      Read_Dx_m1_npu1_Sfu_coeff29,
      Write_Dx_m1_npu1_Sfu_coeff29,
    },
    { /* 327 : INDEX_DX_M1_NPU1_SFU_COEFF29_PAF_MULT_COEFF5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa8, DX_M1_NPU1_SFU_COEFF29_PAF_MULT_COEFF5_LEN, DX_M1_NPU1_SFU_COEFF29_PAF_MULT_COEFF5_MASK, DX_M1_NPU1_SFU_COEFF29_PAF_MULT_COEFF5_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF29.PAF_MULT_COEFF5", 
      Read_Dx_m1_npu1_Sfu_coeff29_PAF_MULT_COEFF5,
      Write_Dx_m1_npu1_Sfu_coeff29_PAF_MULT_COEFF5,
    },
    { /* 328 : INDEX_DX_M1_NPU1_SFU_COEFF30 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xac, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF30", 
      Read_Dx_m1_npu1_Sfu_coeff30,
      Write_Dx_m1_npu1_Sfu_coeff30,
    },
    { /* 329 : INDEX_DX_M1_NPU1_SFU_COEFF30_PAF_MULT_COEFF6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xac, DX_M1_NPU1_SFU_COEFF30_PAF_MULT_COEFF6_LEN, DX_M1_NPU1_SFU_COEFF30_PAF_MULT_COEFF6_MASK, DX_M1_NPU1_SFU_COEFF30_PAF_MULT_COEFF6_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF30.PAF_MULT_COEFF6", 
      Read_Dx_m1_npu1_Sfu_coeff30_PAF_MULT_COEFF6,
      Write_Dx_m1_npu1_Sfu_coeff30_PAF_MULT_COEFF6,
    },
    { /* 330 : INDEX_DX_M1_NPU1_SFU_COEFF31 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF31", 
      Read_Dx_m1_npu1_Sfu_coeff31,
      Write_Dx_m1_npu1_Sfu_coeff31,
    },
    { /* 331 : INDEX_DX_M1_NPU1_SFU_COEFF31_PAF_MULT_COEFF7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb0, DX_M1_NPU1_SFU_COEFF31_PAF_MULT_COEFF7_LEN, DX_M1_NPU1_SFU_COEFF31_PAF_MULT_COEFF7_MASK, DX_M1_NPU1_SFU_COEFF31_PAF_MULT_COEFF7_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF31.PAF_MULT_COEFF7", 
      Read_Dx_m1_npu1_Sfu_coeff31_PAF_MULT_COEFF7,
      Write_Dx_m1_npu1_Sfu_coeff31_PAF_MULT_COEFF7,
    },
    { /* 332 : INDEX_DX_M1_NPU1_SFU_COEFF32 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF32", 
      Read_Dx_m1_npu1_Sfu_coeff32,
      Write_Dx_m1_npu1_Sfu_coeff32,
    },
    { /* 333 : INDEX_DX_M1_NPU1_SFU_COEFF32_PAF_MULT_COEFF8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb4, DX_M1_NPU1_SFU_COEFF32_PAF_MULT_COEFF8_LEN, DX_M1_NPU1_SFU_COEFF32_PAF_MULT_COEFF8_MASK, DX_M1_NPU1_SFU_COEFF32_PAF_MULT_COEFF8_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF32.PAF_MULT_COEFF8", 
      Read_Dx_m1_npu1_Sfu_coeff32_PAF_MULT_COEFF8,
      Write_Dx_m1_npu1_Sfu_coeff32_PAF_MULT_COEFF8,
    },
    { /* 334 : INDEX_DX_M1_NPU1_SFU_COEFF33 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF33", 
      Read_Dx_m1_npu1_Sfu_coeff33,
      Write_Dx_m1_npu1_Sfu_coeff33,
    },
    { /* 335 : INDEX_DX_M1_NPU1_SFU_COEFF33_PAF_MULT_COEFF9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb8, DX_M1_NPU1_SFU_COEFF33_PAF_MULT_COEFF9_LEN, DX_M1_NPU1_SFU_COEFF33_PAF_MULT_COEFF9_MASK, DX_M1_NPU1_SFU_COEFF33_PAF_MULT_COEFF9_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF33.PAF_MULT_COEFF9", 
      Read_Dx_m1_npu1_Sfu_coeff33_PAF_MULT_COEFF9,
      Write_Dx_m1_npu1_Sfu_coeff33_PAF_MULT_COEFF9,
    },
    { /* 336 : INDEX_DX_M1_NPU1_SFU_COEFF34 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xbc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF34", 
      Read_Dx_m1_npu1_Sfu_coeff34,
      Write_Dx_m1_npu1_Sfu_coeff34,
    },
    { /* 337 : INDEX_DX_M1_NPU1_SFU_COEFF34_PAF_MULT_COEFF10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xbc, DX_M1_NPU1_SFU_COEFF34_PAF_MULT_COEFF10_LEN, DX_M1_NPU1_SFU_COEFF34_PAF_MULT_COEFF10_MASK, DX_M1_NPU1_SFU_COEFF34_PAF_MULT_COEFF10_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF34.PAF_MULT_COEFF10", 
      Read_Dx_m1_npu1_Sfu_coeff34_PAF_MULT_COEFF10,
      Write_Dx_m1_npu1_Sfu_coeff34_PAF_MULT_COEFF10,
    },
    { /* 338 : INDEX_DX_M1_NPU1_SFU_COEFF35 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF35", 
      Read_Dx_m1_npu1_Sfu_coeff35,
      Write_Dx_m1_npu1_Sfu_coeff35,
    },
    { /* 339 : INDEX_DX_M1_NPU1_SFU_COEFF35_PAF_MULT_COEFF11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc0, DX_M1_NPU1_SFU_COEFF35_PAF_MULT_COEFF11_LEN, DX_M1_NPU1_SFU_COEFF35_PAF_MULT_COEFF11_MASK, DX_M1_NPU1_SFU_COEFF35_PAF_MULT_COEFF11_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF35.PAF_MULT_COEFF11", 
      Read_Dx_m1_npu1_Sfu_coeff35_PAF_MULT_COEFF11,
      Write_Dx_m1_npu1_Sfu_coeff35_PAF_MULT_COEFF11,
    },
    { /* 340 : INDEX_DX_M1_NPU1_SFU_COEFF36 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF36", 
      Read_Dx_m1_npu1_Sfu_coeff36,
      Write_Dx_m1_npu1_Sfu_coeff36,
    },
    { /* 341 : INDEX_DX_M1_NPU1_SFU_COEFF36_PAF_MULT_COEFF12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc4, DX_M1_NPU1_SFU_COEFF36_PAF_MULT_COEFF12_LEN, DX_M1_NPU1_SFU_COEFF36_PAF_MULT_COEFF12_MASK, DX_M1_NPU1_SFU_COEFF36_PAF_MULT_COEFF12_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF36.PAF_MULT_COEFF12", 
      Read_Dx_m1_npu1_Sfu_coeff36_PAF_MULT_COEFF12,
      Write_Dx_m1_npu1_Sfu_coeff36_PAF_MULT_COEFF12,
    },
    { /* 342 : INDEX_DX_M1_NPU1_SFU_COEFF37 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF37", 
      Read_Dx_m1_npu1_Sfu_coeff37,
      Write_Dx_m1_npu1_Sfu_coeff37,
    },
    { /* 343 : INDEX_DX_M1_NPU1_SFU_COEFF37_PAF_MULT_COEFF13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc8, DX_M1_NPU1_SFU_COEFF37_PAF_MULT_COEFF13_LEN, DX_M1_NPU1_SFU_COEFF37_PAF_MULT_COEFF13_MASK, DX_M1_NPU1_SFU_COEFF37_PAF_MULT_COEFF13_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF37.PAF_MULT_COEFF13", 
      Read_Dx_m1_npu1_Sfu_coeff37_PAF_MULT_COEFF13,
      Write_Dx_m1_npu1_Sfu_coeff37_PAF_MULT_COEFF13,
    },
    { /* 344 : INDEX_DX_M1_NPU1_SFU_COEFF38 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xcc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF38", 
      Read_Dx_m1_npu1_Sfu_coeff38,
      Write_Dx_m1_npu1_Sfu_coeff38,
    },
    { /* 345 : INDEX_DX_M1_NPU1_SFU_COEFF38_PAF_MULT_COEFF14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xcc, DX_M1_NPU1_SFU_COEFF38_PAF_MULT_COEFF14_LEN, DX_M1_NPU1_SFU_COEFF38_PAF_MULT_COEFF14_MASK, DX_M1_NPU1_SFU_COEFF38_PAF_MULT_COEFF14_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF38.PAF_MULT_COEFF14", 
      Read_Dx_m1_npu1_Sfu_coeff38_PAF_MULT_COEFF14,
      Write_Dx_m1_npu1_Sfu_coeff38_PAF_MULT_COEFF14,
    },
    { /* 346 : INDEX_DX_M1_NPU1_SFU_COEFF39 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF39", 
      Read_Dx_m1_npu1_Sfu_coeff39,
      Write_Dx_m1_npu1_Sfu_coeff39,
    },
    { /* 347 : INDEX_DX_M1_NPU1_SFU_COEFF39_PAF_MULT_COEFF15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd0, DX_M1_NPU1_SFU_COEFF39_PAF_MULT_COEFF15_LEN, DX_M1_NPU1_SFU_COEFF39_PAF_MULT_COEFF15_MASK, DX_M1_NPU1_SFU_COEFF39_PAF_MULT_COEFF15_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF39.PAF_MULT_COEFF15", 
      Read_Dx_m1_npu1_Sfu_coeff39_PAF_MULT_COEFF15,
      Write_Dx_m1_npu1_Sfu_coeff39_PAF_MULT_COEFF15,
    },
    { /* 348 : INDEX_DX_M1_NPU1_SFU_COEFF40 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF40", 
      Read_Dx_m1_npu1_Sfu_coeff40,
      Write_Dx_m1_npu1_Sfu_coeff40,
    },
    { /* 349 : INDEX_DX_M1_NPU1_SFU_COEFF40_PAF_ADD_COEFF0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd4, DX_M1_NPU1_SFU_COEFF40_PAF_ADD_COEFF0_LEN, DX_M1_NPU1_SFU_COEFF40_PAF_ADD_COEFF0_MASK, DX_M1_NPU1_SFU_COEFF40_PAF_ADD_COEFF0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF40.PAF_ADD_COEFF0", 
      Read_Dx_m1_npu1_Sfu_coeff40_PAF_ADD_COEFF0,
      Write_Dx_m1_npu1_Sfu_coeff40_PAF_ADD_COEFF0,
    },
    { /* 350 : INDEX_DX_M1_NPU1_SFU_COEFF41 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF41", 
      Read_Dx_m1_npu1_Sfu_coeff41,
      Write_Dx_m1_npu1_Sfu_coeff41,
    },
    { /* 351 : INDEX_DX_M1_NPU1_SFU_COEFF41_PAF_ADD_COEFF1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd8, DX_M1_NPU1_SFU_COEFF41_PAF_ADD_COEFF1_LEN, DX_M1_NPU1_SFU_COEFF41_PAF_ADD_COEFF1_MASK, DX_M1_NPU1_SFU_COEFF41_PAF_ADD_COEFF1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF41.PAF_ADD_COEFF1", 
      Read_Dx_m1_npu1_Sfu_coeff41_PAF_ADD_COEFF1,
      Write_Dx_m1_npu1_Sfu_coeff41_PAF_ADD_COEFF1,
    },
    { /* 352 : INDEX_DX_M1_NPU1_SFU_COEFF42 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xdc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF42", 
      Read_Dx_m1_npu1_Sfu_coeff42,
      Write_Dx_m1_npu1_Sfu_coeff42,
    },
    { /* 353 : INDEX_DX_M1_NPU1_SFU_COEFF42_PAF_ADD_COEFF2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xdc, DX_M1_NPU1_SFU_COEFF42_PAF_ADD_COEFF2_LEN, DX_M1_NPU1_SFU_COEFF42_PAF_ADD_COEFF2_MASK, DX_M1_NPU1_SFU_COEFF42_PAF_ADD_COEFF2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF42.PAF_ADD_COEFF2", 
      Read_Dx_m1_npu1_Sfu_coeff42_PAF_ADD_COEFF2,
      Write_Dx_m1_npu1_Sfu_coeff42_PAF_ADD_COEFF2,
    },
    { /* 354 : INDEX_DX_M1_NPU1_SFU_COEFF43 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF43", 
      Read_Dx_m1_npu1_Sfu_coeff43,
      Write_Dx_m1_npu1_Sfu_coeff43,
    },
    { /* 355 : INDEX_DX_M1_NPU1_SFU_COEFF43_PAF_ADD_COEFF3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe0, DX_M1_NPU1_SFU_COEFF43_PAF_ADD_COEFF3_LEN, DX_M1_NPU1_SFU_COEFF43_PAF_ADD_COEFF3_MASK, DX_M1_NPU1_SFU_COEFF43_PAF_ADD_COEFF3_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF43.PAF_ADD_COEFF3", 
      Read_Dx_m1_npu1_Sfu_coeff43_PAF_ADD_COEFF3,
      Write_Dx_m1_npu1_Sfu_coeff43_PAF_ADD_COEFF3,
    },
    { /* 356 : INDEX_DX_M1_NPU1_SFU_COEFF44 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF44", 
      Read_Dx_m1_npu1_Sfu_coeff44,
      Write_Dx_m1_npu1_Sfu_coeff44,
    },
    { /* 357 : INDEX_DX_M1_NPU1_SFU_COEFF44_PAF_ADD_COEFF4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe4, DX_M1_NPU1_SFU_COEFF44_PAF_ADD_COEFF4_LEN, DX_M1_NPU1_SFU_COEFF44_PAF_ADD_COEFF4_MASK, DX_M1_NPU1_SFU_COEFF44_PAF_ADD_COEFF4_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF44.PAF_ADD_COEFF4", 
      Read_Dx_m1_npu1_Sfu_coeff44_PAF_ADD_COEFF4,
      Write_Dx_m1_npu1_Sfu_coeff44_PAF_ADD_COEFF4,
    },
    { /* 358 : INDEX_DX_M1_NPU1_SFU_COEFF45 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF45", 
      Read_Dx_m1_npu1_Sfu_coeff45,
      Write_Dx_m1_npu1_Sfu_coeff45,
    },
    { /* 359 : INDEX_DX_M1_NPU1_SFU_COEFF45_PAF_ADD_COEFF5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe8, DX_M1_NPU1_SFU_COEFF45_PAF_ADD_COEFF5_LEN, DX_M1_NPU1_SFU_COEFF45_PAF_ADD_COEFF5_MASK, DX_M1_NPU1_SFU_COEFF45_PAF_ADD_COEFF5_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF45.PAF_ADD_COEFF5", 
      Read_Dx_m1_npu1_Sfu_coeff45_PAF_ADD_COEFF5,
      Write_Dx_m1_npu1_Sfu_coeff45_PAF_ADD_COEFF5,
    },
    { /* 360 : INDEX_DX_M1_NPU1_SFU_COEFF46 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xec, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF46", 
      Read_Dx_m1_npu1_Sfu_coeff46,
      Write_Dx_m1_npu1_Sfu_coeff46,
    },
    { /* 361 : INDEX_DX_M1_NPU1_SFU_COEFF46_PAF_ADD_COEFF6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xec, DX_M1_NPU1_SFU_COEFF46_PAF_ADD_COEFF6_LEN, DX_M1_NPU1_SFU_COEFF46_PAF_ADD_COEFF6_MASK, DX_M1_NPU1_SFU_COEFF46_PAF_ADD_COEFF6_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF46.PAF_ADD_COEFF6", 
      Read_Dx_m1_npu1_Sfu_coeff46_PAF_ADD_COEFF6,
      Write_Dx_m1_npu1_Sfu_coeff46_PAF_ADD_COEFF6,
    },
    { /* 362 : INDEX_DX_M1_NPU1_SFU_COEFF47 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF47", 
      Read_Dx_m1_npu1_Sfu_coeff47,
      Write_Dx_m1_npu1_Sfu_coeff47,
    },
    { /* 363 : INDEX_DX_M1_NPU1_SFU_COEFF47_PAF_ADD_COEFF7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf0, DX_M1_NPU1_SFU_COEFF47_PAF_ADD_COEFF7_LEN, DX_M1_NPU1_SFU_COEFF47_PAF_ADD_COEFF7_MASK, DX_M1_NPU1_SFU_COEFF47_PAF_ADD_COEFF7_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF47.PAF_ADD_COEFF7", 
      Read_Dx_m1_npu1_Sfu_coeff47_PAF_ADD_COEFF7,
      Write_Dx_m1_npu1_Sfu_coeff47_PAF_ADD_COEFF7,
    },
    { /* 364 : INDEX_DX_M1_NPU1_SFU_COEFF48 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF48", 
      Read_Dx_m1_npu1_Sfu_coeff48,
      Write_Dx_m1_npu1_Sfu_coeff48,
    },
    { /* 365 : INDEX_DX_M1_NPU1_SFU_COEFF48_PAF_ADD_COEFF8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf4, DX_M1_NPU1_SFU_COEFF48_PAF_ADD_COEFF8_LEN, DX_M1_NPU1_SFU_COEFF48_PAF_ADD_COEFF8_MASK, DX_M1_NPU1_SFU_COEFF48_PAF_ADD_COEFF8_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF48.PAF_ADD_COEFF8", 
      Read_Dx_m1_npu1_Sfu_coeff48_PAF_ADD_COEFF8,
      Write_Dx_m1_npu1_Sfu_coeff48_PAF_ADD_COEFF8,
    },
    { /* 366 : INDEX_DX_M1_NPU1_SFU_COEFF49 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF49", 
      Read_Dx_m1_npu1_Sfu_coeff49,
      Write_Dx_m1_npu1_Sfu_coeff49,
    },
    { /* 367 : INDEX_DX_M1_NPU1_SFU_COEFF49_PAF_ADD_COEFF9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf8, DX_M1_NPU1_SFU_COEFF49_PAF_ADD_COEFF9_LEN, DX_M1_NPU1_SFU_COEFF49_PAF_ADD_COEFF9_MASK, DX_M1_NPU1_SFU_COEFF49_PAF_ADD_COEFF9_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF49.PAF_ADD_COEFF9", 
      Read_Dx_m1_npu1_Sfu_coeff49_PAF_ADD_COEFF9,
      Write_Dx_m1_npu1_Sfu_coeff49_PAF_ADD_COEFF9,
    },
    { /* 368 : INDEX_DX_M1_NPU1_SFU_COEFF50 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xfc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF50", 
      Read_Dx_m1_npu1_Sfu_coeff50,
      Write_Dx_m1_npu1_Sfu_coeff50,
    },
    { /* 369 : INDEX_DX_M1_NPU1_SFU_COEFF50_PAF_ADD_COEFF10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xfc, DX_M1_NPU1_SFU_COEFF50_PAF_ADD_COEFF10_LEN, DX_M1_NPU1_SFU_COEFF50_PAF_ADD_COEFF10_MASK, DX_M1_NPU1_SFU_COEFF50_PAF_ADD_COEFF10_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF50.PAF_ADD_COEFF10", 
      Read_Dx_m1_npu1_Sfu_coeff50_PAF_ADD_COEFF10,
      Write_Dx_m1_npu1_Sfu_coeff50_PAF_ADD_COEFF10,
    },
    { /* 370 : INDEX_DX_M1_NPU1_SFU_COEFF51 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x100, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF51", 
      Read_Dx_m1_npu1_Sfu_coeff51,
      Write_Dx_m1_npu1_Sfu_coeff51,
    },
    { /* 371 : INDEX_DX_M1_NPU1_SFU_COEFF51_PAF_ADD_COEFF11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x100, DX_M1_NPU1_SFU_COEFF51_PAF_ADD_COEFF11_LEN, DX_M1_NPU1_SFU_COEFF51_PAF_ADD_COEFF11_MASK, DX_M1_NPU1_SFU_COEFF51_PAF_ADD_COEFF11_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF51.PAF_ADD_COEFF11", 
      Read_Dx_m1_npu1_Sfu_coeff51_PAF_ADD_COEFF11,
      Write_Dx_m1_npu1_Sfu_coeff51_PAF_ADD_COEFF11,
    },
    { /* 372 : INDEX_DX_M1_NPU1_SFU_COEFF52 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x104, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF52", 
      Read_Dx_m1_npu1_Sfu_coeff52,
      Write_Dx_m1_npu1_Sfu_coeff52,
    },
    { /* 373 : INDEX_DX_M1_NPU1_SFU_COEFF52_PAF_ADD_COEFF12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x104, DX_M1_NPU1_SFU_COEFF52_PAF_ADD_COEFF12_LEN, DX_M1_NPU1_SFU_COEFF52_PAF_ADD_COEFF12_MASK, DX_M1_NPU1_SFU_COEFF52_PAF_ADD_COEFF12_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF52.PAF_ADD_COEFF12", 
      Read_Dx_m1_npu1_Sfu_coeff52_PAF_ADD_COEFF12,
      Write_Dx_m1_npu1_Sfu_coeff52_PAF_ADD_COEFF12,
    },
    { /* 374 : INDEX_DX_M1_NPU1_SFU_COEFF53 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x108, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF53", 
      Read_Dx_m1_npu1_Sfu_coeff53,
      Write_Dx_m1_npu1_Sfu_coeff53,
    },
    { /* 375 : INDEX_DX_M1_NPU1_SFU_COEFF53_PAF_ADD_COEFF13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x108, DX_M1_NPU1_SFU_COEFF53_PAF_ADD_COEFF13_LEN, DX_M1_NPU1_SFU_COEFF53_PAF_ADD_COEFF13_MASK, DX_M1_NPU1_SFU_COEFF53_PAF_ADD_COEFF13_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF53.PAF_ADD_COEFF13", 
      Read_Dx_m1_npu1_Sfu_coeff53_PAF_ADD_COEFF13,
      Write_Dx_m1_npu1_Sfu_coeff53_PAF_ADD_COEFF13,
    },
    { /* 376 : INDEX_DX_M1_NPU1_SFU_COEFF54 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x10c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF54", 
      Read_Dx_m1_npu1_Sfu_coeff54,
      Write_Dx_m1_npu1_Sfu_coeff54,
    },
    { /* 377 : INDEX_DX_M1_NPU1_SFU_COEFF54_PAF_ADD_COEFF14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x10c, DX_M1_NPU1_SFU_COEFF54_PAF_ADD_COEFF14_LEN, DX_M1_NPU1_SFU_COEFF54_PAF_ADD_COEFF14_MASK, DX_M1_NPU1_SFU_COEFF54_PAF_ADD_COEFF14_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF54.PAF_ADD_COEFF14", 
      Read_Dx_m1_npu1_Sfu_coeff54_PAF_ADD_COEFF14,
      Write_Dx_m1_npu1_Sfu_coeff54_PAF_ADD_COEFF14,
    },
    { /* 378 : INDEX_DX_M1_NPU1_SFU_COEFF55 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x110, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF55", 
      Read_Dx_m1_npu1_Sfu_coeff55,
      Write_Dx_m1_npu1_Sfu_coeff55,
    },
    { /* 379 : INDEX_DX_M1_NPU1_SFU_COEFF55_PAF_ADD_COEFF15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x110, DX_M1_NPU1_SFU_COEFF55_PAF_ADD_COEFF15_LEN, DX_M1_NPU1_SFU_COEFF55_PAF_ADD_COEFF15_MASK, DX_M1_NPU1_SFU_COEFF55_PAF_ADD_COEFF15_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF55.PAF_ADD_COEFF15", 
      Read_Dx_m1_npu1_Sfu_coeff55_PAF_ADD_COEFF15,
      Write_Dx_m1_npu1_Sfu_coeff55_PAF_ADD_COEFF15,
    },
    { /* 380 : INDEX_DX_M1_NPU1_PE0_IP0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE0_IP0", 
      Read_Dx_m1_npu1_Pe0_ip0,
      Write_Dx_m1_npu1_Pe0_ip0,
    },
    { /* 381 : INDEX_DX_M1_NPU1_PE0_IP0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, DX_M1_NPU1_PE0_IP0_RESERVED0_LEN, DX_M1_NPU1_PE0_IP0_RESERVED0_MASK, DX_M1_NPU1_PE0_IP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_IP0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_ip0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_ip0_RESERVED0,
    },
    { /* 382 : INDEX_DX_M1_NPU1_PE0_IP0_PE0_FMT_CH_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, DX_M1_NPU1_PE0_IP0_PE0_FMT_CH_MODE_LEN, DX_M1_NPU1_PE0_IP0_PE0_FMT_CH_MODE_MASK, DX_M1_NPU1_PE0_IP0_PE0_FMT_CH_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP0.PE0_FMT_CH_MODE", 
      Read_Dx_m1_npu1_Pe0_ip0_PE0_FMT_CH_MODE,
      Write_Dx_m1_npu1_Pe0_ip0_PE0_FMT_CH_MODE,
    },
    { /* 383 : INDEX_DX_M1_NPU1_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, DX_M1_NPU1_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM_LEN, DX_M1_NPU1_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM_MASK, DX_M1_NPU1_PE0_IP0_PE0_RF_ADDR_GEN_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP0.PE0_RF_ADDR_GEN_MAX_NUM", 
      Read_Dx_m1_npu1_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM,
      Write_Dx_m1_npu1_Pe0_ip0_PE0_RF_ADDR_GEN_MAX_NUM,
    },
    { /* 384 : INDEX_DX_M1_NPU1_PE0_IP0_PE0_FMT_ENABLE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, DX_M1_NPU1_PE0_IP0_PE0_FMT_ENABLE_LEN, DX_M1_NPU1_PE0_IP0_PE0_FMT_ENABLE_MASK, DX_M1_NPU1_PE0_IP0_PE0_FMT_ENABLE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP0.PE0_FMT_ENABLE", 
      Read_Dx_m1_npu1_Pe0_ip0_PE0_FMT_ENABLE,
      Write_Dx_m1_npu1_Pe0_ip0_PE0_FMT_ENABLE,
    },
    { /* 385 : INDEX_DX_M1_NPU1_PE0_IP0_PE0_IMG2COL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, DX_M1_NPU1_PE0_IP0_PE0_IMG2COL_EN_LEN, DX_M1_NPU1_PE0_IP0_PE0_IMG2COL_EN_MASK, DX_M1_NPU1_PE0_IP0_PE0_IMG2COL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP0.PE0_IMG2COL_EN", 
      Read_Dx_m1_npu1_Pe0_ip0_PE0_IMG2COL_EN,
      Write_Dx_m1_npu1_Pe0_ip0_PE0_IMG2COL_EN,
    },
    { /* 386 : INDEX_DX_M1_NPU1_PE0_IP1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x118, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_IP1", 
      Read_Dx_m1_npu1_Pe0_ip1,
      Write_Dx_m1_npu1_Pe0_ip1,
    },
    { /* 387 : INDEX_DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x118, DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_LEN, DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_MASK, DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0", 
      Read_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
      Write_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
    },
    { /* 388 : INDEX_DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x118, DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX_LEN, DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX_MASK, DX_M1_NPU1_PE0_IP1_PE0_IMG2COL_HEIGHT_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP1.PE0_IMG2COL_HEIGHT_MAX", 
      Read_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX,
      Write_Dx_m1_npu1_Pe0_ip1_PE0_IMG2COL_HEIGHT_MAX,
    },
    { /* 389 : INDEX_DX_M1_NPU1_PE0_IP2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x11c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_IP2", 
      Read_Dx_m1_npu1_Pe0_ip2,
      Write_Dx_m1_npu1_Pe0_ip2,
    },
    { /* 390 : INDEX_DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x11c, DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_LEN, DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_MASK, DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2", 
      Read_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
      Write_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
    },
    { /* 391 : INDEX_DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x11c, DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_LEN, DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_MASK, DX_M1_NPU1_PE0_IP2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP2.PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1", 
      Read_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
      Write_Dx_m1_npu1_Pe0_ip2_PE0_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
    },
    { /* 392 : INDEX_DX_M1_NPU1_PE0_IP3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x120, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_IP3", 
      Read_Dx_m1_npu1_Pe0_ip3,
      Write_Dx_m1_npu1_Pe0_ip3,
    },
    { /* 393 : INDEX_DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_LINE_OPT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x120, DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_LINE_OPT_LEN, DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_LINE_OPT_MASK, DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_LINE_OPT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_LINE_OPT", 
      Read_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT,
      Write_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_LINE_OPT,
    },
    { /* 394 : INDEX_DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x120, DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_VALID_NUM_LEN, DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_VALID_NUM_MASK, DX_M1_NPU1_PE0_IP3_PE0_FMT_FIRST_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP3.PE0_FMT_FIRST_VALID_NUM", 
      Read_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM,
      Write_Dx_m1_npu1_Pe0_ip3_PE0_FMT_FIRST_VALID_NUM,
    },
    { /* 395 : INDEX_DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_WIDTH_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x120, DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_WIDTH_MAX_LEN, DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_WIDTH_MAX_MASK, DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_WIDTH_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_WIDTH_MAX", 
      Read_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX,
      Write_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_WIDTH_MAX,
    },
    { /* 396 : INDEX_DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x120, DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE_LEN, DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE_MASK, DX_M1_NPU1_PE0_IP3_PE0_IMG2COL_LAST_VALID_BYTE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP3.PE0_IMG2COL_LAST_VALID_BYTE", 
      Read_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE,
      Write_Dx_m1_npu1_Pe0_ip3_PE0_IMG2COL_LAST_VALID_BYTE,
    },
    { /* 397 : INDEX_DX_M1_NPU1_PE0_IP4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x124, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_IP4", 
      Read_Dx_m1_npu1_Pe0_ip4,
      Write_Dx_m1_npu1_Pe0_ip4,
    },
    { /* 398 : INDEX_DX_M1_NPU1_PE0_IP4_PE0_FMT_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x124, DX_M1_NPU1_PE0_IP4_PE0_FMT_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_IP4_PE0_FMT_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_IP4_PE0_FMT_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP4.PE0_FMT_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_ip4_PE0_FMT_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_ip4_PE0_FMT_READ_BASE_ADDR,
    },
    { /* 399 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x128, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe0_addr_gen0,
      Write_Dx_m1_npu1_Pe0_addr_gen0,
    },
    { /* 400 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x128, DX_M1_NPU1_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR_LEN, DX_M1_NPU1_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR_MASK, DX_M1_NPU1_PE0_ADDR_GEN0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN0.PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_addr_gen0_PE0_DEFAULT_F_ADDR_GEN_BASE_ADDR,
    },
    { /* 401 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x12c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe0_addr_gen1,
      Write_Dx_m1_npu1_Pe0_addr_gen1,
    },
    { /* 402 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x12c, DX_M1_NPU1_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM_LEN, DX_M1_NPU1_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM_MASK, DX_M1_NPU1_PE0_ADDR_GEN1_PE0_IMG2COL_RQST_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN1.PE0_IMG2COL_RQST_NUM", 
      Read_Dx_m1_npu1_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM,
      Write_Dx_m1_npu1_Pe0_addr_gen1_PE0_IMG2COL_RQST_NUM,
    },
    { /* 403 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN1_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x12c, DX_M1_NPU1_PE0_ADDR_GEN1_RESERVED0_LEN, DX_M1_NPU1_PE0_ADDR_GEN1_RESERVED0_MASK, DX_M1_NPU1_PE0_ADDR_GEN1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_ADDR_GEN1.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_addr_gen1_RESERVED0,
      Write_Dx_m1_npu1_Pe0_addr_gen1_RESERVED0,
    },
    { /* 404 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x12c, DX_M1_NPU1_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_LEN, DX_M1_NPU1_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_MASK, DX_M1_NPU1_PE0_ADDR_GEN1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN1.PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM", 
      Read_Dx_m1_npu1_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
      Write_Dx_m1_npu1_Pe0_addr_gen1_PE0_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
    },
    { /* 405 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x130, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe0_addr_gen2,
      Write_Dx_m1_npu1_Pe0_addr_gen2,
    },
    { /* 406 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x130, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE_OFFSET,
    },
    { /* 407 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x130, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE,
    },
    { /* 408 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x130, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE0_ADDR_GEN2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN2.PE0_MUL_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe0_addr_gen2_PE0_MUL_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 409 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x134, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe0_addr_gen3,
      Write_Dx_m1_npu1_Pe0_addr_gen3,
    },
    { /* 410 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x134, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE_OFFSET,
    },
    { /* 411 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x134, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE,
    },
    { /* 412 : INDEX_DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x134, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE0_ADDR_GEN3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN3.PE0_ADD_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe0_addr_gen3_PE0_ADD_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 413 : INDEX_DX_M1_NPU1_PE0_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_CTRL", 
      Read_Dx_m1_npu1_Pe0_ctrl,
      Write_Dx_m1_npu1_Pe0_ctrl,
    },
    { /* 414 : INDEX_DX_M1_NPU1_PE0_CTRL_PE0_CONV_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, DX_M1_NPU1_PE0_CTRL_PE0_CONV_TYPE_LEN, DX_M1_NPU1_PE0_CTRL_PE0_CONV_TYPE_MASK, DX_M1_NPU1_PE0_CTRL_PE0_CONV_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CTRL.PE0_CONV_TYPE", 
      Read_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_TYPE,
      Write_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_TYPE,
    },
    { /* 415 : INDEX_DX_M1_NPU1_PE0_CTRL_PE0_CONV_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, DX_M1_NPU1_PE0_CTRL_PE0_CONV_EN_LEN, DX_M1_NPU1_PE0_CTRL_PE0_CONV_EN_MASK, DX_M1_NPU1_PE0_CTRL_PE0_CONV_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CTRL.PE0_CONV_EN", 
      Read_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_EN,
      Write_Dx_m1_npu1_Pe0_ctrl_PE0_CONV_EN,
    },
    { /* 416 : INDEX_DX_M1_NPU1_PE0_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, DX_M1_NPU1_PE0_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE0_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE0_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe0_ctrl_RESERVED0,
    },
    { /* 417 : INDEX_DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_DEPTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_DEPTH_LEN, DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_DEPTH_MASK, DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_DEPTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_DEPTH", 
      Read_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_DEPTH,
      Write_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_DEPTH,
    },
    { /* 418 : INDEX_DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_EN_LEN, DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_EN_MASK, DX_M1_NPU1_PE0_CTRL_PE0_SYSTOLIC_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CTRL.PE0_SYSTOLIC_EN", 
      Read_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_EN,
      Write_Dx_m1_npu1_Pe0_ctrl_PE0_SYSTOLIC_EN,
    },
    { /* 419 : INDEX_DX_M1_NPU1_PE0_CTRL_PE0_SFUIN_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, DX_M1_NPU1_PE0_CTRL_PE0_SFUIN_VALID_NUM_LEN, DX_M1_NPU1_PE0_CTRL_PE0_SFUIN_VALID_NUM_MASK, DX_M1_NPU1_PE0_CTRL_PE0_SFUIN_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CTRL.PE0_SFUIN_VALID_NUM", 
      Read_Dx_m1_npu1_Pe0_ctrl_PE0_SFUIN_VALID_NUM,
      Write_Dx_m1_npu1_Pe0_ctrl_PE0_SFUIN_VALID_NUM,
    },
    { /* 420 : INDEX_DX_M1_NPU1_PE0_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x13c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG0", 
      Read_Dx_m1_npu1_Pe0_cfg0,
      Write_Dx_m1_npu1_Pe0_cfg0,
    },
    { /* 421 : INDEX_DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x13c, DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_NUM_LEN, DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_NUM_MASK, DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_NUM", 
      Read_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_NUM,
      Write_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_NUM,
    },
    { /* 422 : INDEX_DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_MOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x13c, DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_MOD_LEN, DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_MOD_MASK, DX_M1_NPU1_PE0_CFG0_PE0_LAST_CONV_MOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG0.PE0_LAST_CONV_MOD", 
      Read_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_MOD,
      Write_Dx_m1_npu1_Pe0_cfg0_PE0_LAST_CONV_MOD,
    },
    { /* 423 : INDEX_DX_M1_NPU1_PE0_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x140, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG1", 
      Read_Dx_m1_npu1_Pe0_cfg1,
      Write_Dx_m1_npu1_Pe0_cfg1,
    },
    { /* 424 : INDEX_DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x140, DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_CHANNEL_LEN, DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_CHANNEL_MASK, DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_CHANNEL,
    },
    { /* 425 : INDEX_DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x140, DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_NUMBER_LEN, DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_NUMBER_MASK, DX_M1_NPU1_PE0_CFG1_PE0_OFEATURE_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG1.PE0_OFEATURE_NUMBER", 
      Read_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_NUMBER,
      Write_Dx_m1_npu1_Pe0_cfg1_PE0_OFEATURE_NUMBER,
    },
    { /* 426 : INDEX_DX_M1_NPU1_PE0_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x144, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG2", 
      Read_Dx_m1_npu1_Pe0_cfg2,
      Write_Dx_m1_npu1_Pe0_cfg2,
    },
    { /* 427 : INDEX_DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x144, DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_WIDTH_LEN, DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_WIDTH_MASK, DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_WIDTH,
    },
    { /* 428 : INDEX_DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x144, DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_HEIGHT_LEN, DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_HEIGHT_MASK, DX_M1_NPU1_PE0_CFG2_PE0_OFEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG2.PE0_OFEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe0_cfg2_PE0_OFEATURE_HEIGHT,
    },
    { /* 429 : INDEX_DX_M1_NPU1_PE0_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x148, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG3", 
      Read_Dx_m1_npu1_Pe0_cfg3,
      Write_Dx_m1_npu1_Pe0_cfg3,
    },
    { /* 430 : INDEX_DX_M1_NPU1_PE0_CFG3_PE0_OFEATURE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x148, DX_M1_NPU1_PE0_CFG3_PE0_OFEATURE_SIZE_LEN, DX_M1_NPU1_PE0_CFG3_PE0_OFEATURE_SIZE_MASK, DX_M1_NPU1_PE0_CFG3_PE0_OFEATURE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG3.PE0_OFEATURE_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg3_PE0_OFEATURE_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg3_PE0_OFEATURE_SIZE,
    },
    { /* 431 : INDEX_DX_M1_NPU1_PE0_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG4", 
      Read_Dx_m1_npu1_Pe0_cfg4,
      Write_Dx_m1_npu1_Pe0_cfg4,
    },
    { /* 432 : INDEX_DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14c, DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_HEIGHT_LEN, DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_HEIGHT_MASK, DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_HEIGHT,
    },
    { /* 433 : INDEX_DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14c, DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_CHANNEL_LEN, DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_CHANNEL_MASK, DX_M1_NPU1_PE0_CFG4_PE0_FEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG4.PE0_FEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe0_cfg4_PE0_FEATURE_CHANNEL,
    },
    { /* 434 : INDEX_DX_M1_NPU1_PE0_CFG5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x150, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG5", 
      Read_Dx_m1_npu1_Pe0_cfg5,
      Write_Dx_m1_npu1_Pe0_cfg5,
    },
    { /* 435 : INDEX_DX_M1_NPU1_PE0_CFG5_PE0_FILTER_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x150, DX_M1_NPU1_PE0_CFG5_PE0_FILTER_NUMBER_LEN, DX_M1_NPU1_PE0_CFG5_PE0_FILTER_NUMBER_MASK, DX_M1_NPU1_PE0_CFG5_PE0_FILTER_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG5.PE0_FILTER_NUMBER", 
      Read_Dx_m1_npu1_Pe0_cfg5_PE0_FILTER_NUMBER,
      Write_Dx_m1_npu1_Pe0_cfg5_PE0_FILTER_NUMBER,
    },
    { /* 436 : INDEX_DX_M1_NPU1_PE0_CFG5_PE0_FEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x150, DX_M1_NPU1_PE0_CFG5_PE0_FEATURE_WIDTH_LEN, DX_M1_NPU1_PE0_CFG5_PE0_FEATURE_WIDTH_MASK, DX_M1_NPU1_PE0_CFG5_PE0_FEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG5.PE0_FEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe0_cfg5_PE0_FEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe0_cfg5_PE0_FEATURE_WIDTH,
    },
    { /* 437 : INDEX_DX_M1_NPU1_PE0_CFG6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x154, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE0_CFG6", 
      Read_Dx_m1_npu1_Pe0_cfg6,
      Write_Dx_m1_npu1_Pe0_cfg6,
    },
    { /* 438 : INDEX_DX_M1_NPU1_PE0_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x154, DX_M1_NPU1_PE0_CFG6_RESERVED0_LEN, DX_M1_NPU1_PE0_CFG6_RESERVED0_MASK, DX_M1_NPU1_PE0_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG6.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_cfg6_RESERVED0,
      Write_Dx_m1_npu1_Pe0_cfg6_RESERVED0,
    },
    { /* 439 : INDEX_DX_M1_NPU1_PE0_CFG6_PE0_FILTER_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x154, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_WIDTH_LEN, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_WIDTH_MASK, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG6.PE0_FILTER_WIDTH", 
      Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_WIDTH,
      Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_WIDTH,
    },
    { /* 440 : INDEX_DX_M1_NPU1_PE0_CFG6_PE0_FILTER_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x154, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_HEIGHT_LEN, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_HEIGHT_MASK, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG6.PE0_FILTER_HEIGHT", 
      Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_HEIGHT,
      Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_HEIGHT,
    },
    { /* 441 : INDEX_DX_M1_NPU1_PE0_CFG6_PE0_FILTER_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x154, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_CHANNEL_LEN, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_CHANNEL_MASK, DX_M1_NPU1_PE0_CFG6_PE0_FILTER_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG6.PE0_FILTER_CHANNEL", 
      Read_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_CHANNEL,
      Write_Dx_m1_npu1_Pe0_cfg6_PE0_FILTER_CHANNEL,
    },
    { /* 442 : INDEX_DX_M1_NPU1_PE0_CFG7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7", 
      Read_Dx_m1_npu1_Pe0_cfg7,
      Write_Dx_m1_npu1_Pe0_cfg7,
    },
    { /* 443 : INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_TOP_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, DX_M1_NPU1_PE0_CFG7_PE0_PAD_TOP_SIZE_LEN, DX_M1_NPU1_PE0_CFG7_PE0_PAD_TOP_SIZE_MASK, DX_M1_NPU1_PE0_CFG7_PE0_PAD_TOP_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7.PE0_PAD_TOP_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_TOP_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_TOP_SIZE,
    },
    { /* 444 : INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_BOTTOM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, DX_M1_NPU1_PE0_CFG7_PE0_PAD_BOTTOM_SIZE_LEN, DX_M1_NPU1_PE0_CFG7_PE0_PAD_BOTTOM_SIZE_MASK, DX_M1_NPU1_PE0_CFG7_PE0_PAD_BOTTOM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7.PE0_PAD_BOTTOM_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_BOTTOM_SIZE,
    },
    { /* 445 : INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_LEFT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, DX_M1_NPU1_PE0_CFG7_PE0_PAD_LEFT_SIZE_LEN, DX_M1_NPU1_PE0_CFG7_PE0_PAD_LEFT_SIZE_MASK, DX_M1_NPU1_PE0_CFG7_PE0_PAD_LEFT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7.PE0_PAD_LEFT_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_LEFT_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_LEFT_SIZE,
    },
    { /* 446 : INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_RIGHT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, DX_M1_NPU1_PE0_CFG7_PE0_PAD_RIGHT_SIZE_LEN, DX_M1_NPU1_PE0_CFG7_PE0_PAD_RIGHT_SIZE_MASK, DX_M1_NPU1_PE0_CFG7_PE0_PAD_RIGHT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7.PE0_PAD_RIGHT_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_RIGHT_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_RIGHT_SIZE,
    },
    { /* 447 : INDEX_DX_M1_NPU1_PE0_CFG7_PE0_PAD_VALUE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, DX_M1_NPU1_PE0_CFG7_PE0_PAD_VALUE_LEN, DX_M1_NPU1_PE0_CFG7_PE0_PAD_VALUE_MASK, DX_M1_NPU1_PE0_CFG7_PE0_PAD_VALUE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7.PE0_PAD_VALUE", 
      Read_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_VALUE,
      Write_Dx_m1_npu1_Pe0_cfg7_PE0_PAD_VALUE,
    },
    { /* 448 : INDEX_DX_M1_NPU1_PE0_CFG8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x15c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG8", 
      Read_Dx_m1_npu1_Pe0_cfg8,
      Write_Dx_m1_npu1_Pe0_cfg8,
    },
    { /* 449 : INDEX_DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x15c, DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_X_LEN, DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_X_MASK, DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_X", 
      Read_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_X,
      Write_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_X,
    },
    { /* 450 : INDEX_DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x15c, DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_Y_LEN, DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_Y_MASK, DX_M1_NPU1_PE0_CFG8_PE0_STRIDE_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG8.PE0_STRIDE_Y", 
      Read_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_Y,
      Write_Dx_m1_npu1_Pe0_cfg8_PE0_STRIDE_Y,
    },
    { /* 451 : INDEX_DX_M1_NPU1_PE0_CFG8_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x15c, DX_M1_NPU1_PE0_CFG8_RESERVED0_LEN, DX_M1_NPU1_PE0_CFG8_RESERVED0_MASK, DX_M1_NPU1_PE0_CFG8_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG8.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_cfg8_RESERVED0,
      Write_Dx_m1_npu1_Pe0_cfg8_RESERVED0,
    },
    { /* 452 : INDEX_DX_M1_NPU1_PE0_CFG8_PE0_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x15c, DX_M1_NPU1_PE0_CFG8_PE0_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE0_CFG8_PE0_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE0_CFG8_PE0_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG8.PE0_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe0_cfg8_PE0_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe0_cfg8_PE0_CHANNEL_OFFSET,
    },
    { /* 453 : INDEX_DX_M1_NPU1_PE0_CFG9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x160, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG9", 
      Read_Dx_m1_npu1_Pe0_cfg9,
      Write_Dx_m1_npu1_Pe0_cfg9,
    },
    { /* 454 : INDEX_DX_M1_NPU1_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x160, DX_M1_NPU1_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE0_CFG9_PE0_ELEM_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG9.PE0_ELEM_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe0_cfg9_PE0_ELEM_CHANNEL_OFFSET,
    },
    { /* 455 : INDEX_DX_M1_NPU1_PE0_CFG9_PE0_DILATION_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x160, DX_M1_NPU1_PE0_CFG9_PE0_DILATION_X_LEN, DX_M1_NPU1_PE0_CFG9_PE0_DILATION_X_MASK, DX_M1_NPU1_PE0_CFG9_PE0_DILATION_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG9.PE0_DILATION_X", 
      Read_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_X,
      Write_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_X,
    },
    { /* 456 : INDEX_DX_M1_NPU1_PE0_CFG9_PE0_DILATION_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x160, DX_M1_NPU1_PE0_CFG9_PE0_DILATION_Y_LEN, DX_M1_NPU1_PE0_CFG9_PE0_DILATION_Y_MASK, DX_M1_NPU1_PE0_CFG9_PE0_DILATION_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG9.PE0_DILATION_Y", 
      Read_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_Y,
      Write_Dx_m1_npu1_Pe0_cfg9_PE0_DILATION_Y,
    },
    { /* 457 : INDEX_DX_M1_NPU1_PE0_CFG9_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x160, DX_M1_NPU1_PE0_CFG9_RESERVED0_LEN, DX_M1_NPU1_PE0_CFG9_RESERVED0_MASK, DX_M1_NPU1_PE0_CFG9_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG9.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_cfg9_RESERVED0,
      Write_Dx_m1_npu1_Pe0_cfg9_RESERVED0,
    },
    { /* 458 : INDEX_DX_M1_NPU1_PE0_CFG10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x164, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG10", 
      Read_Dx_m1_npu1_Pe0_cfg10,
      Write_Dx_m1_npu1_Pe0_cfg10,
    },
    { /* 459 : INDEX_DX_M1_NPU1_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x164, DX_M1_NPU1_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG10_PE0_READ_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG10.PE0_READ_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg10_PE0_READ_FEATURE_BASE_ADDR,
    },
    { /* 460 : INDEX_DX_M1_NPU1_PE0_CFG11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x168, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG11", 
      Read_Dx_m1_npu1_Pe0_cfg11,
      Write_Dx_m1_npu1_Pe0_cfg11,
    },
    { /* 461 : INDEX_DX_M1_NPU1_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x168, DX_M1_NPU1_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG11_PE0_WRITE_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG11.PE0_WRITE_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg11_PE0_WRITE_FEATURE_BASE_ADDR,
    },
    { /* 462 : INDEX_DX_M1_NPU1_PE0_CFG12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x16c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG12", 
      Read_Dx_m1_npu1_Pe0_cfg12,
      Write_Dx_m1_npu1_Pe0_cfg12,
    },
    { /* 463 : INDEX_DX_M1_NPU1_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x16c, DX_M1_NPU1_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG12_PE0_READ_WEIGHT_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG12.PE0_READ_WEIGHT_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg12_PE0_READ_WEIGHT_BASE_ADDR,
    },
    { /* 464 : INDEX_DX_M1_NPU1_PE0_CFG13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x170, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG13", 
      Read_Dx_m1_npu1_Pe0_cfg13,
      Write_Dx_m1_npu1_Pe0_cfg13,
    },
    { /* 465 : INDEX_DX_M1_NPU1_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x170, DX_M1_NPU1_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG13_PE0_ELEM_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG13.PE0_ELEM_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg13_PE0_ELEM_READ_BASE_ADDR,
    },
    { /* 466 : INDEX_DX_M1_NPU1_PE0_CFG14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x174, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG14", 
      Read_Dx_m1_npu1_Pe0_cfg14,
      Write_Dx_m1_npu1_Pe0_cfg14,
    },
    { /* 467 : INDEX_DX_M1_NPU1_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x174, DX_M1_NPU1_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG14.PE0_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg14_PE0_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 468 : INDEX_DX_M1_NPU1_PE0_CFG15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x178, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG15", 
      Read_Dx_m1_npu1_Pe0_cfg15,
      Write_Dx_m1_npu1_Pe0_cfg15,
    },
    { /* 469 : INDEX_DX_M1_NPU1_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x178, DX_M1_NPU1_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG15.PE0_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg15_PE0_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 470 : INDEX_DX_M1_NPU1_PE0_CFG16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x17c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG16", 
      Read_Dx_m1_npu1_Pe0_cfg16,
      Write_Dx_m1_npu1_Pe0_cfg16,
    },
    { /* 471 : INDEX_DX_M1_NPU1_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x17c, DX_M1_NPU1_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG16.PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg16_PE0_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 472 : INDEX_DX_M1_NPU1_PE0_CFG17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x180, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG17", 
      Read_Dx_m1_npu1_Pe0_cfg17,
      Write_Dx_m1_npu1_Pe0_cfg17,
    },
    { /* 473 : INDEX_DX_M1_NPU1_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x180, DX_M1_NPU1_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG17.PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg17_PE0_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 474 : INDEX_DX_M1_NPU1_PE0_CFG18 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x184, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG18", 
      Read_Dx_m1_npu1_Pe0_cfg18,
      Write_Dx_m1_npu1_Pe0_cfg18,
    },
    { /* 475 : INDEX_DX_M1_NPU1_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x184, DX_M1_NPU1_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG18_PE0_SE_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG18.PE0_SE_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg18_PE0_SE_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 476 : INDEX_DX_M1_NPU1_PE0_CFG19 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x188, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG19", 
      Read_Dx_m1_npu1_Pe0_cfg19,
      Write_Dx_m1_npu1_Pe0_cfg19,
    },
    { /* 477 : INDEX_DX_M1_NPU1_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x188, DX_M1_NPU1_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG19.PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg19_PE0_GENERAL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 478 : INDEX_DX_M1_NPU1_PE0_CFG20 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG20", 
      Read_Dx_m1_npu1_Pe0_cfg20,
      Write_Dx_m1_npu1_Pe0_cfg20,
    },
    { /* 479 : INDEX_DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18c, DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE_LEN, DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE_MASK, DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_MODE1_LINE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_MODE1_LINE_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_MODE1_LINE_SIZE,
    },
    { /* 480 : INDEX_DX_M1_NPU1_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18c, DX_M1_NPU1_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET_LEN, DX_M1_NPU1_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET_MASK, DX_M1_NPU1_PE0_CFG20_PE0_IMG2COL_LINE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG20.PE0_IMG2COL_LINE_OFFSET", 
      Read_Dx_m1_npu1_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET,
      Write_Dx_m1_npu1_Pe0_cfg20_PE0_IMG2COL_LINE_OFFSET,
    },
    { /* 481 : INDEX_DX_M1_NPU1_PE0_CFG20_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18c, DX_M1_NPU1_PE0_CFG20_RESERVED0_LEN, DX_M1_NPU1_PE0_CFG20_RESERVED0_MASK, DX_M1_NPU1_PE0_CFG20_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG20.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_cfg20_RESERVED0,
      Write_Dx_m1_npu1_Pe0_cfg20_RESERVED0,
    },
    { /* 482 : INDEX_DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18c, DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE0_CFG20_PE0_WF_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG20.PE0_WF_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe0_cfg20_PE0_WF_ADDR_GEN_MODE,
    },
    { /* 483 : INDEX_DX_M1_NPU1_PE0_CFG21 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x190, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG21", 
      Read_Dx_m1_npu1_Pe0_cfg21,
      Write_Dx_m1_npu1_Pe0_cfg21,
    },
    { /* 484 : INDEX_DX_M1_NPU1_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x190, DX_M1_NPU1_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE_LEN, DX_M1_NPU1_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE_MASK, DX_M1_NPU1_PE0_CFG21_PE0_WF_ADDR_MODE1_LINE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG21.PE0_WF_ADDR_MODE1_LINE_STRIDE", 
      Read_Dx_m1_npu1_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE,
      Write_Dx_m1_npu1_Pe0_cfg21_PE0_WF_ADDR_MODE1_LINE_STRIDE,
    },
    { /* 485 : INDEX_DX_M1_NPU1_PE0_CFG22 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x194, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG22", 
      Read_Dx_m1_npu1_Pe0_cfg22,
      Write_Dx_m1_npu1_Pe0_cfg22,
    },
    { /* 486 : INDEX_DX_M1_NPU1_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x194, DX_M1_NPU1_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE_LEN, DX_M1_NPU1_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE_MASK, DX_M1_NPU1_PE0_CFG22_PE0_WF_ADDR_SURFACE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG22.PE0_WF_ADDR_SURFACE_SIZE", 
      Read_Dx_m1_npu1_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE,
      Write_Dx_m1_npu1_Pe0_cfg22_PE0_WF_ADDR_SURFACE_SIZE,
    },
    { /* 487 : INDEX_DX_M1_NPU1_PE0_CFG23 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x198, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG23", 
      Read_Dx_m1_npu1_Pe0_cfg23,
      Write_Dx_m1_npu1_Pe0_cfg23,
    },
    { /* 488 : INDEX_DX_M1_NPU1_PE0_CFG23_PE0_WF_WRITE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x198, DX_M1_NPU1_PE0_CFG23_PE0_WF_WRITE_CNT_LEN, DX_M1_NPU1_PE0_CFG23_PE0_WF_WRITE_CNT_MASK, DX_M1_NPU1_PE0_CFG23_PE0_WF_WRITE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG23.PE0_WF_WRITE_CNT", 
      Read_Dx_m1_npu1_Pe0_cfg23_PE0_WF_WRITE_CNT,
      Write_Dx_m1_npu1_Pe0_cfg23_PE0_WF_WRITE_CNT,
    },
    { /* 489 : INDEX_DX_M1_NPU1_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x198, DX_M1_NPU1_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE_LEN, DX_M1_NPU1_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE_MASK, DX_M1_NPU1_PE0_CFG23_PE0_WF_ADDR_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG23.PE0_WF_ADDR_SURFACE_STRIDE", 
      Read_Dx_m1_npu1_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE,
      Write_Dx_m1_npu1_Pe0_cfg23_PE0_WF_ADDR_SURFACE_STRIDE,
    },
    { /* 490 : INDEX_DX_M1_NPU1_PE0_CFG24 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x19c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG24", 
      Read_Dx_m1_npu1_Pe0_cfg24,
      Write_Dx_m1_npu1_Pe0_cfg24,
    },
    { /* 491 : INDEX_DX_M1_NPU1_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x19c, DX_M1_NPU1_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR_LEN, DX_M1_NPU1_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR_MASK, DX_M1_NPU1_PE0_CFG24_PE0_WF_SRC1_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG24.PE0_WF_SRC1_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_cfg24_PE0_WF_SRC1_BASE_ADDR,
    },
    { /* 492 : INDEX_DX_M1_NPU1_PE0_CFG25 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG25", 
      Read_Dx_m1_npu1_Pe0_cfg25,
      Write_Dx_m1_npu1_Pe0_cfg25,
    },
    { /* 493 : INDEX_DX_M1_NPU1_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, DX_M1_NPU1_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM_LEN, DX_M1_NPU1_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM_MASK, DX_M1_NPU1_PE0_CFG25_PE0_SFU_OUT_DATA_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG25.PE0_SFU_OUT_DATA_VALID_NUM", 
      Read_Dx_m1_npu1_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM,
      Write_Dx_m1_npu1_Pe0_cfg25_PE0_SFU_OUT_DATA_VALID_NUM,
    },
    { /* 494 : INDEX_DX_M1_NPU1_PE0_CFG25_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, DX_M1_NPU1_PE0_CFG25_RESERVED1_LEN, DX_M1_NPU1_PE0_CFG25_RESERVED1_MASK, DX_M1_NPU1_PE0_CFG25_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG25.RESERVED1", 
      Read_Dx_m1_npu1_Pe0_cfg25_RESERVED1,
      Write_Dx_m1_npu1_Pe0_cfg25_RESERVED1,
    },
    { /* 495 : INDEX_DX_M1_NPU1_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, DX_M1_NPU1_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN_LEN, DX_M1_NPU1_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN_MASK, DX_M1_NPU1_PE0_CFG25_PE0_ST_ADDR_GEN_SHIFT_LEN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG25.PE0_ST_ADDR_GEN_SHIFT_LEN", 
      Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN,
      Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ADDR_GEN_SHIFT_LEN,
    },
    { /* 496 : INDEX_DX_M1_NPU1_PE0_CFG25_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, DX_M1_NPU1_PE0_CFG25_RESERVED0_LEN, DX_M1_NPU1_PE0_CFG25_RESERVED0_MASK, DX_M1_NPU1_PE0_CFG25_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG25.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_cfg25_RESERVED0,
      Write_Dx_m1_npu1_Pe0_cfg25_RESERVED0,
    },
    { /* 497 : INDEX_DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_CNT_LEN, DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_CNT_MASK, DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_CNT", 
      Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_CNT,
      Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_CNT,
    },
    { /* 498 : INDEX_DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_PERIOD_LEN, DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_PERIOD_MASK, DX_M1_NPU1_PE0_CFG25_PE0_ST_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG25.PE0_ST_ACTIVE_PERIOD", 
      Read_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD,
      Write_Dx_m1_npu1_Pe0_cfg25_PE0_ST_ACTIVE_PERIOD,
    },
    { /* 499 : INDEX_DX_M1_NPU1_PE0_CFG26 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG26", 
      Read_Dx_m1_npu1_Pe0_cfg26,
      Write_Dx_m1_npu1_Pe0_cfg26,
    },
    { /* 500 : INDEX_DX_M1_NPU1_PE0_CFG26_PE0_ST_ADDR_GEN_MUL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a4, DX_M1_NPU1_PE0_CFG26_PE0_ST_ADDR_GEN_MUL_LEN, DX_M1_NPU1_PE0_CFG26_PE0_ST_ADDR_GEN_MUL_MASK, DX_M1_NPU1_PE0_CFG26_PE0_ST_ADDR_GEN_MUL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG26.PE0_ST_ADDR_GEN_MUL", 
      Read_Dx_m1_npu1_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL,
      Write_Dx_m1_npu1_Pe0_cfg26_PE0_ST_ADDR_GEN_MUL,
    },
    { /* 501 : INDEX_DX_M1_NPU1_PE0_CFG26_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a4, DX_M1_NPU1_PE0_CFG26_RESERVED0_LEN, DX_M1_NPU1_PE0_CFG26_RESERVED0_MASK, DX_M1_NPU1_PE0_CFG26_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_CFG26.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_cfg26_RESERVED0,
      Write_Dx_m1_npu1_Pe0_cfg26_RESERVED0,
    },
    { /* 502 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0,
    },
    { /* 503 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_IN_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_IN_BUFF", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_IN_BUFF,
    },
    { /* 504 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED3_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED3_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED3_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED3", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED3,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED3,
    },
    { /* 505 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_WEIGHT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_WEIGHT_BUFF", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_WEIGHT_BUFF,
    },
    { /* 506 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED2_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED2_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED2_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED2", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED2,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED2,
    },
    { /* 507 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_OUT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_OUT_BUFF", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_OUT_BUFF,
    },
    { /* 508 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED1,
    },
    { /* 509 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_PE0_START_NO_ELEM_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.PE0_START_NO_ELEM_BUFF", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_PE0_START_NO_ELEM_BUFF,
    },
    { /* 510 : INDEX_DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE0_VMEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_VMEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0_RESERVED0,
    },
    { /* 511 : INDEX_DX_M1_NPU1_PE0_DMA_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl,
      Write_Dx_m1_npu1_Pe0_dma_ctrl,
    },
    { /* 512 : INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_START_OP_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, DX_M1_NPU1_PE0_DMA_CTRL_PE0_START_OP_EN_LEN, DX_M1_NPU1_PE0_DMA_CTRL_PE0_START_OP_EN_MASK, DX_M1_NPU1_PE0_DMA_CTRL_PE0_START_OP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_CTRL.PE0_START_OP_EN", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_START_OP_EN,
      Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_START_OP_EN,
    },
    { /* 513 : INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, DX_M1_NPU1_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE_LEN, DX_M1_NPU1_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE_MASK, DX_M1_NPU1_PE0_DMA_CTRL_PE0_DMA_CTRL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_CTRL.PE0_DMA_CTRL_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE,
      Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_DMA_CTRL_MODE,
    },
    { /* 514 : INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH_LEN, DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH_MASK, DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_BIT_WIDTH", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH,
      Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_BIT_WIDTH,
    },
    { /* 515 : INDEX_DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE_LEN, DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE_MASK, DX_M1_NPU1_PE0_DMA_CTRL_PE0_WEIGHT_DUMMY_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_CTRL.PE0_WEIGHT_DUMMY_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE,
      Write_Dx_m1_npu1_Pe0_dma_ctrl_PE0_WEIGHT_DUMMY_MODE,
    },
    { /* 516 : INDEX_DX_M1_NPU1_PE0_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, DX_M1_NPU1_PE0_DMA_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_ctrl_RESERVED0,
    },
    { /* 517 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0,
    },
    { /* 518 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_SIZE,
    },
    { /* 519 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_TIME,
    },
    { /* 520 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_MODE,
    },
    { /* 521 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_PE0_RD_ELEM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0.PE0_RD_ELEM_EN", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_PE0_RD_ELEM_EN,
    },
    { /* 522 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0_RESERVED0,
    },
    { /* 523 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg1,
    },
    { /* 524 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b4, DX_M1_NPU1_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG1_PE0_RD_ELEM_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG1.PE0_RD_ELEM_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg1_PE0_RD_ELEM_STRIDE,
    },
    { /* 525 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg2,
    },
    { /* 526 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b8, DX_M1_NPU1_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG2_PE0_RD_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG2.PE0_RD_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg2_PE0_RD_ELEM_BASE_ADDR,
    },
    { /* 527 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1bc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg3,
    },
    { /* 528 : INDEX_DX_M1_NPU1_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1bc, DX_M1_NPU1_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_ELEM_CFG3_PE0_WT_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG3.PE0_WT_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg3_PE0_WT_ELEM_BASE_ADDR,
    },
    { /* 529 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg0,
    },
    { /* 530 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c0, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_TIME_LEN, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_TIME_MASK, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_TIME,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_TIME,
    },
    { /* 531 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c0, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_MODE_LEN, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_MODE_MASK, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_MODE,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_MODE,
    },
    { /* 532 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c0, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_EN_LEN, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_EN_MASK, DX_M1_NPU1_PE0_DMA_W_CFG0_PE0_RD_W_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG0.PE0_RD_W_EN", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_EN,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg0_PE0_RD_W_EN,
    },
    { /* 533 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c0, DX_M1_NPU1_PE0_DMA_W_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_W_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_W_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg0_RESERVED0,
    },
    { /* 534 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg1,
    },
    { /* 535 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c4, DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_STRIDE,
    },
    { /* 536 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c4, DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_SIZE_LEN, DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_SIZE_MASK, DX_M1_NPU1_PE0_DMA_W_CFG1_PE0_RD_W_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG1.PE0_RD_W_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg1_PE0_RD_W_SIZE,
    },
    { /* 537 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg2,
    },
    { /* 538 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c8, DX_M1_NPU1_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_W_CFG2_PE0_RD_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG2.PE0_RD_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg2_PE0_RD_W_BASE_ADDR,
    },
    { /* 539 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1cc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg3,
    },
    { /* 540 : INDEX_DX_M1_NPU1_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1cc, DX_M1_NPU1_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_W_CFG3_PE0_WT_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG3.PE0_WT_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg3_PE0_WT_W_BASE_ADDR,
    },
    { /* 541 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0,
    },
    { /* 542 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_SIZE,
    },
    { /* 543 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_TIME,
    },
    { /* 544 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_MODE,
    },
    { /* 545 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_EN_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_EN_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG0_PE0_RD_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0.PE0_RD_INF_EN", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_EN,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_PE0_RD_INF_EN,
    },
    { /* 546 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, DX_M1_NPU1_PE0_DMA_INF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0_RESERVED0,
    },
    { /* 547 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg1,
    },
    { /* 548 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d4, DX_M1_NPU1_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG1_PE0_RD_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG1.PE0_RD_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg1_PE0_RD_INF_STRIDE,
    },
    { /* 549 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg2,
    },
    { /* 550 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d8, DX_M1_NPU1_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG2_PE0_RD_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG2.PE0_RD_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg2_PE0_RD_INF_BASE_ADDR,
    },
    { /* 551 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1dc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg3,
    },
    { /* 552 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1dc, DX_M1_NPU1_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG3_PE0_WT_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG3.PE0_WT_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg3_PE0_WT_INF_STRIDE,
    },
    { /* 553 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg4,
    },
    { /* 554 : INDEX_DX_M1_NPU1_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e0, DX_M1_NPU1_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_INF_CFG4_PE0_WT_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG4.PE0_WT_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg4_PE0_WT_INF_BASE_ADDR,
    },
    { /* 555 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0,
    },
    { /* 556 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_SIZE,
    },
    { /* 557 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_TIME,
    },
    { /* 558 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED1,
    },
    { /* 559 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_PE0_WT_OUTF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0.PE0_WT_OUTF_EN", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_PE0_WT_OUTF_EN,
    },
    { /* 560 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0_RESERVED0,
    },
    { /* 561 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg1,
    },
    { /* 562 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e8, DX_M1_NPU1_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG1_PE0_WT_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG1.PE0_WT_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg1_PE0_WT_OUTF_STRIDE,
    },
    { /* 563 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ec, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg2,
    },
    { /* 564 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ec, DX_M1_NPU1_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG2_PE0_WT_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG2.PE0_WT_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg2_PE0_WT_OUTF_BASE_ADDR,
    },
    { /* 565 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg3,
    },
    { /* 566 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f0, DX_M1_NPU1_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG3_PE0_RD_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG3.PE0_RD_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg3_PE0_RD_OUTF_STRIDE,
    },
    { /* 567 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg4,
    },
    { /* 568 : INDEX_DX_M1_NPU1_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f4, DX_M1_NPU1_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_OUTF_CFG4_PE0_RD_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG4.PE0_RD_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg4_PE0_RD_OUTF_BASE_ADDR,
    },
    { /* 569 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0,
    },
    { /* 570 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_SIZE,
    },
    { /* 571 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_MODE,
    },
    { /* 572 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_ADD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_ADD_EN", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_ADD_EN,
    },
    { /* 573 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_SIZE,
    },
    { /* 574 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_MODE,
    },
    { /* 575 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_PE0_RD_MUL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.PE0_RD_MUL_EN", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_PE0_RD_MUL_EN,
    },
    { /* 576 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, DX_M1_NPU1_PE0_DMA_RF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0_RESERVED0,
    },
    { /* 577 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1fc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg1,
    },
    { /* 578 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1fc, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_STRIDE,
    },
    { /* 579 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1fc, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_STRIDE,
    },
    { /* 580 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1fc, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_ADD_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_ADD_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_ADD_TIME,
    },
    { /* 581 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1fc, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG1_PE0_RD_MUL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG1.PE0_RD_MUL_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg1_PE0_RD_MUL_TIME,
    },
    { /* 582 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x200, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg2,
    },
    { /* 583 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x200, DX_M1_NPU1_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG2_PE0_RD_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG2.PE0_RD_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg2_PE0_RD_MUL_BASE_ADDR,
    },
    { /* 584 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x204, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg3,
    },
    { /* 585 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x204, DX_M1_NPU1_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG3_PE0_WT_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG3.PE0_WT_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg3_PE0_WT_MUL_BASE_ADDR,
    },
    { /* 586 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x208, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG4", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg4,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg4,
    },
    { /* 587 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x208, DX_M1_NPU1_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG4_PE0_RD_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG4.PE0_RD_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg4_PE0_RD_ADD_BASE_ADDR,
    },
    { /* 588 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG5", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg5,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg5,
    },
    { /* 589 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20c, DX_M1_NPU1_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG5_PE0_WT_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG5.PE0_WT_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg5_PE0_WT_ADD_BASE_ADDR,
    },
    { /* 590 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6,
    },
    { /* 591 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_SIZE,
    },
    { /* 592 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_MODE,
    },
    { /* 593 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_ADD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_ADD_EN", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_ADD_EN,
    },
    { /* 594 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_SIZE,
    },
    { /* 595 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_MODE,
    },
    { /* 596 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_PE0_RD_SKIP_MUL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.PE0_RD_SKIP_MUL_EN", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_PE0_RD_SKIP_MUL_EN,
    },
    { /* 597 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, DX_M1_NPU1_PE0_DMA_RF_CFG6_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG6_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6_RESERVED0,
    },
    { /* 598 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x214, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG7", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg7,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg7,
    },
    { /* 599 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x214, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_STRIDE,
    },
    { /* 600 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x214, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_STRIDE,
    },
    { /* 601 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x214, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_ADD_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_ADD_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_ADD_TIME,
    },
    { /* 602 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x214, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG7_PE0_RD_SKIP_MUL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG7.PE0_RD_SKIP_MUL_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg7_PE0_RD_SKIP_MUL_TIME,
    },
    { /* 603 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x218, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG8", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg8,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg8,
    },
    { /* 604 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x218, DX_M1_NPU1_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG8_PE0_RD_SKIP_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG8.PE0_RD_SKIP_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg8_PE0_RD_SKIP_MUL_BASE_ADDR,
    },
    { /* 605 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x21c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG9", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg9,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg9,
    },
    { /* 606 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x21c, DX_M1_NPU1_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG9_PE0_WT_SKIP_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG9.PE0_WT_SKIP_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg9_PE0_WT_SKIP_MUL_BASE_ADDR,
    },
    { /* 607 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x220, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG10", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg10,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg10,
    },
    { /* 608 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x220, DX_M1_NPU1_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG10_PE0_RD_SKIP_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG10.PE0_RD_SKIP_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg10_PE0_RD_SKIP_ADD_BASE_ADDR,
    },
    { /* 609 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x224, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG11", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg11,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg11,
    },
    { /* 610 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x224, DX_M1_NPU1_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG11_PE0_WT_SKIP_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG11.PE0_WT_SKIP_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg11_PE0_WT_SKIP_ADD_BASE_ADDR,
    },
    { /* 611 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12,
    },
    { /* 612 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_SIZE,
    },
    { /* 613 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_MODE,
    },
    { /* 614 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_GENERAL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_GENERAL_EN", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_GENERAL_EN,
    },
    { /* 615 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_SIZE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_SIZE,
    },
    { /* 616 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_MODE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_MODE,
    },
    { /* 617 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_EN_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_EN_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_PE0_RD_SE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.PE0_RD_SE_EN", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_EN,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_PE0_RD_SE_EN,
    },
    { /* 618 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG12_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, DX_M1_NPU1_PE0_DMA_RF_CFG12_RESERVED0_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG12_RESERVED0_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG12_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12.RESERVED0", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12_RESERVED0,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12_RESERVED0,
    },
    { /* 619 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x22c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG13", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg13,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg13,
    },
    { /* 620 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x22c, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_STRIDE,
    },
    { /* 621 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x22c, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_STRIDE", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_STRIDE,
    },
    { /* 622 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x22c, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_GENERAL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_GENERAL_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_GENERAL_TIME,
    },
    { /* 623 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x22c, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG13_PE0_RD_SE_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG13.PE0_RD_SE_TIME", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg13_PE0_RD_SE_TIME,
    },
    { /* 624 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x230, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG14", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg14,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg14,
    },
    { /* 625 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x230, DX_M1_NPU1_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG14_PE0_RD_SE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG14.PE0_RD_SE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg14_PE0_RD_SE_BASE_ADDR,
    },
    { /* 626 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x234, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG15", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg15,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg15,
    },
    { /* 627 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x234, DX_M1_NPU1_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG15_PE0_WT_SE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG15.PE0_WT_SE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg15_PE0_WT_SE_BASE_ADDR,
    },
    { /* 628 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x238, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG16", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg16,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg16,
    },
    { /* 629 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x238, DX_M1_NPU1_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG16_PE0_RD_GENERAL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG16.PE0_RD_GENERAL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg16_PE0_RD_GENERAL_BASE_ADDR,
    },
    { /* 630 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x23c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG17", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg17,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg17,
    },
    { /* 631 : INDEX_DX_M1_NPU1_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x23c, DX_M1_NPU1_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR_LEN, DX_M1_NPU1_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR_MASK, DX_M1_NPU1_PE0_DMA_RF_CFG17_PE0_WT_GENERAL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG17.PE0_WT_GENERAL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg17_PE0_WT_GENERAL_BASE_ADDR,
    },
    { /* 632 : INDEX_DX_M1_NPU1_PE1_IP0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE1_IP0", 
      Read_Dx_m1_npu1_Pe1_ip0,
      Write_Dx_m1_npu1_Pe1_ip0,
    },
    { /* 633 : INDEX_DX_M1_NPU1_PE1_IP0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, DX_M1_NPU1_PE1_IP0_RESERVED0_LEN, DX_M1_NPU1_PE1_IP0_RESERVED0_MASK, DX_M1_NPU1_PE1_IP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_IP0.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_ip0_RESERVED0,
      Write_Dx_m1_npu1_Pe1_ip0_RESERVED0,
    },
    { /* 634 : INDEX_DX_M1_NPU1_PE1_IP0_PE1_FMT_CH_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, DX_M1_NPU1_PE1_IP0_PE1_FMT_CH_MODE_LEN, DX_M1_NPU1_PE1_IP0_PE1_FMT_CH_MODE_MASK, DX_M1_NPU1_PE1_IP0_PE1_FMT_CH_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP0.PE1_FMT_CH_MODE", 
      Read_Dx_m1_npu1_Pe1_ip0_PE1_FMT_CH_MODE,
      Write_Dx_m1_npu1_Pe1_ip0_PE1_FMT_CH_MODE,
    },
    { /* 635 : INDEX_DX_M1_NPU1_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, DX_M1_NPU1_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM_LEN, DX_M1_NPU1_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM_MASK, DX_M1_NPU1_PE1_IP0_PE1_RF_ADDR_GEN_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP0.PE1_RF_ADDR_GEN_MAX_NUM", 
      Read_Dx_m1_npu1_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM,
      Write_Dx_m1_npu1_Pe1_ip0_PE1_RF_ADDR_GEN_MAX_NUM,
    },
    { /* 636 : INDEX_DX_M1_NPU1_PE1_IP0_PE1_FMT_ENABLE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, DX_M1_NPU1_PE1_IP0_PE1_FMT_ENABLE_LEN, DX_M1_NPU1_PE1_IP0_PE1_FMT_ENABLE_MASK, DX_M1_NPU1_PE1_IP0_PE1_FMT_ENABLE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP0.PE1_FMT_ENABLE", 
      Read_Dx_m1_npu1_Pe1_ip0_PE1_FMT_ENABLE,
      Write_Dx_m1_npu1_Pe1_ip0_PE1_FMT_ENABLE,
    },
    { /* 637 : INDEX_DX_M1_NPU1_PE1_IP0_PE1_IMG2COL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, DX_M1_NPU1_PE1_IP0_PE1_IMG2COL_EN_LEN, DX_M1_NPU1_PE1_IP0_PE1_IMG2COL_EN_MASK, DX_M1_NPU1_PE1_IP0_PE1_IMG2COL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP0.PE1_IMG2COL_EN", 
      Read_Dx_m1_npu1_Pe1_ip0_PE1_IMG2COL_EN,
      Write_Dx_m1_npu1_Pe1_ip0_PE1_IMG2COL_EN,
    },
    { /* 638 : INDEX_DX_M1_NPU1_PE1_IP1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x244, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_IP1", 
      Read_Dx_m1_npu1_Pe1_ip1,
      Write_Dx_m1_npu1_Pe1_ip1,
    },
    { /* 639 : INDEX_DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x244, DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_LEN, DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_MASK, DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0", 
      Read_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
      Write_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
    },
    { /* 640 : INDEX_DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x244, DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX_LEN, DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX_MASK, DX_M1_NPU1_PE1_IP1_PE1_IMG2COL_HEIGHT_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP1.PE1_IMG2COL_HEIGHT_MAX", 
      Read_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX,
      Write_Dx_m1_npu1_Pe1_ip1_PE1_IMG2COL_HEIGHT_MAX,
    },
    { /* 641 : INDEX_DX_M1_NPU1_PE1_IP2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x248, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_IP2", 
      Read_Dx_m1_npu1_Pe1_ip2,
      Write_Dx_m1_npu1_Pe1_ip2,
    },
    { /* 642 : INDEX_DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x248, DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_LEN, DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_MASK, DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2", 
      Read_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
      Write_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
    },
    { /* 643 : INDEX_DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x248, DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_LEN, DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_MASK, DX_M1_NPU1_PE1_IP2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP2.PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1", 
      Read_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
      Write_Dx_m1_npu1_Pe1_ip2_PE1_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
    },
    { /* 644 : INDEX_DX_M1_NPU1_PE1_IP3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_IP3", 
      Read_Dx_m1_npu1_Pe1_ip3,
      Write_Dx_m1_npu1_Pe1_ip3,
    },
    { /* 645 : INDEX_DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_LINE_OPT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24c, DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_LINE_OPT_LEN, DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_LINE_OPT_MASK, DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_LINE_OPT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_LINE_OPT", 
      Read_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT,
      Write_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_LINE_OPT,
    },
    { /* 646 : INDEX_DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24c, DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_VALID_NUM_LEN, DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_VALID_NUM_MASK, DX_M1_NPU1_PE1_IP3_PE1_FMT_FIRST_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP3.PE1_FMT_FIRST_VALID_NUM", 
      Read_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM,
      Write_Dx_m1_npu1_Pe1_ip3_PE1_FMT_FIRST_VALID_NUM,
    },
    { /* 647 : INDEX_DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_WIDTH_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24c, DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_WIDTH_MAX_LEN, DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_WIDTH_MAX_MASK, DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_WIDTH_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_WIDTH_MAX", 
      Read_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX,
      Write_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_WIDTH_MAX,
    },
    { /* 648 : INDEX_DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24c, DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE_LEN, DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE_MASK, DX_M1_NPU1_PE1_IP3_PE1_IMG2COL_LAST_VALID_BYTE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP3.PE1_IMG2COL_LAST_VALID_BYTE", 
      Read_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE,
      Write_Dx_m1_npu1_Pe1_ip3_PE1_IMG2COL_LAST_VALID_BYTE,
    },
    { /* 649 : INDEX_DX_M1_NPU1_PE1_IP4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x250, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_IP4", 
      Read_Dx_m1_npu1_Pe1_ip4,
      Write_Dx_m1_npu1_Pe1_ip4,
    },
    { /* 650 : INDEX_DX_M1_NPU1_PE1_IP4_PE1_FMT_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x250, DX_M1_NPU1_PE1_IP4_PE1_FMT_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_IP4_PE1_FMT_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_IP4_PE1_FMT_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP4.PE1_FMT_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_ip4_PE1_FMT_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_ip4_PE1_FMT_READ_BASE_ADDR,
    },
    { /* 651 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x254, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe1_addr_gen0,
      Write_Dx_m1_npu1_Pe1_addr_gen0,
    },
    { /* 652 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x254, DX_M1_NPU1_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR_LEN, DX_M1_NPU1_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR_MASK, DX_M1_NPU1_PE1_ADDR_GEN0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN0.PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_addr_gen0_PE1_DEFAULT_F_ADDR_GEN_BASE_ADDR,
    },
    { /* 653 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x258, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe1_addr_gen1,
      Write_Dx_m1_npu1_Pe1_addr_gen1,
    },
    { /* 654 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x258, DX_M1_NPU1_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM_LEN, DX_M1_NPU1_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM_MASK, DX_M1_NPU1_PE1_ADDR_GEN1_PE1_IMG2COL_RQST_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN1.PE1_IMG2COL_RQST_NUM", 
      Read_Dx_m1_npu1_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM,
      Write_Dx_m1_npu1_Pe1_addr_gen1_PE1_IMG2COL_RQST_NUM,
    },
    { /* 655 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN1_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x258, DX_M1_NPU1_PE1_ADDR_GEN1_RESERVED0_LEN, DX_M1_NPU1_PE1_ADDR_GEN1_RESERVED0_MASK, DX_M1_NPU1_PE1_ADDR_GEN1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_ADDR_GEN1.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_addr_gen1_RESERVED0,
      Write_Dx_m1_npu1_Pe1_addr_gen1_RESERVED0,
    },
    { /* 656 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x258, DX_M1_NPU1_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_LEN, DX_M1_NPU1_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_MASK, DX_M1_NPU1_PE1_ADDR_GEN1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN1.PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM", 
      Read_Dx_m1_npu1_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
      Write_Dx_m1_npu1_Pe1_addr_gen1_PE1_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
    },
    { /* 657 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x25c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe1_addr_gen2,
      Write_Dx_m1_npu1_Pe1_addr_gen2,
    },
    { /* 658 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x25c, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE_OFFSET,
    },
    { /* 659 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x25c, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE,
    },
    { /* 660 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x25c, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE1_ADDR_GEN2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN2.PE1_MUL_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe1_addr_gen2_PE1_MUL_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 661 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x260, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe1_addr_gen3,
      Write_Dx_m1_npu1_Pe1_addr_gen3,
    },
    { /* 662 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x260, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE_OFFSET,
    },
    { /* 663 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x260, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE,
    },
    { /* 664 : INDEX_DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x260, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE1_ADDR_GEN3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN3.PE1_ADD_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe1_addr_gen3_PE1_ADD_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 665 : INDEX_DX_M1_NPU1_PE1_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_CTRL", 
      Read_Dx_m1_npu1_Pe1_ctrl,
      Write_Dx_m1_npu1_Pe1_ctrl,
    },
    { /* 666 : INDEX_DX_M1_NPU1_PE1_CTRL_PE1_CONV_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, DX_M1_NPU1_PE1_CTRL_PE1_CONV_TYPE_LEN, DX_M1_NPU1_PE1_CTRL_PE1_CONV_TYPE_MASK, DX_M1_NPU1_PE1_CTRL_PE1_CONV_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CTRL.PE1_CONV_TYPE", 
      Read_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_TYPE,
      Write_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_TYPE,
    },
    { /* 667 : INDEX_DX_M1_NPU1_PE1_CTRL_PE1_CONV_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, DX_M1_NPU1_PE1_CTRL_PE1_CONV_EN_LEN, DX_M1_NPU1_PE1_CTRL_PE1_CONV_EN_MASK, DX_M1_NPU1_PE1_CTRL_PE1_CONV_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CTRL.PE1_CONV_EN", 
      Read_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_EN,
      Write_Dx_m1_npu1_Pe1_ctrl_PE1_CONV_EN,
    },
    { /* 668 : INDEX_DX_M1_NPU1_PE1_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, DX_M1_NPU1_PE1_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE1_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE1_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe1_ctrl_RESERVED0,
    },
    { /* 669 : INDEX_DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_DEPTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_DEPTH_LEN, DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_DEPTH_MASK, DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_DEPTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_DEPTH", 
      Read_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_DEPTH,
      Write_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_DEPTH,
    },
    { /* 670 : INDEX_DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_EN_LEN, DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_EN_MASK, DX_M1_NPU1_PE1_CTRL_PE1_SYSTOLIC_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CTRL.PE1_SYSTOLIC_EN", 
      Read_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_EN,
      Write_Dx_m1_npu1_Pe1_ctrl_PE1_SYSTOLIC_EN,
    },
    { /* 671 : INDEX_DX_M1_NPU1_PE1_CTRL_PE1_SFUIN_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, DX_M1_NPU1_PE1_CTRL_PE1_SFUIN_VALID_NUM_LEN, DX_M1_NPU1_PE1_CTRL_PE1_SFUIN_VALID_NUM_MASK, DX_M1_NPU1_PE1_CTRL_PE1_SFUIN_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CTRL.PE1_SFUIN_VALID_NUM", 
      Read_Dx_m1_npu1_Pe1_ctrl_PE1_SFUIN_VALID_NUM,
      Write_Dx_m1_npu1_Pe1_ctrl_PE1_SFUIN_VALID_NUM,
    },
    { /* 672 : INDEX_DX_M1_NPU1_PE1_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x268, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG0", 
      Read_Dx_m1_npu1_Pe1_cfg0,
      Write_Dx_m1_npu1_Pe1_cfg0,
    },
    { /* 673 : INDEX_DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x268, DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_NUM_LEN, DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_NUM_MASK, DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_NUM", 
      Read_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_NUM,
      Write_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_NUM,
    },
    { /* 674 : INDEX_DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_MOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x268, DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_MOD_LEN, DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_MOD_MASK, DX_M1_NPU1_PE1_CFG0_PE1_LAST_CONV_MOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG0.PE1_LAST_CONV_MOD", 
      Read_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_MOD,
      Write_Dx_m1_npu1_Pe1_cfg0_PE1_LAST_CONV_MOD,
    },
    { /* 675 : INDEX_DX_M1_NPU1_PE1_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x26c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG1", 
      Read_Dx_m1_npu1_Pe1_cfg1,
      Write_Dx_m1_npu1_Pe1_cfg1,
    },
    { /* 676 : INDEX_DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x26c, DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_CHANNEL_LEN, DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_CHANNEL_MASK, DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_CHANNEL,
    },
    { /* 677 : INDEX_DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x26c, DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_NUMBER_LEN, DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_NUMBER_MASK, DX_M1_NPU1_PE1_CFG1_PE1_OFEATURE_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG1.PE1_OFEATURE_NUMBER", 
      Read_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_NUMBER,
      Write_Dx_m1_npu1_Pe1_cfg1_PE1_OFEATURE_NUMBER,
    },
    { /* 678 : INDEX_DX_M1_NPU1_PE1_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x270, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG2", 
      Read_Dx_m1_npu1_Pe1_cfg2,
      Write_Dx_m1_npu1_Pe1_cfg2,
    },
    { /* 679 : INDEX_DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x270, DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_WIDTH_LEN, DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_WIDTH_MASK, DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_WIDTH,
    },
    { /* 680 : INDEX_DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x270, DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_HEIGHT_LEN, DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_HEIGHT_MASK, DX_M1_NPU1_PE1_CFG2_PE1_OFEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG2.PE1_OFEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe1_cfg2_PE1_OFEATURE_HEIGHT,
    },
    { /* 681 : INDEX_DX_M1_NPU1_PE1_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x274, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG3", 
      Read_Dx_m1_npu1_Pe1_cfg3,
      Write_Dx_m1_npu1_Pe1_cfg3,
    },
    { /* 682 : INDEX_DX_M1_NPU1_PE1_CFG3_PE1_OFEATURE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x274, DX_M1_NPU1_PE1_CFG3_PE1_OFEATURE_SIZE_LEN, DX_M1_NPU1_PE1_CFG3_PE1_OFEATURE_SIZE_MASK, DX_M1_NPU1_PE1_CFG3_PE1_OFEATURE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG3.PE1_OFEATURE_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg3_PE1_OFEATURE_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg3_PE1_OFEATURE_SIZE,
    },
    { /* 683 : INDEX_DX_M1_NPU1_PE1_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x278, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG4", 
      Read_Dx_m1_npu1_Pe1_cfg4,
      Write_Dx_m1_npu1_Pe1_cfg4,
    },
    { /* 684 : INDEX_DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x278, DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_HEIGHT_LEN, DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_HEIGHT_MASK, DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_HEIGHT,
    },
    { /* 685 : INDEX_DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x278, DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_CHANNEL_LEN, DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_CHANNEL_MASK, DX_M1_NPU1_PE1_CFG4_PE1_FEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG4.PE1_FEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe1_cfg4_PE1_FEATURE_CHANNEL,
    },
    { /* 686 : INDEX_DX_M1_NPU1_PE1_CFG5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x27c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG5", 
      Read_Dx_m1_npu1_Pe1_cfg5,
      Write_Dx_m1_npu1_Pe1_cfg5,
    },
    { /* 687 : INDEX_DX_M1_NPU1_PE1_CFG5_PE1_FILTER_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x27c, DX_M1_NPU1_PE1_CFG5_PE1_FILTER_NUMBER_LEN, DX_M1_NPU1_PE1_CFG5_PE1_FILTER_NUMBER_MASK, DX_M1_NPU1_PE1_CFG5_PE1_FILTER_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG5.PE1_FILTER_NUMBER", 
      Read_Dx_m1_npu1_Pe1_cfg5_PE1_FILTER_NUMBER,
      Write_Dx_m1_npu1_Pe1_cfg5_PE1_FILTER_NUMBER,
    },
    { /* 688 : INDEX_DX_M1_NPU1_PE1_CFG5_PE1_FEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x27c, DX_M1_NPU1_PE1_CFG5_PE1_FEATURE_WIDTH_LEN, DX_M1_NPU1_PE1_CFG5_PE1_FEATURE_WIDTH_MASK, DX_M1_NPU1_PE1_CFG5_PE1_FEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG5.PE1_FEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe1_cfg5_PE1_FEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe1_cfg5_PE1_FEATURE_WIDTH,
    },
    { /* 689 : INDEX_DX_M1_NPU1_PE1_CFG6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x280, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE1_CFG6", 
      Read_Dx_m1_npu1_Pe1_cfg6,
      Write_Dx_m1_npu1_Pe1_cfg6,
    },
    { /* 690 : INDEX_DX_M1_NPU1_PE1_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x280, DX_M1_NPU1_PE1_CFG6_RESERVED0_LEN, DX_M1_NPU1_PE1_CFG6_RESERVED0_MASK, DX_M1_NPU1_PE1_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG6.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_cfg6_RESERVED0,
      Write_Dx_m1_npu1_Pe1_cfg6_RESERVED0,
    },
    { /* 691 : INDEX_DX_M1_NPU1_PE1_CFG6_PE1_FILTER_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x280, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_WIDTH_LEN, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_WIDTH_MASK, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG6.PE1_FILTER_WIDTH", 
      Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_WIDTH,
      Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_WIDTH,
    },
    { /* 692 : INDEX_DX_M1_NPU1_PE1_CFG6_PE1_FILTER_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x280, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_HEIGHT_LEN, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_HEIGHT_MASK, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG6.PE1_FILTER_HEIGHT", 
      Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_HEIGHT,
      Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_HEIGHT,
    },
    { /* 693 : INDEX_DX_M1_NPU1_PE1_CFG6_PE1_FILTER_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x280, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_CHANNEL_LEN, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_CHANNEL_MASK, DX_M1_NPU1_PE1_CFG6_PE1_FILTER_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG6.PE1_FILTER_CHANNEL", 
      Read_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_CHANNEL,
      Write_Dx_m1_npu1_Pe1_cfg6_PE1_FILTER_CHANNEL,
    },
    { /* 694 : INDEX_DX_M1_NPU1_PE1_CFG7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7", 
      Read_Dx_m1_npu1_Pe1_cfg7,
      Write_Dx_m1_npu1_Pe1_cfg7,
    },
    { /* 695 : INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_TOP_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, DX_M1_NPU1_PE1_CFG7_PE1_PAD_TOP_SIZE_LEN, DX_M1_NPU1_PE1_CFG7_PE1_PAD_TOP_SIZE_MASK, DX_M1_NPU1_PE1_CFG7_PE1_PAD_TOP_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7.PE1_PAD_TOP_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_TOP_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_TOP_SIZE,
    },
    { /* 696 : INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_BOTTOM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, DX_M1_NPU1_PE1_CFG7_PE1_PAD_BOTTOM_SIZE_LEN, DX_M1_NPU1_PE1_CFG7_PE1_PAD_BOTTOM_SIZE_MASK, DX_M1_NPU1_PE1_CFG7_PE1_PAD_BOTTOM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7.PE1_PAD_BOTTOM_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_BOTTOM_SIZE,
    },
    { /* 697 : INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_LEFT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, DX_M1_NPU1_PE1_CFG7_PE1_PAD_LEFT_SIZE_LEN, DX_M1_NPU1_PE1_CFG7_PE1_PAD_LEFT_SIZE_MASK, DX_M1_NPU1_PE1_CFG7_PE1_PAD_LEFT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7.PE1_PAD_LEFT_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_LEFT_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_LEFT_SIZE,
    },
    { /* 698 : INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_RIGHT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, DX_M1_NPU1_PE1_CFG7_PE1_PAD_RIGHT_SIZE_LEN, DX_M1_NPU1_PE1_CFG7_PE1_PAD_RIGHT_SIZE_MASK, DX_M1_NPU1_PE1_CFG7_PE1_PAD_RIGHT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7.PE1_PAD_RIGHT_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_RIGHT_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_RIGHT_SIZE,
    },
    { /* 699 : INDEX_DX_M1_NPU1_PE1_CFG7_PE1_PAD_VALUE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, DX_M1_NPU1_PE1_CFG7_PE1_PAD_VALUE_LEN, DX_M1_NPU1_PE1_CFG7_PE1_PAD_VALUE_MASK, DX_M1_NPU1_PE1_CFG7_PE1_PAD_VALUE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7.PE1_PAD_VALUE", 
      Read_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_VALUE,
      Write_Dx_m1_npu1_Pe1_cfg7_PE1_PAD_VALUE,
    },
    { /* 700 : INDEX_DX_M1_NPU1_PE1_CFG8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x288, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG8", 
      Read_Dx_m1_npu1_Pe1_cfg8,
      Write_Dx_m1_npu1_Pe1_cfg8,
    },
    { /* 701 : INDEX_DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x288, DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_X_LEN, DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_X_MASK, DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_X", 
      Read_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_X,
      Write_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_X,
    },
    { /* 702 : INDEX_DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x288, DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_Y_LEN, DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_Y_MASK, DX_M1_NPU1_PE1_CFG8_PE1_STRIDE_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG8.PE1_STRIDE_Y", 
      Read_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_Y,
      Write_Dx_m1_npu1_Pe1_cfg8_PE1_STRIDE_Y,
    },
    { /* 703 : INDEX_DX_M1_NPU1_PE1_CFG8_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x288, DX_M1_NPU1_PE1_CFG8_RESERVED0_LEN, DX_M1_NPU1_PE1_CFG8_RESERVED0_MASK, DX_M1_NPU1_PE1_CFG8_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG8.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_cfg8_RESERVED0,
      Write_Dx_m1_npu1_Pe1_cfg8_RESERVED0,
    },
    { /* 704 : INDEX_DX_M1_NPU1_PE1_CFG8_PE1_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x288, DX_M1_NPU1_PE1_CFG8_PE1_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE1_CFG8_PE1_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE1_CFG8_PE1_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG8.PE1_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe1_cfg8_PE1_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe1_cfg8_PE1_CHANNEL_OFFSET,
    },
    { /* 705 : INDEX_DX_M1_NPU1_PE1_CFG9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG9", 
      Read_Dx_m1_npu1_Pe1_cfg9,
      Write_Dx_m1_npu1_Pe1_cfg9,
    },
    { /* 706 : INDEX_DX_M1_NPU1_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28c, DX_M1_NPU1_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE1_CFG9_PE1_ELEM_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG9.PE1_ELEM_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe1_cfg9_PE1_ELEM_CHANNEL_OFFSET,
    },
    { /* 707 : INDEX_DX_M1_NPU1_PE1_CFG9_PE1_DILATION_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28c, DX_M1_NPU1_PE1_CFG9_PE1_DILATION_X_LEN, DX_M1_NPU1_PE1_CFG9_PE1_DILATION_X_MASK, DX_M1_NPU1_PE1_CFG9_PE1_DILATION_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG9.PE1_DILATION_X", 
      Read_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_X,
      Write_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_X,
    },
    { /* 708 : INDEX_DX_M1_NPU1_PE1_CFG9_PE1_DILATION_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28c, DX_M1_NPU1_PE1_CFG9_PE1_DILATION_Y_LEN, DX_M1_NPU1_PE1_CFG9_PE1_DILATION_Y_MASK, DX_M1_NPU1_PE1_CFG9_PE1_DILATION_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG9.PE1_DILATION_Y", 
      Read_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_Y,
      Write_Dx_m1_npu1_Pe1_cfg9_PE1_DILATION_Y,
    },
    { /* 709 : INDEX_DX_M1_NPU1_PE1_CFG9_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28c, DX_M1_NPU1_PE1_CFG9_RESERVED0_LEN, DX_M1_NPU1_PE1_CFG9_RESERVED0_MASK, DX_M1_NPU1_PE1_CFG9_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG9.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_cfg9_RESERVED0,
      Write_Dx_m1_npu1_Pe1_cfg9_RESERVED0,
    },
    { /* 710 : INDEX_DX_M1_NPU1_PE1_CFG10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x290, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG10", 
      Read_Dx_m1_npu1_Pe1_cfg10,
      Write_Dx_m1_npu1_Pe1_cfg10,
    },
    { /* 711 : INDEX_DX_M1_NPU1_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x290, DX_M1_NPU1_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG10_PE1_READ_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG10.PE1_READ_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg10_PE1_READ_FEATURE_BASE_ADDR,
    },
    { /* 712 : INDEX_DX_M1_NPU1_PE1_CFG11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x294, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG11", 
      Read_Dx_m1_npu1_Pe1_cfg11,
      Write_Dx_m1_npu1_Pe1_cfg11,
    },
    { /* 713 : INDEX_DX_M1_NPU1_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x294, DX_M1_NPU1_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG11_PE1_WRITE_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG11.PE1_WRITE_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg11_PE1_WRITE_FEATURE_BASE_ADDR,
    },
    { /* 714 : INDEX_DX_M1_NPU1_PE1_CFG12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x298, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG12", 
      Read_Dx_m1_npu1_Pe1_cfg12,
      Write_Dx_m1_npu1_Pe1_cfg12,
    },
    { /* 715 : INDEX_DX_M1_NPU1_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x298, DX_M1_NPU1_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG12_PE1_READ_WEIGHT_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG12.PE1_READ_WEIGHT_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg12_PE1_READ_WEIGHT_BASE_ADDR,
    },
    { /* 716 : INDEX_DX_M1_NPU1_PE1_CFG13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x29c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG13", 
      Read_Dx_m1_npu1_Pe1_cfg13,
      Write_Dx_m1_npu1_Pe1_cfg13,
    },
    { /* 717 : INDEX_DX_M1_NPU1_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x29c, DX_M1_NPU1_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG13_PE1_ELEM_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG13.PE1_ELEM_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg13_PE1_ELEM_READ_BASE_ADDR,
    },
    { /* 718 : INDEX_DX_M1_NPU1_PE1_CFG14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG14", 
      Read_Dx_m1_npu1_Pe1_cfg14,
      Write_Dx_m1_npu1_Pe1_cfg14,
    },
    { /* 719 : INDEX_DX_M1_NPU1_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a0, DX_M1_NPU1_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG14.PE1_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg14_PE1_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 720 : INDEX_DX_M1_NPU1_PE1_CFG15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG15", 
      Read_Dx_m1_npu1_Pe1_cfg15,
      Write_Dx_m1_npu1_Pe1_cfg15,
    },
    { /* 721 : INDEX_DX_M1_NPU1_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a4, DX_M1_NPU1_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG15.PE1_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg15_PE1_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 722 : INDEX_DX_M1_NPU1_PE1_CFG16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG16", 
      Read_Dx_m1_npu1_Pe1_cfg16,
      Write_Dx_m1_npu1_Pe1_cfg16,
    },
    { /* 723 : INDEX_DX_M1_NPU1_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a8, DX_M1_NPU1_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG16.PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg16_PE1_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 724 : INDEX_DX_M1_NPU1_PE1_CFG17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ac, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG17", 
      Read_Dx_m1_npu1_Pe1_cfg17,
      Write_Dx_m1_npu1_Pe1_cfg17,
    },
    { /* 725 : INDEX_DX_M1_NPU1_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ac, DX_M1_NPU1_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG17.PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg17_PE1_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 726 : INDEX_DX_M1_NPU1_PE1_CFG18 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG18", 
      Read_Dx_m1_npu1_Pe1_cfg18,
      Write_Dx_m1_npu1_Pe1_cfg18,
    },
    { /* 727 : INDEX_DX_M1_NPU1_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b0, DX_M1_NPU1_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG18_PE1_SE_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG18.PE1_SE_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg18_PE1_SE_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 728 : INDEX_DX_M1_NPU1_PE1_CFG19 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG19", 
      Read_Dx_m1_npu1_Pe1_cfg19,
      Write_Dx_m1_npu1_Pe1_cfg19,
    },
    { /* 729 : INDEX_DX_M1_NPU1_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b4, DX_M1_NPU1_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG19.PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg19_PE1_GENERAL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 730 : INDEX_DX_M1_NPU1_PE1_CFG20 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG20", 
      Read_Dx_m1_npu1_Pe1_cfg20,
      Write_Dx_m1_npu1_Pe1_cfg20,
    },
    { /* 731 : INDEX_DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b8, DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE_LEN, DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE_MASK, DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_MODE1_LINE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_MODE1_LINE_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_MODE1_LINE_SIZE,
    },
    { /* 732 : INDEX_DX_M1_NPU1_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b8, DX_M1_NPU1_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET_LEN, DX_M1_NPU1_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET_MASK, DX_M1_NPU1_PE1_CFG20_PE1_IMG2COL_LINE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG20.PE1_IMG2COL_LINE_OFFSET", 
      Read_Dx_m1_npu1_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET,
      Write_Dx_m1_npu1_Pe1_cfg20_PE1_IMG2COL_LINE_OFFSET,
    },
    { /* 733 : INDEX_DX_M1_NPU1_PE1_CFG20_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b8, DX_M1_NPU1_PE1_CFG20_RESERVED0_LEN, DX_M1_NPU1_PE1_CFG20_RESERVED0_MASK, DX_M1_NPU1_PE1_CFG20_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG20.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_cfg20_RESERVED0,
      Write_Dx_m1_npu1_Pe1_cfg20_RESERVED0,
    },
    { /* 734 : INDEX_DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b8, DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE1_CFG20_PE1_WF_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG20.PE1_WF_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe1_cfg20_PE1_WF_ADDR_GEN_MODE,
    },
    { /* 735 : INDEX_DX_M1_NPU1_PE1_CFG21 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2bc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG21", 
      Read_Dx_m1_npu1_Pe1_cfg21,
      Write_Dx_m1_npu1_Pe1_cfg21,
    },
    { /* 736 : INDEX_DX_M1_NPU1_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2bc, DX_M1_NPU1_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE_LEN, DX_M1_NPU1_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE_MASK, DX_M1_NPU1_PE1_CFG21_PE1_WF_ADDR_MODE1_LINE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG21.PE1_WF_ADDR_MODE1_LINE_STRIDE", 
      Read_Dx_m1_npu1_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE,
      Write_Dx_m1_npu1_Pe1_cfg21_PE1_WF_ADDR_MODE1_LINE_STRIDE,
    },
    { /* 737 : INDEX_DX_M1_NPU1_PE1_CFG22 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG22", 
      Read_Dx_m1_npu1_Pe1_cfg22,
      Write_Dx_m1_npu1_Pe1_cfg22,
    },
    { /* 738 : INDEX_DX_M1_NPU1_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c0, DX_M1_NPU1_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE_LEN, DX_M1_NPU1_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE_MASK, DX_M1_NPU1_PE1_CFG22_PE1_WF_ADDR_SURFACE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG22.PE1_WF_ADDR_SURFACE_SIZE", 
      Read_Dx_m1_npu1_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE,
      Write_Dx_m1_npu1_Pe1_cfg22_PE1_WF_ADDR_SURFACE_SIZE,
    },
    { /* 739 : INDEX_DX_M1_NPU1_PE1_CFG23 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG23", 
      Read_Dx_m1_npu1_Pe1_cfg23,
      Write_Dx_m1_npu1_Pe1_cfg23,
    },
    { /* 740 : INDEX_DX_M1_NPU1_PE1_CFG23_PE1_WF_WRITE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c4, DX_M1_NPU1_PE1_CFG23_PE1_WF_WRITE_CNT_LEN, DX_M1_NPU1_PE1_CFG23_PE1_WF_WRITE_CNT_MASK, DX_M1_NPU1_PE1_CFG23_PE1_WF_WRITE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG23.PE1_WF_WRITE_CNT", 
      Read_Dx_m1_npu1_Pe1_cfg23_PE1_WF_WRITE_CNT,
      Write_Dx_m1_npu1_Pe1_cfg23_PE1_WF_WRITE_CNT,
    },
    { /* 741 : INDEX_DX_M1_NPU1_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c4, DX_M1_NPU1_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE_LEN, DX_M1_NPU1_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE_MASK, DX_M1_NPU1_PE1_CFG23_PE1_WF_ADDR_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG23.PE1_WF_ADDR_SURFACE_STRIDE", 
      Read_Dx_m1_npu1_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE,
      Write_Dx_m1_npu1_Pe1_cfg23_PE1_WF_ADDR_SURFACE_STRIDE,
    },
    { /* 742 : INDEX_DX_M1_NPU1_PE1_CFG24 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG24", 
      Read_Dx_m1_npu1_Pe1_cfg24,
      Write_Dx_m1_npu1_Pe1_cfg24,
    },
    { /* 743 : INDEX_DX_M1_NPU1_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c8, DX_M1_NPU1_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR_LEN, DX_M1_NPU1_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR_MASK, DX_M1_NPU1_PE1_CFG24_PE1_WF_SRC1_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG24.PE1_WF_SRC1_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_cfg24_PE1_WF_SRC1_BASE_ADDR,
    },
    { /* 744 : INDEX_DX_M1_NPU1_PE1_CFG25 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG25", 
      Read_Dx_m1_npu1_Pe1_cfg25,
      Write_Dx_m1_npu1_Pe1_cfg25,
    },
    { /* 745 : INDEX_DX_M1_NPU1_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, DX_M1_NPU1_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM_LEN, DX_M1_NPU1_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM_MASK, DX_M1_NPU1_PE1_CFG25_PE1_SFU_OUT_DATA_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG25.PE1_SFU_OUT_DATA_VALID_NUM", 
      Read_Dx_m1_npu1_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM,
      Write_Dx_m1_npu1_Pe1_cfg25_PE1_SFU_OUT_DATA_VALID_NUM,
    },
    { /* 746 : INDEX_DX_M1_NPU1_PE1_CFG25_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, DX_M1_NPU1_PE1_CFG25_RESERVED1_LEN, DX_M1_NPU1_PE1_CFG25_RESERVED1_MASK, DX_M1_NPU1_PE1_CFG25_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG25.RESERVED1", 
      Read_Dx_m1_npu1_Pe1_cfg25_RESERVED1,
      Write_Dx_m1_npu1_Pe1_cfg25_RESERVED1,
    },
    { /* 747 : INDEX_DX_M1_NPU1_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, DX_M1_NPU1_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN_LEN, DX_M1_NPU1_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN_MASK, DX_M1_NPU1_PE1_CFG25_PE1_ST_ADDR_GEN_SHIFT_LEN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG25.PE1_ST_ADDR_GEN_SHIFT_LEN", 
      Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN,
      Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ADDR_GEN_SHIFT_LEN,
    },
    { /* 748 : INDEX_DX_M1_NPU1_PE1_CFG25_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, DX_M1_NPU1_PE1_CFG25_RESERVED0_LEN, DX_M1_NPU1_PE1_CFG25_RESERVED0_MASK, DX_M1_NPU1_PE1_CFG25_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG25.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_cfg25_RESERVED0,
      Write_Dx_m1_npu1_Pe1_cfg25_RESERVED0,
    },
    { /* 749 : INDEX_DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_CNT_LEN, DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_CNT_MASK, DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_CNT", 
      Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_CNT,
      Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_CNT,
    },
    { /* 750 : INDEX_DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_PERIOD_LEN, DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_PERIOD_MASK, DX_M1_NPU1_PE1_CFG25_PE1_ST_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG25.PE1_ST_ACTIVE_PERIOD", 
      Read_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD,
      Write_Dx_m1_npu1_Pe1_cfg25_PE1_ST_ACTIVE_PERIOD,
    },
    { /* 751 : INDEX_DX_M1_NPU1_PE1_CFG26 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG26", 
      Read_Dx_m1_npu1_Pe1_cfg26,
      Write_Dx_m1_npu1_Pe1_cfg26,
    },
    { /* 752 : INDEX_DX_M1_NPU1_PE1_CFG26_PE1_ST_ADDR_GEN_MUL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d0, DX_M1_NPU1_PE1_CFG26_PE1_ST_ADDR_GEN_MUL_LEN, DX_M1_NPU1_PE1_CFG26_PE1_ST_ADDR_GEN_MUL_MASK, DX_M1_NPU1_PE1_CFG26_PE1_ST_ADDR_GEN_MUL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG26.PE1_ST_ADDR_GEN_MUL", 
      Read_Dx_m1_npu1_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL,
      Write_Dx_m1_npu1_Pe1_cfg26_PE1_ST_ADDR_GEN_MUL,
    },
    { /* 753 : INDEX_DX_M1_NPU1_PE1_CFG26_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d0, DX_M1_NPU1_PE1_CFG26_RESERVED0_LEN, DX_M1_NPU1_PE1_CFG26_RESERVED0_MASK, DX_M1_NPU1_PE1_CFG26_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_CFG26.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_cfg26_RESERVED0,
      Write_Dx_m1_npu1_Pe1_cfg26_RESERVED0,
    },
    { /* 754 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0,
    },
    { /* 755 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_IN_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_IN_BUFF", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_IN_BUFF,
    },
    { /* 756 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED3_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED3_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED3_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED3", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED3,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED3,
    },
    { /* 757 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_WEIGHT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_WEIGHT_BUFF", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_WEIGHT_BUFF,
    },
    { /* 758 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED2_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED2_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED2_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED2", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED2,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED2,
    },
    { /* 759 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_OUT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_OUT_BUFF", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_OUT_BUFF,
    },
    { /* 760 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED1,
    },
    { /* 761 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_PE1_START_NO_ELEM_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.PE1_START_NO_ELEM_BUFF", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_PE1_START_NO_ELEM_BUFF,
    },
    { /* 762 : INDEX_DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE1_VMEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_VMEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0_RESERVED0,
    },
    { /* 763 : INDEX_DX_M1_NPU1_PE1_DMA_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl,
      Write_Dx_m1_npu1_Pe1_dma_ctrl,
    },
    { /* 764 : INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_START_OP_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, DX_M1_NPU1_PE1_DMA_CTRL_PE1_START_OP_EN_LEN, DX_M1_NPU1_PE1_DMA_CTRL_PE1_START_OP_EN_MASK, DX_M1_NPU1_PE1_DMA_CTRL_PE1_START_OP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_CTRL.PE1_START_OP_EN", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_START_OP_EN,
      Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_START_OP_EN,
    },
    { /* 765 : INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, DX_M1_NPU1_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE_LEN, DX_M1_NPU1_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE_MASK, DX_M1_NPU1_PE1_DMA_CTRL_PE1_DMA_CTRL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_CTRL.PE1_DMA_CTRL_MODE", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE,
      Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_DMA_CTRL_MODE,
    },
    { /* 766 : INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH_LEN, DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH_MASK, DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_BIT_WIDTH", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH,
      Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_BIT_WIDTH,
    },
    { /* 767 : INDEX_DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE_LEN, DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE_MASK, DX_M1_NPU1_PE1_DMA_CTRL_PE1_WEIGHT_DUMMY_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_CTRL.PE1_WEIGHT_DUMMY_MODE", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE,
      Write_Dx_m1_npu1_Pe1_dma_ctrl_PE1_WEIGHT_DUMMY_MODE,
    },
    { /* 768 : INDEX_DX_M1_NPU1_PE1_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, DX_M1_NPU1_PE1_DMA_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE1_DMA_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE1_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_DMA_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe1_dma_ctrl_RESERVED0,
    },
    { /* 769 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0,
    },
    { /* 770 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_SIZE", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_SIZE,
    },
    { /* 771 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_TIME", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_TIME,
    },
    { /* 772 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_MODE", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_MODE,
    },
    { /* 773 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_PE1_RD_ELEM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0.PE1_RD_ELEM_EN", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_PE1_RD_ELEM_EN,
    },
    { /* 774 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0_RESERVED0,
    },
    { /* 775 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg1,
    },
    { /* 776 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e0, DX_M1_NPU1_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG1_PE1_RD_ELEM_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG1.PE1_RD_ELEM_STRIDE", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg1_PE1_RD_ELEM_STRIDE,
    },
    { /* 777 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg2,
    },
    { /* 778 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e4, DX_M1_NPU1_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG2_PE1_RD_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG2.PE1_RD_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg2_PE1_RD_ELEM_BASE_ADDR,
    },
    { /* 779 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg3,
    },
    { /* 780 : INDEX_DX_M1_NPU1_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e8, DX_M1_NPU1_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_ELEM_CFG3_PE1_WT_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG3.PE1_WT_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg3_PE1_WT_ELEM_BASE_ADDR,
    },
    { /* 781 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ec, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg0,
    },
    { /* 782 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ec, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_TIME_LEN, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_TIME_MASK, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_TIME", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_TIME,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_TIME,
    },
    { /* 783 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ec, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_MODE_LEN, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_MODE_MASK, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_MODE", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_MODE,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_MODE,
    },
    { /* 784 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ec, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_EN_LEN, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_EN_MASK, DX_M1_NPU1_PE1_DMA_W_CFG0_PE1_RD_W_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG0.PE1_RD_W_EN", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_EN,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg0_PE1_RD_W_EN,
    },
    { /* 785 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ec, DX_M1_NPU1_PE1_DMA_W_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE1_DMA_W_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE1_DMA_W_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg0_RESERVED0,
    },
    { /* 786 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg1,
    },
    { /* 787 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f0, DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE_LEN, DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE_MASK, DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_STRIDE", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_STRIDE,
    },
    { /* 788 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f0, DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_SIZE_LEN, DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_SIZE_MASK, DX_M1_NPU1_PE1_DMA_W_CFG1_PE1_RD_W_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG1.PE1_RD_W_SIZE", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_SIZE,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg1_PE1_RD_W_SIZE,
    },
    { /* 789 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg2,
    },
    { /* 790 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f4, DX_M1_NPU1_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_W_CFG2_PE1_RD_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG2.PE1_RD_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg2_PE1_RD_W_BASE_ADDR,
    },
    { /* 791 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg3,
    },
    { /* 792 : INDEX_DX_M1_NPU1_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f8, DX_M1_NPU1_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_W_CFG3_PE1_WT_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG3.PE1_WT_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg3_PE1_WT_W_BASE_ADDR,
    },
    { /* 793 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0,
    },
    { /* 794 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_SIZE", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_SIZE,
    },
    { /* 795 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_TIME", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_TIME,
    },
    { /* 796 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_MODE", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_MODE,
    },
    { /* 797 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_EN_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_EN_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG0_PE1_RD_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0.PE1_RD_INF_EN", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_EN,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_PE1_RD_INF_EN,
    },
    { /* 798 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, DX_M1_NPU1_PE1_DMA_INF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0_RESERVED0,
    },
    { /* 799 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x300, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg1,
    },
    { /* 800 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x300, DX_M1_NPU1_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG1_PE1_RD_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG1.PE1_RD_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg1_PE1_RD_INF_STRIDE,
    },
    { /* 801 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x304, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg2,
    },
    { /* 802 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x304, DX_M1_NPU1_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG2_PE1_RD_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG2.PE1_RD_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg2_PE1_RD_INF_BASE_ADDR,
    },
    { /* 803 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x308, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg3,
    },
    { /* 804 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x308, DX_M1_NPU1_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG3_PE1_WT_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG3.PE1_WT_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg3_PE1_WT_INF_STRIDE,
    },
    { /* 805 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x30c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg4,
    },
    { /* 806 : INDEX_DX_M1_NPU1_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x30c, DX_M1_NPU1_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_INF_CFG4_PE1_WT_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG4.PE1_WT_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg4_PE1_WT_INF_BASE_ADDR,
    },
    { /* 807 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0,
    },
    { /* 808 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_SIZE", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_SIZE,
    },
    { /* 809 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_TIME", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_TIME,
    },
    { /* 810 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED1,
    },
    { /* 811 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_PE1_WT_OUTF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0.PE1_WT_OUTF_EN", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_PE1_WT_OUTF_EN,
    },
    { /* 812 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0_RESERVED0,
    },
    { /* 813 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x314, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg1,
    },
    { /* 814 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x314, DX_M1_NPU1_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG1_PE1_WT_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG1.PE1_WT_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg1_PE1_WT_OUTF_STRIDE,
    },
    { /* 815 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x318, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg2,
    },
    { /* 816 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x318, DX_M1_NPU1_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG2_PE1_WT_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG2.PE1_WT_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg2_PE1_WT_OUTF_BASE_ADDR,
    },
    { /* 817 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x31c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg3,
    },
    { /* 818 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x31c, DX_M1_NPU1_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG3_PE1_RD_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG3.PE1_RD_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg3_PE1_RD_OUTF_STRIDE,
    },
    { /* 819 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x320, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg4,
    },
    { /* 820 : INDEX_DX_M1_NPU1_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x320, DX_M1_NPU1_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE1_DMA_OUTF_CFG4_PE1_RD_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG4.PE1_RD_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg4_PE1_RD_OUTF_BASE_ADDR,
    },
    { /* 821 : INDEX_DX_M1_NPU1_PE2_IP0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE2_IP0", 
      Read_Dx_m1_npu1_Pe2_ip0,
      Write_Dx_m1_npu1_Pe2_ip0,
    },
    { /* 822 : INDEX_DX_M1_NPU1_PE2_IP0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, DX_M1_NPU1_PE2_IP0_RESERVED0_LEN, DX_M1_NPU1_PE2_IP0_RESERVED0_MASK, DX_M1_NPU1_PE2_IP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_IP0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_ip0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_ip0_RESERVED0,
    },
    { /* 823 : INDEX_DX_M1_NPU1_PE2_IP0_PE2_FMT_CH_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, DX_M1_NPU1_PE2_IP0_PE2_FMT_CH_MODE_LEN, DX_M1_NPU1_PE2_IP0_PE2_FMT_CH_MODE_MASK, DX_M1_NPU1_PE2_IP0_PE2_FMT_CH_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP0.PE2_FMT_CH_MODE", 
      Read_Dx_m1_npu1_Pe2_ip0_PE2_FMT_CH_MODE,
      Write_Dx_m1_npu1_Pe2_ip0_PE2_FMT_CH_MODE,
    },
    { /* 824 : INDEX_DX_M1_NPU1_PE2_IP0_PE2_RF_ADDR_GEN_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, DX_M1_NPU1_PE2_IP0_PE2_RF_ADDR_GEN_MAX_NUM_LEN, DX_M1_NPU1_PE2_IP0_PE2_RF_ADDR_GEN_MAX_NUM_MASK, DX_M1_NPU1_PE2_IP0_PE2_RF_ADDR_GEN_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP0.PE2_RF_ADDR_GEN_MAX_NUM", 
      Read_Dx_m1_npu1_Pe2_ip0_PE2_RF_ADDR_GEN_MAX_NUM,
      Write_Dx_m1_npu1_Pe2_ip0_PE2_RF_ADDR_GEN_MAX_NUM,
    },
    { /* 825 : INDEX_DX_M1_NPU1_PE2_IP0_PE2_FMT_ENABLE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, DX_M1_NPU1_PE2_IP0_PE2_FMT_ENABLE_LEN, DX_M1_NPU1_PE2_IP0_PE2_FMT_ENABLE_MASK, DX_M1_NPU1_PE2_IP0_PE2_FMT_ENABLE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP0.PE2_FMT_ENABLE", 
      Read_Dx_m1_npu1_Pe2_ip0_PE2_FMT_ENABLE,
      Write_Dx_m1_npu1_Pe2_ip0_PE2_FMT_ENABLE,
    },
    { /* 826 : INDEX_DX_M1_NPU1_PE2_IP0_PE2_IMG2COL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, DX_M1_NPU1_PE2_IP0_PE2_IMG2COL_EN_LEN, DX_M1_NPU1_PE2_IP0_PE2_IMG2COL_EN_MASK, DX_M1_NPU1_PE2_IP0_PE2_IMG2COL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP0.PE2_IMG2COL_EN", 
      Read_Dx_m1_npu1_Pe2_ip0_PE2_IMG2COL_EN,
      Write_Dx_m1_npu1_Pe2_ip0_PE2_IMG2COL_EN,
    },
    { /* 827 : INDEX_DX_M1_NPU1_PE2_IP1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x328, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_IP1", 
      Read_Dx_m1_npu1_Pe2_ip1,
      Write_Dx_m1_npu1_Pe2_ip1,
    },
    { /* 828 : INDEX_DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x328, DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_LEN, DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_MASK, DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0", 
      Read_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
      Write_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
    },
    { /* 829 : INDEX_DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_HEIGHT_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x328, DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_HEIGHT_MAX_LEN, DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_HEIGHT_MAX_MASK, DX_M1_NPU1_PE2_IP1_PE2_IMG2COL_HEIGHT_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP1.PE2_IMG2COL_HEIGHT_MAX", 
      Read_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_HEIGHT_MAX,
      Write_Dx_m1_npu1_Pe2_ip1_PE2_IMG2COL_HEIGHT_MAX,
    },
    { /* 830 : INDEX_DX_M1_NPU1_PE2_IP2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x32c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_IP2", 
      Read_Dx_m1_npu1_Pe2_ip2,
      Write_Dx_m1_npu1_Pe2_ip2,
    },
    { /* 831 : INDEX_DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x32c, DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_LEN, DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_MASK, DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2", 
      Read_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
      Write_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
    },
    { /* 832 : INDEX_DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x32c, DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_LEN, DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_MASK, DX_M1_NPU1_PE2_IP2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP2.PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1", 
      Read_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
      Write_Dx_m1_npu1_Pe2_ip2_PE2_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
    },
    { /* 833 : INDEX_DX_M1_NPU1_PE2_IP3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x330, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_IP3", 
      Read_Dx_m1_npu1_Pe2_ip3,
      Write_Dx_m1_npu1_Pe2_ip3,
    },
    { /* 834 : INDEX_DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_LINE_OPT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x330, DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_LINE_OPT_LEN, DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_LINE_OPT_MASK, DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_LINE_OPT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_LINE_OPT", 
      Read_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_LINE_OPT,
      Write_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_LINE_OPT,
    },
    { /* 835 : INDEX_DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x330, DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_VALID_NUM_LEN, DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_VALID_NUM_MASK, DX_M1_NPU1_PE2_IP3_PE2_FMT_FIRST_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP3.PE2_FMT_FIRST_VALID_NUM", 
      Read_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_VALID_NUM,
      Write_Dx_m1_npu1_Pe2_ip3_PE2_FMT_FIRST_VALID_NUM,
    },
    { /* 836 : INDEX_DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_WIDTH_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x330, DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_WIDTH_MAX_LEN, DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_WIDTH_MAX_MASK, DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_WIDTH_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_WIDTH_MAX", 
      Read_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_WIDTH_MAX,
      Write_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_WIDTH_MAX,
    },
    { /* 837 : INDEX_DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_LAST_VALID_BYTE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x330, DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_LAST_VALID_BYTE_LEN, DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_LAST_VALID_BYTE_MASK, DX_M1_NPU1_PE2_IP3_PE2_IMG2COL_LAST_VALID_BYTE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP3.PE2_IMG2COL_LAST_VALID_BYTE", 
      Read_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_LAST_VALID_BYTE,
      Write_Dx_m1_npu1_Pe2_ip3_PE2_IMG2COL_LAST_VALID_BYTE,
    },
    { /* 838 : INDEX_DX_M1_NPU1_PE2_IP4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x334, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_IP4", 
      Read_Dx_m1_npu1_Pe2_ip4,
      Write_Dx_m1_npu1_Pe2_ip4,
    },
    { /* 839 : INDEX_DX_M1_NPU1_PE2_IP4_PE2_FMT_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x334, DX_M1_NPU1_PE2_IP4_PE2_FMT_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_IP4_PE2_FMT_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_IP4_PE2_FMT_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP4.PE2_FMT_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_ip4_PE2_FMT_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_ip4_PE2_FMT_READ_BASE_ADDR,
    },
    { /* 840 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x338, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe2_addr_gen0,
      Write_Dx_m1_npu1_Pe2_addr_gen0,
    },
    { /* 841 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x338, DX_M1_NPU1_PE2_ADDR_GEN0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR_LEN, DX_M1_NPU1_PE2_ADDR_GEN0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR_MASK, DX_M1_NPU1_PE2_ADDR_GEN0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN0.PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_addr_gen0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_addr_gen0_PE2_DEFAULT_F_ADDR_GEN_BASE_ADDR,
    },
    { /* 842 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x33c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe2_addr_gen1,
      Write_Dx_m1_npu1_Pe2_addr_gen1,
    },
    { /* 843 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN1_PE2_IMG2COL_RQST_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x33c, DX_M1_NPU1_PE2_ADDR_GEN1_PE2_IMG2COL_RQST_NUM_LEN, DX_M1_NPU1_PE2_ADDR_GEN1_PE2_IMG2COL_RQST_NUM_MASK, DX_M1_NPU1_PE2_ADDR_GEN1_PE2_IMG2COL_RQST_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN1.PE2_IMG2COL_RQST_NUM", 
      Read_Dx_m1_npu1_Pe2_addr_gen1_PE2_IMG2COL_RQST_NUM,
      Write_Dx_m1_npu1_Pe2_addr_gen1_PE2_IMG2COL_RQST_NUM,
    },
    { /* 844 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN1_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x33c, DX_M1_NPU1_PE2_ADDR_GEN1_RESERVED0_LEN, DX_M1_NPU1_PE2_ADDR_GEN1_RESERVED0_MASK, DX_M1_NPU1_PE2_ADDR_GEN1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_ADDR_GEN1.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_addr_gen1_RESERVED0,
      Write_Dx_m1_npu1_Pe2_addr_gen1_RESERVED0,
    },
    { /* 845 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x33c, DX_M1_NPU1_PE2_ADDR_GEN1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_LEN, DX_M1_NPU1_PE2_ADDR_GEN1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_MASK, DX_M1_NPU1_PE2_ADDR_GEN1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN1.PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM", 
      Read_Dx_m1_npu1_Pe2_addr_gen1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
      Write_Dx_m1_npu1_Pe2_addr_gen1_PE2_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
    },
    { /* 846 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x340, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe2_addr_gen2,
      Write_Dx_m1_npu1_Pe2_addr_gen2,
    },
    { /* 847 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x340, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE_OFFSET,
    },
    { /* 848 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x340, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE,
    },
    { /* 849 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x340, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE2_ADDR_GEN2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN2.PE2_MUL_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe2_addr_gen2_PE2_MUL_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 850 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x344, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe2_addr_gen3,
      Write_Dx_m1_npu1_Pe2_addr_gen3,
    },
    { /* 851 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x344, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE_OFFSET,
    },
    { /* 852 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x344, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE,
    },
    { /* 853 : INDEX_DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x344, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE2_ADDR_GEN3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN3.PE2_ADD_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe2_addr_gen3_PE2_ADD_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 854 : INDEX_DX_M1_NPU1_PE2_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_CTRL", 
      Read_Dx_m1_npu1_Pe2_ctrl,
      Write_Dx_m1_npu1_Pe2_ctrl,
    },
    { /* 855 : INDEX_DX_M1_NPU1_PE2_CTRL_PE2_CONV_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, DX_M1_NPU1_PE2_CTRL_PE2_CONV_TYPE_LEN, DX_M1_NPU1_PE2_CTRL_PE2_CONV_TYPE_MASK, DX_M1_NPU1_PE2_CTRL_PE2_CONV_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CTRL.PE2_CONV_TYPE", 
      Read_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_TYPE,
      Write_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_TYPE,
    },
    { /* 856 : INDEX_DX_M1_NPU1_PE2_CTRL_PE2_CONV_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, DX_M1_NPU1_PE2_CTRL_PE2_CONV_EN_LEN, DX_M1_NPU1_PE2_CTRL_PE2_CONV_EN_MASK, DX_M1_NPU1_PE2_CTRL_PE2_CONV_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CTRL.PE2_CONV_EN", 
      Read_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_EN,
      Write_Dx_m1_npu1_Pe2_ctrl_PE2_CONV_EN,
    },
    { /* 857 : INDEX_DX_M1_NPU1_PE2_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, DX_M1_NPU1_PE2_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE2_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE2_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe2_ctrl_RESERVED0,
    },
    { /* 858 : INDEX_DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_DEPTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_DEPTH_LEN, DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_DEPTH_MASK, DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_DEPTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_DEPTH", 
      Read_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_DEPTH,
      Write_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_DEPTH,
    },
    { /* 859 : INDEX_DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_EN_LEN, DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_EN_MASK, DX_M1_NPU1_PE2_CTRL_PE2_SYSTOLIC_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CTRL.PE2_SYSTOLIC_EN", 
      Read_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_EN,
      Write_Dx_m1_npu1_Pe2_ctrl_PE2_SYSTOLIC_EN,
    },
    { /* 860 : INDEX_DX_M1_NPU1_PE2_CTRL_PE2_SFUIN_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, DX_M1_NPU1_PE2_CTRL_PE2_SFUIN_VALID_NUM_LEN, DX_M1_NPU1_PE2_CTRL_PE2_SFUIN_VALID_NUM_MASK, DX_M1_NPU1_PE2_CTRL_PE2_SFUIN_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CTRL.PE2_SFUIN_VALID_NUM", 
      Read_Dx_m1_npu1_Pe2_ctrl_PE2_SFUIN_VALID_NUM,
      Write_Dx_m1_npu1_Pe2_ctrl_PE2_SFUIN_VALID_NUM,
    },
    { /* 861 : INDEX_DX_M1_NPU1_PE2_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG0", 
      Read_Dx_m1_npu1_Pe2_cfg0,
      Write_Dx_m1_npu1_Pe2_cfg0,
    },
    { /* 862 : INDEX_DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34c, DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_NUM_LEN, DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_NUM_MASK, DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_NUM", 
      Read_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_NUM,
      Write_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_NUM,
    },
    { /* 863 : INDEX_DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_MOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34c, DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_MOD_LEN, DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_MOD_MASK, DX_M1_NPU1_PE2_CFG0_PE2_LAST_CONV_MOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG0.PE2_LAST_CONV_MOD", 
      Read_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_MOD,
      Write_Dx_m1_npu1_Pe2_cfg0_PE2_LAST_CONV_MOD,
    },
    { /* 864 : INDEX_DX_M1_NPU1_PE2_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x350, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG1", 
      Read_Dx_m1_npu1_Pe2_cfg1,
      Write_Dx_m1_npu1_Pe2_cfg1,
    },
    { /* 865 : INDEX_DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x350, DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_CHANNEL_LEN, DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_CHANNEL_MASK, DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_CHANNEL,
    },
    { /* 866 : INDEX_DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x350, DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_NUMBER_LEN, DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_NUMBER_MASK, DX_M1_NPU1_PE2_CFG1_PE2_OFEATURE_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG1.PE2_OFEATURE_NUMBER", 
      Read_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_NUMBER,
      Write_Dx_m1_npu1_Pe2_cfg1_PE2_OFEATURE_NUMBER,
    },
    { /* 867 : INDEX_DX_M1_NPU1_PE2_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x354, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG2", 
      Read_Dx_m1_npu1_Pe2_cfg2,
      Write_Dx_m1_npu1_Pe2_cfg2,
    },
    { /* 868 : INDEX_DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x354, DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_WIDTH_LEN, DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_WIDTH_MASK, DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_WIDTH,
    },
    { /* 869 : INDEX_DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x354, DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_HEIGHT_LEN, DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_HEIGHT_MASK, DX_M1_NPU1_PE2_CFG2_PE2_OFEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG2.PE2_OFEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe2_cfg2_PE2_OFEATURE_HEIGHT,
    },
    { /* 870 : INDEX_DX_M1_NPU1_PE2_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x358, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG3", 
      Read_Dx_m1_npu1_Pe2_cfg3,
      Write_Dx_m1_npu1_Pe2_cfg3,
    },
    { /* 871 : INDEX_DX_M1_NPU1_PE2_CFG3_PE2_OFEATURE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x358, DX_M1_NPU1_PE2_CFG3_PE2_OFEATURE_SIZE_LEN, DX_M1_NPU1_PE2_CFG3_PE2_OFEATURE_SIZE_MASK, DX_M1_NPU1_PE2_CFG3_PE2_OFEATURE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG3.PE2_OFEATURE_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg3_PE2_OFEATURE_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg3_PE2_OFEATURE_SIZE,
    },
    { /* 872 : INDEX_DX_M1_NPU1_PE2_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x35c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG4", 
      Read_Dx_m1_npu1_Pe2_cfg4,
      Write_Dx_m1_npu1_Pe2_cfg4,
    },
    { /* 873 : INDEX_DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x35c, DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_HEIGHT_LEN, DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_HEIGHT_MASK, DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_HEIGHT,
    },
    { /* 874 : INDEX_DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x35c, DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_CHANNEL_LEN, DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_CHANNEL_MASK, DX_M1_NPU1_PE2_CFG4_PE2_FEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG4.PE2_FEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe2_cfg4_PE2_FEATURE_CHANNEL,
    },
    { /* 875 : INDEX_DX_M1_NPU1_PE2_CFG5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x360, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG5", 
      Read_Dx_m1_npu1_Pe2_cfg5,
      Write_Dx_m1_npu1_Pe2_cfg5,
    },
    { /* 876 : INDEX_DX_M1_NPU1_PE2_CFG5_PE2_FILTER_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x360, DX_M1_NPU1_PE2_CFG5_PE2_FILTER_NUMBER_LEN, DX_M1_NPU1_PE2_CFG5_PE2_FILTER_NUMBER_MASK, DX_M1_NPU1_PE2_CFG5_PE2_FILTER_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG5.PE2_FILTER_NUMBER", 
      Read_Dx_m1_npu1_Pe2_cfg5_PE2_FILTER_NUMBER,
      Write_Dx_m1_npu1_Pe2_cfg5_PE2_FILTER_NUMBER,
    },
    { /* 877 : INDEX_DX_M1_NPU1_PE2_CFG5_PE2_FEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x360, DX_M1_NPU1_PE2_CFG5_PE2_FEATURE_WIDTH_LEN, DX_M1_NPU1_PE2_CFG5_PE2_FEATURE_WIDTH_MASK, DX_M1_NPU1_PE2_CFG5_PE2_FEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG5.PE2_FEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe2_cfg5_PE2_FEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe2_cfg5_PE2_FEATURE_WIDTH,
    },
    { /* 878 : INDEX_DX_M1_NPU1_PE2_CFG6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x364, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE2_CFG6", 
      Read_Dx_m1_npu1_Pe2_cfg6,
      Write_Dx_m1_npu1_Pe2_cfg6,
    },
    { /* 879 : INDEX_DX_M1_NPU1_PE2_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x364, DX_M1_NPU1_PE2_CFG6_RESERVED0_LEN, DX_M1_NPU1_PE2_CFG6_RESERVED0_MASK, DX_M1_NPU1_PE2_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG6.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_cfg6_RESERVED0,
      Write_Dx_m1_npu1_Pe2_cfg6_RESERVED0,
    },
    { /* 880 : INDEX_DX_M1_NPU1_PE2_CFG6_PE2_FILTER_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x364, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_WIDTH_LEN, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_WIDTH_MASK, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG6.PE2_FILTER_WIDTH", 
      Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_WIDTH,
      Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_WIDTH,
    },
    { /* 881 : INDEX_DX_M1_NPU1_PE2_CFG6_PE2_FILTER_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x364, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_HEIGHT_LEN, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_HEIGHT_MASK, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG6.PE2_FILTER_HEIGHT", 
      Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_HEIGHT,
      Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_HEIGHT,
    },
    { /* 882 : INDEX_DX_M1_NPU1_PE2_CFG6_PE2_FILTER_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x364, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_CHANNEL_LEN, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_CHANNEL_MASK, DX_M1_NPU1_PE2_CFG6_PE2_FILTER_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG6.PE2_FILTER_CHANNEL", 
      Read_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_CHANNEL,
      Write_Dx_m1_npu1_Pe2_cfg6_PE2_FILTER_CHANNEL,
    },
    { /* 883 : INDEX_DX_M1_NPU1_PE2_CFG7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7", 
      Read_Dx_m1_npu1_Pe2_cfg7,
      Write_Dx_m1_npu1_Pe2_cfg7,
    },
    { /* 884 : INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_TOP_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, DX_M1_NPU1_PE2_CFG7_PE2_PAD_TOP_SIZE_LEN, DX_M1_NPU1_PE2_CFG7_PE2_PAD_TOP_SIZE_MASK, DX_M1_NPU1_PE2_CFG7_PE2_PAD_TOP_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7.PE2_PAD_TOP_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_TOP_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_TOP_SIZE,
    },
    { /* 885 : INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_BOTTOM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, DX_M1_NPU1_PE2_CFG7_PE2_PAD_BOTTOM_SIZE_LEN, DX_M1_NPU1_PE2_CFG7_PE2_PAD_BOTTOM_SIZE_MASK, DX_M1_NPU1_PE2_CFG7_PE2_PAD_BOTTOM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7.PE2_PAD_BOTTOM_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_BOTTOM_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_BOTTOM_SIZE,
    },
    { /* 886 : INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_LEFT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, DX_M1_NPU1_PE2_CFG7_PE2_PAD_LEFT_SIZE_LEN, DX_M1_NPU1_PE2_CFG7_PE2_PAD_LEFT_SIZE_MASK, DX_M1_NPU1_PE2_CFG7_PE2_PAD_LEFT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7.PE2_PAD_LEFT_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_LEFT_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_LEFT_SIZE,
    },
    { /* 887 : INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_RIGHT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, DX_M1_NPU1_PE2_CFG7_PE2_PAD_RIGHT_SIZE_LEN, DX_M1_NPU1_PE2_CFG7_PE2_PAD_RIGHT_SIZE_MASK, DX_M1_NPU1_PE2_CFG7_PE2_PAD_RIGHT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7.PE2_PAD_RIGHT_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_RIGHT_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_RIGHT_SIZE,
    },
    { /* 888 : INDEX_DX_M1_NPU1_PE2_CFG7_PE2_PAD_VALUE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, DX_M1_NPU1_PE2_CFG7_PE2_PAD_VALUE_LEN, DX_M1_NPU1_PE2_CFG7_PE2_PAD_VALUE_MASK, DX_M1_NPU1_PE2_CFG7_PE2_PAD_VALUE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7.PE2_PAD_VALUE", 
      Read_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_VALUE,
      Write_Dx_m1_npu1_Pe2_cfg7_PE2_PAD_VALUE,
    },
    { /* 889 : INDEX_DX_M1_NPU1_PE2_CFG8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x36c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG8", 
      Read_Dx_m1_npu1_Pe2_cfg8,
      Write_Dx_m1_npu1_Pe2_cfg8,
    },
    { /* 890 : INDEX_DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x36c, DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_X_LEN, DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_X_MASK, DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_X", 
      Read_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_X,
      Write_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_X,
    },
    { /* 891 : INDEX_DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x36c, DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_Y_LEN, DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_Y_MASK, DX_M1_NPU1_PE2_CFG8_PE2_STRIDE_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG8.PE2_STRIDE_Y", 
      Read_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_Y,
      Write_Dx_m1_npu1_Pe2_cfg8_PE2_STRIDE_Y,
    },
    { /* 892 : INDEX_DX_M1_NPU1_PE2_CFG8_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x36c, DX_M1_NPU1_PE2_CFG8_RESERVED0_LEN, DX_M1_NPU1_PE2_CFG8_RESERVED0_MASK, DX_M1_NPU1_PE2_CFG8_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG8.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_cfg8_RESERVED0,
      Write_Dx_m1_npu1_Pe2_cfg8_RESERVED0,
    },
    { /* 893 : INDEX_DX_M1_NPU1_PE2_CFG8_PE2_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x36c, DX_M1_NPU1_PE2_CFG8_PE2_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE2_CFG8_PE2_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE2_CFG8_PE2_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG8.PE2_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe2_cfg8_PE2_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe2_cfg8_PE2_CHANNEL_OFFSET,
    },
    { /* 894 : INDEX_DX_M1_NPU1_PE2_CFG9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x370, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG9", 
      Read_Dx_m1_npu1_Pe2_cfg9,
      Write_Dx_m1_npu1_Pe2_cfg9,
    },
    { /* 895 : INDEX_DX_M1_NPU1_PE2_CFG9_PE2_ELEM_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x370, DX_M1_NPU1_PE2_CFG9_PE2_ELEM_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE2_CFG9_PE2_ELEM_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE2_CFG9_PE2_ELEM_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG9.PE2_ELEM_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe2_cfg9_PE2_ELEM_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe2_cfg9_PE2_ELEM_CHANNEL_OFFSET,
    },
    { /* 896 : INDEX_DX_M1_NPU1_PE2_CFG9_PE2_DILATION_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x370, DX_M1_NPU1_PE2_CFG9_PE2_DILATION_X_LEN, DX_M1_NPU1_PE2_CFG9_PE2_DILATION_X_MASK, DX_M1_NPU1_PE2_CFG9_PE2_DILATION_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG9.PE2_DILATION_X", 
      Read_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_X,
      Write_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_X,
    },
    { /* 897 : INDEX_DX_M1_NPU1_PE2_CFG9_PE2_DILATION_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x370, DX_M1_NPU1_PE2_CFG9_PE2_DILATION_Y_LEN, DX_M1_NPU1_PE2_CFG9_PE2_DILATION_Y_MASK, DX_M1_NPU1_PE2_CFG9_PE2_DILATION_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG9.PE2_DILATION_Y", 
      Read_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_Y,
      Write_Dx_m1_npu1_Pe2_cfg9_PE2_DILATION_Y,
    },
    { /* 898 : INDEX_DX_M1_NPU1_PE2_CFG9_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x370, DX_M1_NPU1_PE2_CFG9_RESERVED0_LEN, DX_M1_NPU1_PE2_CFG9_RESERVED0_MASK, DX_M1_NPU1_PE2_CFG9_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG9.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_cfg9_RESERVED0,
      Write_Dx_m1_npu1_Pe2_cfg9_RESERVED0,
    },
    { /* 899 : INDEX_DX_M1_NPU1_PE2_CFG10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x374, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG10", 
      Read_Dx_m1_npu1_Pe2_cfg10,
      Write_Dx_m1_npu1_Pe2_cfg10,
    },
    { /* 900 : INDEX_DX_M1_NPU1_PE2_CFG10_PE2_READ_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x374, DX_M1_NPU1_PE2_CFG10_PE2_READ_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG10_PE2_READ_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG10_PE2_READ_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG10.PE2_READ_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg10_PE2_READ_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg10_PE2_READ_FEATURE_BASE_ADDR,
    },
    { /* 901 : INDEX_DX_M1_NPU1_PE2_CFG11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x378, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG11", 
      Read_Dx_m1_npu1_Pe2_cfg11,
      Write_Dx_m1_npu1_Pe2_cfg11,
    },
    { /* 902 : INDEX_DX_M1_NPU1_PE2_CFG11_PE2_WRITE_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x378, DX_M1_NPU1_PE2_CFG11_PE2_WRITE_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG11_PE2_WRITE_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG11_PE2_WRITE_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG11.PE2_WRITE_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg11_PE2_WRITE_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg11_PE2_WRITE_FEATURE_BASE_ADDR,
    },
    { /* 903 : INDEX_DX_M1_NPU1_PE2_CFG12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x37c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG12", 
      Read_Dx_m1_npu1_Pe2_cfg12,
      Write_Dx_m1_npu1_Pe2_cfg12,
    },
    { /* 904 : INDEX_DX_M1_NPU1_PE2_CFG12_PE2_READ_WEIGHT_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x37c, DX_M1_NPU1_PE2_CFG12_PE2_READ_WEIGHT_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG12_PE2_READ_WEIGHT_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG12_PE2_READ_WEIGHT_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG12.PE2_READ_WEIGHT_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg12_PE2_READ_WEIGHT_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg12_PE2_READ_WEIGHT_BASE_ADDR,
    },
    { /* 905 : INDEX_DX_M1_NPU1_PE2_CFG13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x380, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG13", 
      Read_Dx_m1_npu1_Pe2_cfg13,
      Write_Dx_m1_npu1_Pe2_cfg13,
    },
    { /* 906 : INDEX_DX_M1_NPU1_PE2_CFG13_PE2_ELEM_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x380, DX_M1_NPU1_PE2_CFG13_PE2_ELEM_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG13_PE2_ELEM_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG13_PE2_ELEM_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG13.PE2_ELEM_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg13_PE2_ELEM_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg13_PE2_ELEM_READ_BASE_ADDR,
    },
    { /* 907 : INDEX_DX_M1_NPU1_PE2_CFG14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x384, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG14", 
      Read_Dx_m1_npu1_Pe2_cfg14,
      Write_Dx_m1_npu1_Pe2_cfg14,
    },
    { /* 908 : INDEX_DX_M1_NPU1_PE2_CFG14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x384, DX_M1_NPU1_PE2_CFG14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG14.PE2_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg14_PE2_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 909 : INDEX_DX_M1_NPU1_PE2_CFG15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x388, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG15", 
      Read_Dx_m1_npu1_Pe2_cfg15,
      Write_Dx_m1_npu1_Pe2_cfg15,
    },
    { /* 910 : INDEX_DX_M1_NPU1_PE2_CFG15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x388, DX_M1_NPU1_PE2_CFG15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG15.PE2_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg15_PE2_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 911 : INDEX_DX_M1_NPU1_PE2_CFG16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x38c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG16", 
      Read_Dx_m1_npu1_Pe2_cfg16,
      Write_Dx_m1_npu1_Pe2_cfg16,
    },
    { /* 912 : INDEX_DX_M1_NPU1_PE2_CFG16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x38c, DX_M1_NPU1_PE2_CFG16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG16.PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg16_PE2_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 913 : INDEX_DX_M1_NPU1_PE2_CFG17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x390, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG17", 
      Read_Dx_m1_npu1_Pe2_cfg17,
      Write_Dx_m1_npu1_Pe2_cfg17,
    },
    { /* 914 : INDEX_DX_M1_NPU1_PE2_CFG17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x390, DX_M1_NPU1_PE2_CFG17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG17.PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg17_PE2_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 915 : INDEX_DX_M1_NPU1_PE2_CFG18 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x394, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG18", 
      Read_Dx_m1_npu1_Pe2_cfg18,
      Write_Dx_m1_npu1_Pe2_cfg18,
    },
    { /* 916 : INDEX_DX_M1_NPU1_PE2_CFG18_PE2_SE_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x394, DX_M1_NPU1_PE2_CFG18_PE2_SE_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG18_PE2_SE_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG18_PE2_SE_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG18.PE2_SE_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg18_PE2_SE_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg18_PE2_SE_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 917 : INDEX_DX_M1_NPU1_PE2_CFG19 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x398, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG19", 
      Read_Dx_m1_npu1_Pe2_cfg19,
      Write_Dx_m1_npu1_Pe2_cfg19,
    },
    { /* 918 : INDEX_DX_M1_NPU1_PE2_CFG19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x398, DX_M1_NPU1_PE2_CFG19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG19.PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg19_PE2_GENERAL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 919 : INDEX_DX_M1_NPU1_PE2_CFG20 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x39c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG20", 
      Read_Dx_m1_npu1_Pe2_cfg20,
      Write_Dx_m1_npu1_Pe2_cfg20,
    },
    { /* 920 : INDEX_DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_MODE1_LINE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x39c, DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_MODE1_LINE_SIZE_LEN, DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_MODE1_LINE_SIZE_MASK, DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_MODE1_LINE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_MODE1_LINE_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_MODE1_LINE_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_MODE1_LINE_SIZE,
    },
    { /* 921 : INDEX_DX_M1_NPU1_PE2_CFG20_PE2_IMG2COL_LINE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x39c, DX_M1_NPU1_PE2_CFG20_PE2_IMG2COL_LINE_OFFSET_LEN, DX_M1_NPU1_PE2_CFG20_PE2_IMG2COL_LINE_OFFSET_MASK, DX_M1_NPU1_PE2_CFG20_PE2_IMG2COL_LINE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG20.PE2_IMG2COL_LINE_OFFSET", 
      Read_Dx_m1_npu1_Pe2_cfg20_PE2_IMG2COL_LINE_OFFSET,
      Write_Dx_m1_npu1_Pe2_cfg20_PE2_IMG2COL_LINE_OFFSET,
    },
    { /* 922 : INDEX_DX_M1_NPU1_PE2_CFG20_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x39c, DX_M1_NPU1_PE2_CFG20_RESERVED0_LEN, DX_M1_NPU1_PE2_CFG20_RESERVED0_MASK, DX_M1_NPU1_PE2_CFG20_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG20.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_cfg20_RESERVED0,
      Write_Dx_m1_npu1_Pe2_cfg20_RESERVED0,
    },
    { /* 923 : INDEX_DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x39c, DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE2_CFG20_PE2_WF_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG20.PE2_WF_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe2_cfg20_PE2_WF_ADDR_GEN_MODE,
    },
    { /* 924 : INDEX_DX_M1_NPU1_PE2_CFG21 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG21", 
      Read_Dx_m1_npu1_Pe2_cfg21,
      Write_Dx_m1_npu1_Pe2_cfg21,
    },
    { /* 925 : INDEX_DX_M1_NPU1_PE2_CFG21_PE2_WF_ADDR_MODE1_LINE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a0, DX_M1_NPU1_PE2_CFG21_PE2_WF_ADDR_MODE1_LINE_STRIDE_LEN, DX_M1_NPU1_PE2_CFG21_PE2_WF_ADDR_MODE1_LINE_STRIDE_MASK, DX_M1_NPU1_PE2_CFG21_PE2_WF_ADDR_MODE1_LINE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG21.PE2_WF_ADDR_MODE1_LINE_STRIDE", 
      Read_Dx_m1_npu1_Pe2_cfg21_PE2_WF_ADDR_MODE1_LINE_STRIDE,
      Write_Dx_m1_npu1_Pe2_cfg21_PE2_WF_ADDR_MODE1_LINE_STRIDE,
    },
    { /* 926 : INDEX_DX_M1_NPU1_PE2_CFG22 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG22", 
      Read_Dx_m1_npu1_Pe2_cfg22,
      Write_Dx_m1_npu1_Pe2_cfg22,
    },
    { /* 927 : INDEX_DX_M1_NPU1_PE2_CFG22_PE2_WF_ADDR_SURFACE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a4, DX_M1_NPU1_PE2_CFG22_PE2_WF_ADDR_SURFACE_SIZE_LEN, DX_M1_NPU1_PE2_CFG22_PE2_WF_ADDR_SURFACE_SIZE_MASK, DX_M1_NPU1_PE2_CFG22_PE2_WF_ADDR_SURFACE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG22.PE2_WF_ADDR_SURFACE_SIZE", 
      Read_Dx_m1_npu1_Pe2_cfg22_PE2_WF_ADDR_SURFACE_SIZE,
      Write_Dx_m1_npu1_Pe2_cfg22_PE2_WF_ADDR_SURFACE_SIZE,
    },
    { /* 928 : INDEX_DX_M1_NPU1_PE2_CFG23 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG23", 
      Read_Dx_m1_npu1_Pe2_cfg23,
      Write_Dx_m1_npu1_Pe2_cfg23,
    },
    { /* 929 : INDEX_DX_M1_NPU1_PE2_CFG23_PE2_WF_WRITE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a8, DX_M1_NPU1_PE2_CFG23_PE2_WF_WRITE_CNT_LEN, DX_M1_NPU1_PE2_CFG23_PE2_WF_WRITE_CNT_MASK, DX_M1_NPU1_PE2_CFG23_PE2_WF_WRITE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG23.PE2_WF_WRITE_CNT", 
      Read_Dx_m1_npu1_Pe2_cfg23_PE2_WF_WRITE_CNT,
      Write_Dx_m1_npu1_Pe2_cfg23_PE2_WF_WRITE_CNT,
    },
    { /* 930 : INDEX_DX_M1_NPU1_PE2_CFG23_PE2_WF_ADDR_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a8, DX_M1_NPU1_PE2_CFG23_PE2_WF_ADDR_SURFACE_STRIDE_LEN, DX_M1_NPU1_PE2_CFG23_PE2_WF_ADDR_SURFACE_STRIDE_MASK, DX_M1_NPU1_PE2_CFG23_PE2_WF_ADDR_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG23.PE2_WF_ADDR_SURFACE_STRIDE", 
      Read_Dx_m1_npu1_Pe2_cfg23_PE2_WF_ADDR_SURFACE_STRIDE,
      Write_Dx_m1_npu1_Pe2_cfg23_PE2_WF_ADDR_SURFACE_STRIDE,
    },
    { /* 931 : INDEX_DX_M1_NPU1_PE2_CFG24 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3ac, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG24", 
      Read_Dx_m1_npu1_Pe2_cfg24,
      Write_Dx_m1_npu1_Pe2_cfg24,
    },
    { /* 932 : INDEX_DX_M1_NPU1_PE2_CFG24_PE2_WF_SRC1_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3ac, DX_M1_NPU1_PE2_CFG24_PE2_WF_SRC1_BASE_ADDR_LEN, DX_M1_NPU1_PE2_CFG24_PE2_WF_SRC1_BASE_ADDR_MASK, DX_M1_NPU1_PE2_CFG24_PE2_WF_SRC1_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG24.PE2_WF_SRC1_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_cfg24_PE2_WF_SRC1_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_cfg24_PE2_WF_SRC1_BASE_ADDR,
    },
    { /* 933 : INDEX_DX_M1_NPU1_PE2_CFG25 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG25", 
      Read_Dx_m1_npu1_Pe2_cfg25,
      Write_Dx_m1_npu1_Pe2_cfg25,
    },
    { /* 934 : INDEX_DX_M1_NPU1_PE2_CFG25_PE2_SFU_OUT_DATA_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, DX_M1_NPU1_PE2_CFG25_PE2_SFU_OUT_DATA_VALID_NUM_LEN, DX_M1_NPU1_PE2_CFG25_PE2_SFU_OUT_DATA_VALID_NUM_MASK, DX_M1_NPU1_PE2_CFG25_PE2_SFU_OUT_DATA_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG25.PE2_SFU_OUT_DATA_VALID_NUM", 
      Read_Dx_m1_npu1_Pe2_cfg25_PE2_SFU_OUT_DATA_VALID_NUM,
      Write_Dx_m1_npu1_Pe2_cfg25_PE2_SFU_OUT_DATA_VALID_NUM,
    },
    { /* 935 : INDEX_DX_M1_NPU1_PE2_CFG25_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, DX_M1_NPU1_PE2_CFG25_RESERVED1_LEN, DX_M1_NPU1_PE2_CFG25_RESERVED1_MASK, DX_M1_NPU1_PE2_CFG25_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG25.RESERVED1", 
      Read_Dx_m1_npu1_Pe2_cfg25_RESERVED1,
      Write_Dx_m1_npu1_Pe2_cfg25_RESERVED1,
    },
    { /* 936 : INDEX_DX_M1_NPU1_PE2_CFG25_PE2_ST_ADDR_GEN_SHIFT_LEN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, DX_M1_NPU1_PE2_CFG25_PE2_ST_ADDR_GEN_SHIFT_LEN_LEN, DX_M1_NPU1_PE2_CFG25_PE2_ST_ADDR_GEN_SHIFT_LEN_MASK, DX_M1_NPU1_PE2_CFG25_PE2_ST_ADDR_GEN_SHIFT_LEN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG25.PE2_ST_ADDR_GEN_SHIFT_LEN", 
      Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ADDR_GEN_SHIFT_LEN,
      Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ADDR_GEN_SHIFT_LEN,
    },
    { /* 937 : INDEX_DX_M1_NPU1_PE2_CFG25_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, DX_M1_NPU1_PE2_CFG25_RESERVED0_LEN, DX_M1_NPU1_PE2_CFG25_RESERVED0_MASK, DX_M1_NPU1_PE2_CFG25_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG25.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_cfg25_RESERVED0,
      Write_Dx_m1_npu1_Pe2_cfg25_RESERVED0,
    },
    { /* 938 : INDEX_DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_CNT_LEN, DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_CNT_MASK, DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_CNT", 
      Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_CNT,
      Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_CNT,
    },
    { /* 939 : INDEX_DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_PERIOD_LEN, DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_PERIOD_MASK, DX_M1_NPU1_PE2_CFG25_PE2_ST_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG25.PE2_ST_ACTIVE_PERIOD", 
      Read_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_PERIOD,
      Write_Dx_m1_npu1_Pe2_cfg25_PE2_ST_ACTIVE_PERIOD,
    },
    { /* 940 : INDEX_DX_M1_NPU1_PE2_CFG26 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG26", 
      Read_Dx_m1_npu1_Pe2_cfg26,
      Write_Dx_m1_npu1_Pe2_cfg26,
    },
    { /* 941 : INDEX_DX_M1_NPU1_PE2_CFG26_PE2_ST_ADDR_GEN_MUL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b4, DX_M1_NPU1_PE2_CFG26_PE2_ST_ADDR_GEN_MUL_LEN, DX_M1_NPU1_PE2_CFG26_PE2_ST_ADDR_GEN_MUL_MASK, DX_M1_NPU1_PE2_CFG26_PE2_ST_ADDR_GEN_MUL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG26.PE2_ST_ADDR_GEN_MUL", 
      Read_Dx_m1_npu1_Pe2_cfg26_PE2_ST_ADDR_GEN_MUL,
      Write_Dx_m1_npu1_Pe2_cfg26_PE2_ST_ADDR_GEN_MUL,
    },
    { /* 942 : INDEX_DX_M1_NPU1_PE2_CFG26_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b4, DX_M1_NPU1_PE2_CFG26_RESERVED0_LEN, DX_M1_NPU1_PE2_CFG26_RESERVED0_MASK, DX_M1_NPU1_PE2_CFG26_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_CFG26.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_cfg26_RESERVED0,
      Write_Dx_m1_npu1_Pe2_cfg26_RESERVED0,
    },
    { /* 943 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0,
    },
    { /* 944 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_IN_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_IN_BUFF_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_IN_BUFF_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_IN_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_IN_BUFF", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_IN_BUFF,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_IN_BUFF,
    },
    { /* 945 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED3_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED3_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED3_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED3", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED3,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED3,
    },
    { /* 946 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_WEIGHT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_WEIGHT_BUFF_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_WEIGHT_BUFF_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_WEIGHT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_WEIGHT_BUFF", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_WEIGHT_BUFF,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_WEIGHT_BUFF,
    },
    { /* 947 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED2_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED2_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED2_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED2", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED2,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED2,
    },
    { /* 948 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_OUT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_OUT_BUFF_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_OUT_BUFF_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_OUT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_OUT_BUFF", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_OUT_BUFF,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_OUT_BUFF,
    },
    { /* 949 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED1,
    },
    { /* 950 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_ELEM_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_ELEM_BUFF_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_ELEM_BUFF_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_PE2_START_NO_ELEM_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.PE2_START_NO_ELEM_BUFF", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_ELEM_BUFF,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_PE2_START_NO_ELEM_BUFF,
    },
    { /* 951 : INDEX_DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE2_VMEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_VMEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0_RESERVED0,
    },
    { /* 952 : INDEX_DX_M1_NPU1_PE2_DMA_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl,
      Write_Dx_m1_npu1_Pe2_dma_ctrl,
    },
    { /* 953 : INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_START_OP_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, DX_M1_NPU1_PE2_DMA_CTRL_PE2_START_OP_EN_LEN, DX_M1_NPU1_PE2_DMA_CTRL_PE2_START_OP_EN_MASK, DX_M1_NPU1_PE2_DMA_CTRL_PE2_START_OP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_CTRL.PE2_START_OP_EN", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_START_OP_EN,
      Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_START_OP_EN,
    },
    { /* 954 : INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_DMA_CTRL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, DX_M1_NPU1_PE2_DMA_CTRL_PE2_DMA_CTRL_MODE_LEN, DX_M1_NPU1_PE2_DMA_CTRL_PE2_DMA_CTRL_MODE_MASK, DX_M1_NPU1_PE2_DMA_CTRL_PE2_DMA_CTRL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_CTRL.PE2_DMA_CTRL_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_DMA_CTRL_MODE,
      Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_DMA_CTRL_MODE,
    },
    { /* 955 : INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_BIT_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_BIT_WIDTH_LEN, DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_BIT_WIDTH_MASK, DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_BIT_WIDTH", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_BIT_WIDTH,
      Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_BIT_WIDTH,
    },
    { /* 956 : INDEX_DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_DUMMY_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_DUMMY_MODE_LEN, DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_DUMMY_MODE_MASK, DX_M1_NPU1_PE2_DMA_CTRL_PE2_WEIGHT_DUMMY_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_CTRL.PE2_WEIGHT_DUMMY_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_DUMMY_MODE,
      Write_Dx_m1_npu1_Pe2_dma_ctrl_PE2_WEIGHT_DUMMY_MODE,
    },
    { /* 957 : INDEX_DX_M1_NPU1_PE2_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, DX_M1_NPU1_PE2_DMA_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_ctrl_RESERVED0,
    },
    { /* 958 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0,
    },
    { /* 959 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_SIZE_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_SIZE_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_SIZE,
    },
    { /* 960 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_TIME_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_TIME_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_TIME,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_TIME,
    },
    { /* 961 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_MODE_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_MODE_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_MODE,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_MODE,
    },
    { /* 962 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_EN_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_EN_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_PE2_RD_ELEM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0.PE2_RD_ELEM_EN", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_EN,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_PE2_RD_ELEM_EN,
    },
    { /* 963 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0_RESERVED0,
    },
    { /* 964 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg1,
    },
    { /* 965 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG1_PE2_RD_ELEM_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c4, DX_M1_NPU1_PE2_DMA_ELEM_CFG1_PE2_RD_ELEM_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG1_PE2_RD_ELEM_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG1_PE2_RD_ELEM_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG1.PE2_RD_ELEM_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg1_PE2_RD_ELEM_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg1_PE2_RD_ELEM_STRIDE,
    },
    { /* 966 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg2,
    },
    { /* 967 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG2_PE2_RD_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c8, DX_M1_NPU1_PE2_DMA_ELEM_CFG2_PE2_RD_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG2_PE2_RD_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG2_PE2_RD_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG2.PE2_RD_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg2_PE2_RD_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg2_PE2_RD_ELEM_BASE_ADDR,
    },
    { /* 968 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3cc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg3,
    },
    { /* 969 : INDEX_DX_M1_NPU1_PE2_DMA_ELEM_CFG3_PE2_WT_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3cc, DX_M1_NPU1_PE2_DMA_ELEM_CFG3_PE2_WT_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_ELEM_CFG3_PE2_WT_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_ELEM_CFG3_PE2_WT_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG3.PE2_WT_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg3_PE2_WT_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg3_PE2_WT_ELEM_BASE_ADDR,
    },
    { /* 970 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg0,
    },
    { /* 971 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d0, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_TIME_LEN, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_TIME_MASK, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_TIME,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_TIME,
    },
    { /* 972 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d0, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_MODE_LEN, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_MODE_MASK, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_MODE,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_MODE,
    },
    { /* 973 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d0, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_EN_LEN, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_EN_MASK, DX_M1_NPU1_PE2_DMA_W_CFG0_PE2_RD_W_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG0.PE2_RD_W_EN", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_EN,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg0_PE2_RD_W_EN,
    },
    { /* 974 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d0, DX_M1_NPU1_PE2_DMA_W_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_W_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_W_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg0_RESERVED0,
    },
    { /* 975 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg1,
    },
    { /* 976 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d4, DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_STRIDE,
    },
    { /* 977 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d4, DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_SIZE_LEN, DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_SIZE_MASK, DX_M1_NPU1_PE2_DMA_W_CFG1_PE2_RD_W_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG1.PE2_RD_W_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg1_PE2_RD_W_SIZE,
    },
    { /* 978 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg2,
    },
    { /* 979 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG2_PE2_RD_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d8, DX_M1_NPU1_PE2_DMA_W_CFG2_PE2_RD_W_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_W_CFG2_PE2_RD_W_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_W_CFG2_PE2_RD_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG2.PE2_RD_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg2_PE2_RD_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg2_PE2_RD_W_BASE_ADDR,
    },
    { /* 980 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3dc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg3,
    },
    { /* 981 : INDEX_DX_M1_NPU1_PE2_DMA_W_CFG3_PE2_WT_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3dc, DX_M1_NPU1_PE2_DMA_W_CFG3_PE2_WT_W_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_W_CFG3_PE2_WT_W_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_W_CFG3_PE2_WT_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG3.PE2_WT_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg3_PE2_WT_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg3_PE2_WT_W_BASE_ADDR,
    },
    { /* 982 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0,
    },
    { /* 983 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_SIZE_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_SIZE_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_SIZE,
    },
    { /* 984 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_TIME_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_TIME_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_TIME,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_TIME,
    },
    { /* 985 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_MODE_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_MODE_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_MODE,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_MODE,
    },
    { /* 986 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_EN_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_EN_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG0_PE2_RD_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0.PE2_RD_INF_EN", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_EN,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_PE2_RD_INF_EN,
    },
    { /* 987 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, DX_M1_NPU1_PE2_DMA_INF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0_RESERVED0,
    },
    { /* 988 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg1,
    },
    { /* 989 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG1_PE2_RD_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e4, DX_M1_NPU1_PE2_DMA_INF_CFG1_PE2_RD_INF_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG1_PE2_RD_INF_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG1_PE2_RD_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG1.PE2_RD_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg1_PE2_RD_INF_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg1_PE2_RD_INF_STRIDE,
    },
    { /* 990 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg2,
    },
    { /* 991 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG2_PE2_RD_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e8, DX_M1_NPU1_PE2_DMA_INF_CFG2_PE2_RD_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG2_PE2_RD_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG2_PE2_RD_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG2.PE2_RD_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg2_PE2_RD_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg2_PE2_RD_INF_BASE_ADDR,
    },
    { /* 992 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3ec, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg3,
    },
    { /* 993 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG3_PE2_WT_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3ec, DX_M1_NPU1_PE2_DMA_INF_CFG3_PE2_WT_INF_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG3_PE2_WT_INF_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG3_PE2_WT_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG3.PE2_WT_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg3_PE2_WT_INF_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg3_PE2_WT_INF_STRIDE,
    },
    { /* 994 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg4,
    },
    { /* 995 : INDEX_DX_M1_NPU1_PE2_DMA_INF_CFG4_PE2_WT_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f0, DX_M1_NPU1_PE2_DMA_INF_CFG4_PE2_WT_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_INF_CFG4_PE2_WT_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_INF_CFG4_PE2_WT_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG4.PE2_WT_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg4_PE2_WT_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg4_PE2_WT_INF_BASE_ADDR,
    },
    { /* 996 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0,
    },
    { /* 997 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_SIZE_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_SIZE_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_SIZE,
    },
    { /* 998 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_TIME_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_TIME_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_TIME,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_TIME,
    },
    { /* 999 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED1,
    },
    { /* 1000 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_EN_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_EN_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_PE2_WT_OUTF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0.PE2_WT_OUTF_EN", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_EN,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_PE2_WT_OUTF_EN,
    },
    { /* 1001 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0_RESERVED0,
    },
    { /* 1002 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg1,
    },
    { /* 1003 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG1_PE2_WT_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f8, DX_M1_NPU1_PE2_DMA_OUTF_CFG1_PE2_WT_OUTF_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG1_PE2_WT_OUTF_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG1_PE2_WT_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG1.PE2_WT_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg1_PE2_WT_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg1_PE2_WT_OUTF_STRIDE,
    },
    { /* 1004 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3fc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg2,
    },
    { /* 1005 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG2_PE2_WT_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3fc, DX_M1_NPU1_PE2_DMA_OUTF_CFG2_PE2_WT_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG2_PE2_WT_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG2_PE2_WT_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG2.PE2_WT_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg2_PE2_WT_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg2_PE2_WT_OUTF_BASE_ADDR,
    },
    { /* 1006 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x400, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg3,
    },
    { /* 1007 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG3_PE2_RD_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x400, DX_M1_NPU1_PE2_DMA_OUTF_CFG3_PE2_RD_OUTF_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG3_PE2_RD_OUTF_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG3_PE2_RD_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG3.PE2_RD_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg3_PE2_RD_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg3_PE2_RD_OUTF_STRIDE,
    },
    { /* 1008 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x404, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg4,
    },
    { /* 1009 : INDEX_DX_M1_NPU1_PE2_DMA_OUTF_CFG4_PE2_RD_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x404, DX_M1_NPU1_PE2_DMA_OUTF_CFG4_PE2_RD_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_OUTF_CFG4_PE2_RD_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_OUTF_CFG4_PE2_RD_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG4.PE2_RD_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg4_PE2_RD_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg4_PE2_RD_OUTF_BASE_ADDR,
    },
    { /* 1010 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0,
    },
    { /* 1011 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_SIZE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_SIZE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_SIZE,
    },
    { /* 1012 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_MODE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_MODE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_MODE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_MODE,
    },
    { /* 1013 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_EN_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_EN_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_ADD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_ADD_EN", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_EN,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_ADD_EN,
    },
    { /* 1014 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_SIZE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_SIZE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_SIZE,
    },
    { /* 1015 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_MODE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_MODE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_MODE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_MODE,
    },
    { /* 1016 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_EN_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_EN_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_PE2_RD_MUL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.PE2_RD_MUL_EN", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_EN,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_PE2_RD_MUL_EN,
    },
    { /* 1017 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, DX_M1_NPU1_PE2_DMA_RF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0_RESERVED0,
    },
    { /* 1018 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg1,
    },
    { /* 1019 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40c, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_STRIDE,
    },
    { /* 1020 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40c, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_STRIDE,
    },
    { /* 1021 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40c, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_TIME_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_TIME_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_ADD_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_ADD_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_TIME,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_ADD_TIME,
    },
    { /* 1022 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40c, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_TIME_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_TIME_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG1_PE2_RD_MUL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG1.PE2_RD_MUL_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_TIME,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg1_PE2_RD_MUL_TIME,
    },
    { /* 1023 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x410, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg2,
    },
    { /* 1024 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG2_PE2_RD_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x410, DX_M1_NPU1_PE2_DMA_RF_CFG2_PE2_RD_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG2_PE2_RD_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG2_PE2_RD_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG2.PE2_RD_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg2_PE2_RD_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg2_PE2_RD_MUL_BASE_ADDR,
    },
    { /* 1025 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x414, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg3,
    },
    { /* 1026 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG3_PE2_WT_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x414, DX_M1_NPU1_PE2_DMA_RF_CFG3_PE2_WT_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG3_PE2_WT_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG3_PE2_WT_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG3.PE2_WT_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg3_PE2_WT_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg3_PE2_WT_MUL_BASE_ADDR,
    },
    { /* 1027 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x418, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG4", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg4,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg4,
    },
    { /* 1028 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG4_PE2_RD_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x418, DX_M1_NPU1_PE2_DMA_RF_CFG4_PE2_RD_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG4_PE2_RD_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG4_PE2_RD_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG4.PE2_RD_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg4_PE2_RD_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg4_PE2_RD_ADD_BASE_ADDR,
    },
    { /* 1029 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x41c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG5", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg5,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg5,
    },
    { /* 1030 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG5_PE2_WT_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x41c, DX_M1_NPU1_PE2_DMA_RF_CFG5_PE2_WT_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG5_PE2_WT_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG5_PE2_WT_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG5.PE2_WT_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg5_PE2_WT_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg5_PE2_WT_ADD_BASE_ADDR,
    },
    { /* 1031 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6,
    },
    { /* 1032 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_SIZE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_SIZE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_SIZE,
    },
    { /* 1033 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_MODE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_MODE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_MODE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_MODE,
    },
    { /* 1034 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_EN_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_EN_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_ADD_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_ADD_EN", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_EN,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_ADD_EN,
    },
    { /* 1035 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_SIZE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_SIZE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_SIZE,
    },
    { /* 1036 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_MODE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_MODE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_MODE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_MODE,
    },
    { /* 1037 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_EN_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_EN_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_PE2_RD_SKIP_MUL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.PE2_RD_SKIP_MUL_EN", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_EN,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_PE2_RD_SKIP_MUL_EN,
    },
    { /* 1038 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, DX_M1_NPU1_PE2_DMA_RF_CFG6_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG6_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6_RESERVED0,
    },
    { /* 1039 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x424, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG7", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg7,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg7,
    },
    { /* 1040 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x424, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_STRIDE,
    },
    { /* 1041 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x424, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_STRIDE,
    },
    { /* 1042 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x424, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_TIME_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_TIME_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_ADD_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_ADD_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_TIME,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_ADD_TIME,
    },
    { /* 1043 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x424, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_TIME_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_TIME_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG7_PE2_RD_SKIP_MUL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG7.PE2_RD_SKIP_MUL_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_TIME,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg7_PE2_RD_SKIP_MUL_TIME,
    },
    { /* 1044 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x428, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG8", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg8,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg8,
    },
    { /* 1045 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG8_PE2_RD_SKIP_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x428, DX_M1_NPU1_PE2_DMA_RF_CFG8_PE2_RD_SKIP_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG8_PE2_RD_SKIP_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG8_PE2_RD_SKIP_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG8.PE2_RD_SKIP_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg8_PE2_RD_SKIP_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg8_PE2_RD_SKIP_MUL_BASE_ADDR,
    },
    { /* 1046 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x42c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG9", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg9,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg9,
    },
    { /* 1047 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG9_PE2_WT_SKIP_MUL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x42c, DX_M1_NPU1_PE2_DMA_RF_CFG9_PE2_WT_SKIP_MUL_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG9_PE2_WT_SKIP_MUL_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG9_PE2_WT_SKIP_MUL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG9.PE2_WT_SKIP_MUL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg9_PE2_WT_SKIP_MUL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg9_PE2_WT_SKIP_MUL_BASE_ADDR,
    },
    { /* 1048 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x430, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG10", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg10,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg10,
    },
    { /* 1049 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG10_PE2_RD_SKIP_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x430, DX_M1_NPU1_PE2_DMA_RF_CFG10_PE2_RD_SKIP_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG10_PE2_RD_SKIP_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG10_PE2_RD_SKIP_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG10.PE2_RD_SKIP_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg10_PE2_RD_SKIP_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg10_PE2_RD_SKIP_ADD_BASE_ADDR,
    },
    { /* 1050 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x434, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG11", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg11,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg11,
    },
    { /* 1051 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG11_PE2_WT_SKIP_ADD_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x434, DX_M1_NPU1_PE2_DMA_RF_CFG11_PE2_WT_SKIP_ADD_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG11_PE2_WT_SKIP_ADD_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG11_PE2_WT_SKIP_ADD_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG11.PE2_WT_SKIP_ADD_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg11_PE2_WT_SKIP_ADD_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg11_PE2_WT_SKIP_ADD_BASE_ADDR,
    },
    { /* 1052 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12,
    },
    { /* 1053 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_SIZE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_SIZE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_SIZE,
    },
    { /* 1054 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_MODE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_MODE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_MODE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_MODE,
    },
    { /* 1055 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_EN_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_EN_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_GENERAL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_GENERAL_EN", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_EN,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_GENERAL_EN,
    },
    { /* 1056 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_SIZE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_SIZE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_SIZE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_SIZE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_SIZE,
    },
    { /* 1057 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_MODE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_MODE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_MODE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_MODE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_MODE,
    },
    { /* 1058 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_EN_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_EN_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_PE2_RD_SE_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.PE2_RD_SE_EN", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_EN,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_PE2_RD_SE_EN,
    },
    { /* 1059 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG12_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, DX_M1_NPU1_PE2_DMA_RF_CFG12_RESERVED0_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG12_RESERVED0_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG12_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12.RESERVED0", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12_RESERVED0,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12_RESERVED0,
    },
    { /* 1060 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x43c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG13", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg13,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg13,
    },
    { /* 1061 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x43c, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_STRIDE,
    },
    { /* 1062 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x43c, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_STRIDE_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_STRIDE_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_STRIDE", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_STRIDE,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_STRIDE,
    },
    { /* 1063 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x43c, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_TIME_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_TIME_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_GENERAL_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_GENERAL_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_TIME,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_GENERAL_TIME,
    },
    { /* 1064 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x43c, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_TIME_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_TIME_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG13_PE2_RD_SE_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG13.PE2_RD_SE_TIME", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_TIME,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg13_PE2_RD_SE_TIME,
    },
    { /* 1065 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x440, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG14", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg14,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg14,
    },
    { /* 1066 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG14_PE2_RD_SE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x440, DX_M1_NPU1_PE2_DMA_RF_CFG14_PE2_RD_SE_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG14_PE2_RD_SE_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG14_PE2_RD_SE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG14.PE2_RD_SE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg14_PE2_RD_SE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg14_PE2_RD_SE_BASE_ADDR,
    },
    { /* 1067 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x444, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG15", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg15,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg15,
    },
    { /* 1068 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG15_PE2_WT_SE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x444, DX_M1_NPU1_PE2_DMA_RF_CFG15_PE2_WT_SE_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG15_PE2_WT_SE_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG15_PE2_WT_SE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG15.PE2_WT_SE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg15_PE2_WT_SE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg15_PE2_WT_SE_BASE_ADDR,
    },
    { /* 1069 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x448, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG16", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg16,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg16,
    },
    { /* 1070 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG16_PE2_RD_GENERAL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x448, DX_M1_NPU1_PE2_DMA_RF_CFG16_PE2_RD_GENERAL_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG16_PE2_RD_GENERAL_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG16_PE2_RD_GENERAL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG16.PE2_RD_GENERAL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg16_PE2_RD_GENERAL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg16_PE2_RD_GENERAL_BASE_ADDR,
    },
    { /* 1071 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x44c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG17", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg17,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg17,
    },
    { /* 1072 : INDEX_DX_M1_NPU1_PE2_DMA_RF_CFG17_PE2_WT_GENERAL_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x44c, DX_M1_NPU1_PE2_DMA_RF_CFG17_PE2_WT_GENERAL_BASE_ADDR_LEN, DX_M1_NPU1_PE2_DMA_RF_CFG17_PE2_WT_GENERAL_BASE_ADDR_MASK, DX_M1_NPU1_PE2_DMA_RF_CFG17_PE2_WT_GENERAL_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG17.PE2_WT_GENERAL_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg17_PE2_WT_GENERAL_BASE_ADDR,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg17_PE2_WT_GENERAL_BASE_ADDR,
    },
    { /* 1073 : INDEX_DX_M1_NPU1_PE3_IP0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE3_IP0", 
      Read_Dx_m1_npu1_Pe3_ip0,
      Write_Dx_m1_npu1_Pe3_ip0,
    },
    { /* 1074 : INDEX_DX_M1_NPU1_PE3_IP0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, DX_M1_NPU1_PE3_IP0_RESERVED0_LEN, DX_M1_NPU1_PE3_IP0_RESERVED0_MASK, DX_M1_NPU1_PE3_IP0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_IP0.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_ip0_RESERVED0,
      Write_Dx_m1_npu1_Pe3_ip0_RESERVED0,
    },
    { /* 1075 : INDEX_DX_M1_NPU1_PE3_IP0_PE3_FMT_CH_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, DX_M1_NPU1_PE3_IP0_PE3_FMT_CH_MODE_LEN, DX_M1_NPU1_PE3_IP0_PE3_FMT_CH_MODE_MASK, DX_M1_NPU1_PE3_IP0_PE3_FMT_CH_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP0.PE3_FMT_CH_MODE", 
      Read_Dx_m1_npu1_Pe3_ip0_PE3_FMT_CH_MODE,
      Write_Dx_m1_npu1_Pe3_ip0_PE3_FMT_CH_MODE,
    },
    { /* 1076 : INDEX_DX_M1_NPU1_PE3_IP0_PE3_RF_ADDR_GEN_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, DX_M1_NPU1_PE3_IP0_PE3_RF_ADDR_GEN_MAX_NUM_LEN, DX_M1_NPU1_PE3_IP0_PE3_RF_ADDR_GEN_MAX_NUM_MASK, DX_M1_NPU1_PE3_IP0_PE3_RF_ADDR_GEN_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP0.PE3_RF_ADDR_GEN_MAX_NUM", 
      Read_Dx_m1_npu1_Pe3_ip0_PE3_RF_ADDR_GEN_MAX_NUM,
      Write_Dx_m1_npu1_Pe3_ip0_PE3_RF_ADDR_GEN_MAX_NUM,
    },
    { /* 1077 : INDEX_DX_M1_NPU1_PE3_IP0_PE3_FMT_ENABLE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, DX_M1_NPU1_PE3_IP0_PE3_FMT_ENABLE_LEN, DX_M1_NPU1_PE3_IP0_PE3_FMT_ENABLE_MASK, DX_M1_NPU1_PE3_IP0_PE3_FMT_ENABLE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP0.PE3_FMT_ENABLE", 
      Read_Dx_m1_npu1_Pe3_ip0_PE3_FMT_ENABLE,
      Write_Dx_m1_npu1_Pe3_ip0_PE3_FMT_ENABLE,
    },
    { /* 1078 : INDEX_DX_M1_NPU1_PE3_IP0_PE3_IMG2COL_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, DX_M1_NPU1_PE3_IP0_PE3_IMG2COL_EN_LEN, DX_M1_NPU1_PE3_IP0_PE3_IMG2COL_EN_MASK, DX_M1_NPU1_PE3_IP0_PE3_IMG2COL_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP0.PE3_IMG2COL_EN", 
      Read_Dx_m1_npu1_Pe3_ip0_PE3_IMG2COL_EN,
      Write_Dx_m1_npu1_Pe3_ip0_PE3_IMG2COL_EN,
    },
    { /* 1079 : INDEX_DX_M1_NPU1_PE3_IP1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x454, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_IP1", 
      Read_Dx_m1_npu1_Pe3_ip1,
      Write_Dx_m1_npu1_Pe3_ip1,
    },
    { /* 1080 : INDEX_DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x454, DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_LEN, DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_MASK, DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0", 
      Read_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
      Write_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_0,
    },
    { /* 1081 : INDEX_DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_HEIGHT_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x454, DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_HEIGHT_MAX_LEN, DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_HEIGHT_MAX_MASK, DX_M1_NPU1_PE3_IP1_PE3_IMG2COL_HEIGHT_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP1.PE3_IMG2COL_HEIGHT_MAX", 
      Read_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_HEIGHT_MAX,
      Write_Dx_m1_npu1_Pe3_ip1_PE3_IMG2COL_HEIGHT_MAX,
    },
    { /* 1082 : INDEX_DX_M1_NPU1_PE3_IP2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x458, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_IP2", 
      Read_Dx_m1_npu1_Pe3_ip2,
      Write_Dx_m1_npu1_Pe3_ip2,
    },
    { /* 1083 : INDEX_DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x458, DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_LEN, DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_MASK, DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2", 
      Read_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
      Write_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_2,
    },
    { /* 1084 : INDEX_DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x458, DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_LEN, DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_MASK, DX_M1_NPU1_PE3_IP2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP2.PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1", 
      Read_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
      Write_Dx_m1_npu1_Pe3_ip2_PE3_IMG2COL_WRITE_FEATURE_BASE_ADDR_1,
    },
    { /* 1085 : INDEX_DX_M1_NPU1_PE3_IP3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x45c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_IP3", 
      Read_Dx_m1_npu1_Pe3_ip3,
      Write_Dx_m1_npu1_Pe3_ip3,
    },
    { /* 1086 : INDEX_DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_LINE_OPT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x45c, DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_LINE_OPT_LEN, DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_LINE_OPT_MASK, DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_LINE_OPT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_LINE_OPT", 
      Read_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_LINE_OPT,
      Write_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_LINE_OPT,
    },
    { /* 1087 : INDEX_DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x45c, DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_VALID_NUM_LEN, DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_VALID_NUM_MASK, DX_M1_NPU1_PE3_IP3_PE3_FMT_FIRST_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP3.PE3_FMT_FIRST_VALID_NUM", 
      Read_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_VALID_NUM,
      Write_Dx_m1_npu1_Pe3_ip3_PE3_FMT_FIRST_VALID_NUM,
    },
    { /* 1088 : INDEX_DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_WIDTH_MAX */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x45c, DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_WIDTH_MAX_LEN, DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_WIDTH_MAX_MASK, DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_WIDTH_MAX_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_WIDTH_MAX", 
      Read_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_WIDTH_MAX,
      Write_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_WIDTH_MAX,
    },
    { /* 1089 : INDEX_DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_LAST_VALID_BYTE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x45c, DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_LAST_VALID_BYTE_LEN, DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_LAST_VALID_BYTE_MASK, DX_M1_NPU1_PE3_IP3_PE3_IMG2COL_LAST_VALID_BYTE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP3.PE3_IMG2COL_LAST_VALID_BYTE", 
      Read_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_LAST_VALID_BYTE,
      Write_Dx_m1_npu1_Pe3_ip3_PE3_IMG2COL_LAST_VALID_BYTE,
    },
    { /* 1090 : INDEX_DX_M1_NPU1_PE3_IP4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x460, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_IP4", 
      Read_Dx_m1_npu1_Pe3_ip4,
      Write_Dx_m1_npu1_Pe3_ip4,
    },
    { /* 1091 : INDEX_DX_M1_NPU1_PE3_IP4_PE3_FMT_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x460, DX_M1_NPU1_PE3_IP4_PE3_FMT_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_IP4_PE3_FMT_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_IP4_PE3_FMT_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP4.PE3_FMT_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_ip4_PE3_FMT_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_ip4_PE3_FMT_READ_BASE_ADDR,
    },
    { /* 1092 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x464, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe3_addr_gen0,
      Write_Dx_m1_npu1_Pe3_addr_gen0,
    },
    { /* 1093 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x464, DX_M1_NPU1_PE3_ADDR_GEN0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR_LEN, DX_M1_NPU1_PE3_ADDR_GEN0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR_MASK, DX_M1_NPU1_PE3_ADDR_GEN0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN0.PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_addr_gen0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_addr_gen0_PE3_DEFAULT_F_ADDR_GEN_BASE_ADDR,
    },
    { /* 1094 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x468, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe3_addr_gen1,
      Write_Dx_m1_npu1_Pe3_addr_gen1,
    },
    { /* 1095 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN1_PE3_IMG2COL_RQST_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x468, DX_M1_NPU1_PE3_ADDR_GEN1_PE3_IMG2COL_RQST_NUM_LEN, DX_M1_NPU1_PE3_ADDR_GEN1_PE3_IMG2COL_RQST_NUM_MASK, DX_M1_NPU1_PE3_ADDR_GEN1_PE3_IMG2COL_RQST_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN1.PE3_IMG2COL_RQST_NUM", 
      Read_Dx_m1_npu1_Pe3_addr_gen1_PE3_IMG2COL_RQST_NUM,
      Write_Dx_m1_npu1_Pe3_addr_gen1_PE3_IMG2COL_RQST_NUM,
    },
    { /* 1096 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN1_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x468, DX_M1_NPU1_PE3_ADDR_GEN1_RESERVED0_LEN, DX_M1_NPU1_PE3_ADDR_GEN1_RESERVED0_MASK, DX_M1_NPU1_PE3_ADDR_GEN1_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_ADDR_GEN1.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_addr_gen1_RESERVED0,
      Write_Dx_m1_npu1_Pe3_addr_gen1_RESERVED0,
    },
    { /* 1097 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x468, DX_M1_NPU1_PE3_ADDR_GEN1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_LEN, DX_M1_NPU1_PE3_ADDR_GEN1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_MASK, DX_M1_NPU1_PE3_ADDR_GEN1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN1.PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM", 
      Read_Dx_m1_npu1_Pe3_addr_gen1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
      Write_Dx_m1_npu1_Pe3_addr_gen1_PE3_DEFAULT_F_ADDR_GEN_CNT_MAX_NUM,
    },
    { /* 1098 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x46c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe3_addr_gen2,
      Write_Dx_m1_npu1_Pe3_addr_gen2,
    },
    { /* 1099 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x46c, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE_OFFSET,
    },
    { /* 1100 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x46c, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE,
    },
    { /* 1101 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x46c, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE3_ADDR_GEN2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN2.PE3_MUL_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe3_addr_gen2_PE3_MUL_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 1102 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x470, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe3_addr_gen3,
      Write_Dx_m1_npu1_Pe3_addr_gen3,
    },
    { /* 1103 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x470, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_OFFSET_LEN, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_OFFSET_MASK, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE_OFFSET", 
      Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE_OFFSET,
      Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE_OFFSET,
    },
    { /* 1104 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x470, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE,
    },
    { /* 1105 : INDEX_DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x470, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM_LEN, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM_MASK, DX_M1_NPU1_PE3_ADDR_GEN3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN3.PE3_ADD_ADDR_GEN_MODE2_MAX_NUM", 
      Read_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM,
      Write_Dx_m1_npu1_Pe3_addr_gen3_PE3_ADD_ADDR_GEN_MODE2_MAX_NUM,
    },
    { /* 1106 : INDEX_DX_M1_NPU1_PE3_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_CTRL", 
      Read_Dx_m1_npu1_Pe3_ctrl,
      Write_Dx_m1_npu1_Pe3_ctrl,
    },
    { /* 1107 : INDEX_DX_M1_NPU1_PE3_CTRL_PE3_CONV_TYPE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, DX_M1_NPU1_PE3_CTRL_PE3_CONV_TYPE_LEN, DX_M1_NPU1_PE3_CTRL_PE3_CONV_TYPE_MASK, DX_M1_NPU1_PE3_CTRL_PE3_CONV_TYPE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CTRL.PE3_CONV_TYPE", 
      Read_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_TYPE,
      Write_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_TYPE,
    },
    { /* 1108 : INDEX_DX_M1_NPU1_PE3_CTRL_PE3_CONV_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, DX_M1_NPU1_PE3_CTRL_PE3_CONV_EN_LEN, DX_M1_NPU1_PE3_CTRL_PE3_CONV_EN_MASK, DX_M1_NPU1_PE3_CTRL_PE3_CONV_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CTRL.PE3_CONV_EN", 
      Read_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_EN,
      Write_Dx_m1_npu1_Pe3_ctrl_PE3_CONV_EN,
    },
    { /* 1109 : INDEX_DX_M1_NPU1_PE3_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, DX_M1_NPU1_PE3_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE3_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE3_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe3_ctrl_RESERVED0,
    },
    { /* 1110 : INDEX_DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_DEPTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_DEPTH_LEN, DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_DEPTH_MASK, DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_DEPTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_DEPTH", 
      Read_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_DEPTH,
      Write_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_DEPTH,
    },
    { /* 1111 : INDEX_DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_EN_LEN, DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_EN_MASK, DX_M1_NPU1_PE3_CTRL_PE3_SYSTOLIC_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CTRL.PE3_SYSTOLIC_EN", 
      Read_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_EN,
      Write_Dx_m1_npu1_Pe3_ctrl_PE3_SYSTOLIC_EN,
    },
    { /* 1112 : INDEX_DX_M1_NPU1_PE3_CTRL_PE3_SFUIN_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, DX_M1_NPU1_PE3_CTRL_PE3_SFUIN_VALID_NUM_LEN, DX_M1_NPU1_PE3_CTRL_PE3_SFUIN_VALID_NUM_MASK, DX_M1_NPU1_PE3_CTRL_PE3_SFUIN_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CTRL.PE3_SFUIN_VALID_NUM", 
      Read_Dx_m1_npu1_Pe3_ctrl_PE3_SFUIN_VALID_NUM,
      Write_Dx_m1_npu1_Pe3_ctrl_PE3_SFUIN_VALID_NUM,
    },
    { /* 1113 : INDEX_DX_M1_NPU1_PE3_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x478, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG0", 
      Read_Dx_m1_npu1_Pe3_cfg0,
      Write_Dx_m1_npu1_Pe3_cfg0,
    },
    { /* 1114 : INDEX_DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x478, DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_NUM_LEN, DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_NUM_MASK, DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_NUM", 
      Read_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_NUM,
      Write_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_NUM,
    },
    { /* 1115 : INDEX_DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_MOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x478, DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_MOD_LEN, DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_MOD_MASK, DX_M1_NPU1_PE3_CFG0_PE3_LAST_CONV_MOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG0.PE3_LAST_CONV_MOD", 
      Read_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_MOD,
      Write_Dx_m1_npu1_Pe3_cfg0_PE3_LAST_CONV_MOD,
    },
    { /* 1116 : INDEX_DX_M1_NPU1_PE3_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x47c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG1", 
      Read_Dx_m1_npu1_Pe3_cfg1,
      Write_Dx_m1_npu1_Pe3_cfg1,
    },
    { /* 1117 : INDEX_DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x47c, DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_CHANNEL_LEN, DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_CHANNEL_MASK, DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_CHANNEL,
    },
    { /* 1118 : INDEX_DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x47c, DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_NUMBER_LEN, DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_NUMBER_MASK, DX_M1_NPU1_PE3_CFG1_PE3_OFEATURE_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG1.PE3_OFEATURE_NUMBER", 
      Read_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_NUMBER,
      Write_Dx_m1_npu1_Pe3_cfg1_PE3_OFEATURE_NUMBER,
    },
    { /* 1119 : INDEX_DX_M1_NPU1_PE3_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x480, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG2", 
      Read_Dx_m1_npu1_Pe3_cfg2,
      Write_Dx_m1_npu1_Pe3_cfg2,
    },
    { /* 1120 : INDEX_DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x480, DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_WIDTH_LEN, DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_WIDTH_MASK, DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_WIDTH,
    },
    { /* 1121 : INDEX_DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x480, DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_HEIGHT_LEN, DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_HEIGHT_MASK, DX_M1_NPU1_PE3_CFG2_PE3_OFEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG2.PE3_OFEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe3_cfg2_PE3_OFEATURE_HEIGHT,
    },
    { /* 1122 : INDEX_DX_M1_NPU1_PE3_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x484, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG3", 
      Read_Dx_m1_npu1_Pe3_cfg3,
      Write_Dx_m1_npu1_Pe3_cfg3,
    },
    { /* 1123 : INDEX_DX_M1_NPU1_PE3_CFG3_PE3_OFEATURE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x484, DX_M1_NPU1_PE3_CFG3_PE3_OFEATURE_SIZE_LEN, DX_M1_NPU1_PE3_CFG3_PE3_OFEATURE_SIZE_MASK, DX_M1_NPU1_PE3_CFG3_PE3_OFEATURE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG3.PE3_OFEATURE_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg3_PE3_OFEATURE_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg3_PE3_OFEATURE_SIZE,
    },
    { /* 1124 : INDEX_DX_M1_NPU1_PE3_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x488, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG4", 
      Read_Dx_m1_npu1_Pe3_cfg4,
      Write_Dx_m1_npu1_Pe3_cfg4,
    },
    { /* 1125 : INDEX_DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x488, DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_HEIGHT_LEN, DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_HEIGHT_MASK, DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_HEIGHT", 
      Read_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_HEIGHT,
      Write_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_HEIGHT,
    },
    { /* 1126 : INDEX_DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x488, DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_CHANNEL_LEN, DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_CHANNEL_MASK, DX_M1_NPU1_PE3_CFG4_PE3_FEATURE_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG4.PE3_FEATURE_CHANNEL", 
      Read_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_CHANNEL,
      Write_Dx_m1_npu1_Pe3_cfg4_PE3_FEATURE_CHANNEL,
    },
    { /* 1127 : INDEX_DX_M1_NPU1_PE3_CFG5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG5", 
      Read_Dx_m1_npu1_Pe3_cfg5,
      Write_Dx_m1_npu1_Pe3_cfg5,
    },
    { /* 1128 : INDEX_DX_M1_NPU1_PE3_CFG5_PE3_FILTER_NUMBER */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48c, DX_M1_NPU1_PE3_CFG5_PE3_FILTER_NUMBER_LEN, DX_M1_NPU1_PE3_CFG5_PE3_FILTER_NUMBER_MASK, DX_M1_NPU1_PE3_CFG5_PE3_FILTER_NUMBER_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG5.PE3_FILTER_NUMBER", 
      Read_Dx_m1_npu1_Pe3_cfg5_PE3_FILTER_NUMBER,
      Write_Dx_m1_npu1_Pe3_cfg5_PE3_FILTER_NUMBER,
    },
    { /* 1129 : INDEX_DX_M1_NPU1_PE3_CFG5_PE3_FEATURE_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48c, DX_M1_NPU1_PE3_CFG5_PE3_FEATURE_WIDTH_LEN, DX_M1_NPU1_PE3_CFG5_PE3_FEATURE_WIDTH_MASK, DX_M1_NPU1_PE3_CFG5_PE3_FEATURE_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG5.PE3_FEATURE_WIDTH", 
      Read_Dx_m1_npu1_Pe3_cfg5_PE3_FEATURE_WIDTH,
      Write_Dx_m1_npu1_Pe3_cfg5_PE3_FEATURE_WIDTH,
    },
    { /* 1130 : INDEX_DX_M1_NPU1_PE3_CFG6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x490, 32, 0xffffffff, 0x0, -1, true, true, false, true,
      "DX_M1_NPU1.PE3_CFG6", 
      Read_Dx_m1_npu1_Pe3_cfg6,
      Write_Dx_m1_npu1_Pe3_cfg6,
    },
    { /* 1131 : INDEX_DX_M1_NPU1_PE3_CFG6_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x490, DX_M1_NPU1_PE3_CFG6_RESERVED0_LEN, DX_M1_NPU1_PE3_CFG6_RESERVED0_MASK, DX_M1_NPU1_PE3_CFG6_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG6.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_cfg6_RESERVED0,
      Write_Dx_m1_npu1_Pe3_cfg6_RESERVED0,
    },
    { /* 1132 : INDEX_DX_M1_NPU1_PE3_CFG6_PE3_FILTER_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x490, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_WIDTH_LEN, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_WIDTH_MASK, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG6.PE3_FILTER_WIDTH", 
      Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_WIDTH,
      Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_WIDTH,
    },
    { /* 1133 : INDEX_DX_M1_NPU1_PE3_CFG6_PE3_FILTER_HEIGHT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x490, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_HEIGHT_LEN, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_HEIGHT_MASK, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_HEIGHT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG6.PE3_FILTER_HEIGHT", 
      Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_HEIGHT,
      Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_HEIGHT,
    },
    { /* 1134 : INDEX_DX_M1_NPU1_PE3_CFG6_PE3_FILTER_CHANNEL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x490, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_CHANNEL_LEN, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_CHANNEL_MASK, DX_M1_NPU1_PE3_CFG6_PE3_FILTER_CHANNEL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG6.PE3_FILTER_CHANNEL", 
      Read_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_CHANNEL,
      Write_Dx_m1_npu1_Pe3_cfg6_PE3_FILTER_CHANNEL,
    },
    { /* 1135 : INDEX_DX_M1_NPU1_PE3_CFG7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7", 
      Read_Dx_m1_npu1_Pe3_cfg7,
      Write_Dx_m1_npu1_Pe3_cfg7,
    },
    { /* 1136 : INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_TOP_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, DX_M1_NPU1_PE3_CFG7_PE3_PAD_TOP_SIZE_LEN, DX_M1_NPU1_PE3_CFG7_PE3_PAD_TOP_SIZE_MASK, DX_M1_NPU1_PE3_CFG7_PE3_PAD_TOP_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7.PE3_PAD_TOP_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_TOP_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_TOP_SIZE,
    },
    { /* 1137 : INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_BOTTOM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, DX_M1_NPU1_PE3_CFG7_PE3_PAD_BOTTOM_SIZE_LEN, DX_M1_NPU1_PE3_CFG7_PE3_PAD_BOTTOM_SIZE_MASK, DX_M1_NPU1_PE3_CFG7_PE3_PAD_BOTTOM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7.PE3_PAD_BOTTOM_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_BOTTOM_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_BOTTOM_SIZE,
    },
    { /* 1138 : INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_LEFT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, DX_M1_NPU1_PE3_CFG7_PE3_PAD_LEFT_SIZE_LEN, DX_M1_NPU1_PE3_CFG7_PE3_PAD_LEFT_SIZE_MASK, DX_M1_NPU1_PE3_CFG7_PE3_PAD_LEFT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7.PE3_PAD_LEFT_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_LEFT_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_LEFT_SIZE,
    },
    { /* 1139 : INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_RIGHT_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, DX_M1_NPU1_PE3_CFG7_PE3_PAD_RIGHT_SIZE_LEN, DX_M1_NPU1_PE3_CFG7_PE3_PAD_RIGHT_SIZE_MASK, DX_M1_NPU1_PE3_CFG7_PE3_PAD_RIGHT_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7.PE3_PAD_RIGHT_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_RIGHT_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_RIGHT_SIZE,
    },
    { /* 1140 : INDEX_DX_M1_NPU1_PE3_CFG7_PE3_PAD_VALUE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, DX_M1_NPU1_PE3_CFG7_PE3_PAD_VALUE_LEN, DX_M1_NPU1_PE3_CFG7_PE3_PAD_VALUE_MASK, DX_M1_NPU1_PE3_CFG7_PE3_PAD_VALUE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7.PE3_PAD_VALUE", 
      Read_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_VALUE,
      Write_Dx_m1_npu1_Pe3_cfg7_PE3_PAD_VALUE,
    },
    { /* 1141 : INDEX_DX_M1_NPU1_PE3_CFG8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x498, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG8", 
      Read_Dx_m1_npu1_Pe3_cfg8,
      Write_Dx_m1_npu1_Pe3_cfg8,
    },
    { /* 1142 : INDEX_DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x498, DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_X_LEN, DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_X_MASK, DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_X", 
      Read_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_X,
      Write_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_X,
    },
    { /* 1143 : INDEX_DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x498, DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_Y_LEN, DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_Y_MASK, DX_M1_NPU1_PE3_CFG8_PE3_STRIDE_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG8.PE3_STRIDE_Y", 
      Read_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_Y,
      Write_Dx_m1_npu1_Pe3_cfg8_PE3_STRIDE_Y,
    },
    { /* 1144 : INDEX_DX_M1_NPU1_PE3_CFG8_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x498, DX_M1_NPU1_PE3_CFG8_RESERVED0_LEN, DX_M1_NPU1_PE3_CFG8_RESERVED0_MASK, DX_M1_NPU1_PE3_CFG8_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG8.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_cfg8_RESERVED0,
      Write_Dx_m1_npu1_Pe3_cfg8_RESERVED0,
    },
    { /* 1145 : INDEX_DX_M1_NPU1_PE3_CFG8_PE3_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x498, DX_M1_NPU1_PE3_CFG8_PE3_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE3_CFG8_PE3_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE3_CFG8_PE3_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG8.PE3_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe3_cfg8_PE3_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe3_cfg8_PE3_CHANNEL_OFFSET,
    },
    { /* 1146 : INDEX_DX_M1_NPU1_PE3_CFG9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x49c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG9", 
      Read_Dx_m1_npu1_Pe3_cfg9,
      Write_Dx_m1_npu1_Pe3_cfg9,
    },
    { /* 1147 : INDEX_DX_M1_NPU1_PE3_CFG9_PE3_ELEM_CHANNEL_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x49c, DX_M1_NPU1_PE3_CFG9_PE3_ELEM_CHANNEL_OFFSET_LEN, DX_M1_NPU1_PE3_CFG9_PE3_ELEM_CHANNEL_OFFSET_MASK, DX_M1_NPU1_PE3_CFG9_PE3_ELEM_CHANNEL_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG9.PE3_ELEM_CHANNEL_OFFSET", 
      Read_Dx_m1_npu1_Pe3_cfg9_PE3_ELEM_CHANNEL_OFFSET,
      Write_Dx_m1_npu1_Pe3_cfg9_PE3_ELEM_CHANNEL_OFFSET,
    },
    { /* 1148 : INDEX_DX_M1_NPU1_PE3_CFG9_PE3_DILATION_X */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x49c, DX_M1_NPU1_PE3_CFG9_PE3_DILATION_X_LEN, DX_M1_NPU1_PE3_CFG9_PE3_DILATION_X_MASK, DX_M1_NPU1_PE3_CFG9_PE3_DILATION_X_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG9.PE3_DILATION_X", 
      Read_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_X,
      Write_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_X,
    },
    { /* 1149 : INDEX_DX_M1_NPU1_PE3_CFG9_PE3_DILATION_Y */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x49c, DX_M1_NPU1_PE3_CFG9_PE3_DILATION_Y_LEN, DX_M1_NPU1_PE3_CFG9_PE3_DILATION_Y_MASK, DX_M1_NPU1_PE3_CFG9_PE3_DILATION_Y_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG9.PE3_DILATION_Y", 
      Read_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_Y,
      Write_Dx_m1_npu1_Pe3_cfg9_PE3_DILATION_Y,
    },
    { /* 1150 : INDEX_DX_M1_NPU1_PE3_CFG9_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x49c, DX_M1_NPU1_PE3_CFG9_RESERVED0_LEN, DX_M1_NPU1_PE3_CFG9_RESERVED0_MASK, DX_M1_NPU1_PE3_CFG9_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG9.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_cfg9_RESERVED0,
      Write_Dx_m1_npu1_Pe3_cfg9_RESERVED0,
    },
    { /* 1151 : INDEX_DX_M1_NPU1_PE3_CFG10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG10", 
      Read_Dx_m1_npu1_Pe3_cfg10,
      Write_Dx_m1_npu1_Pe3_cfg10,
    },
    { /* 1152 : INDEX_DX_M1_NPU1_PE3_CFG10_PE3_READ_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a0, DX_M1_NPU1_PE3_CFG10_PE3_READ_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG10_PE3_READ_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG10_PE3_READ_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG10.PE3_READ_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg10_PE3_READ_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg10_PE3_READ_FEATURE_BASE_ADDR,
    },
    { /* 1153 : INDEX_DX_M1_NPU1_PE3_CFG11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG11", 
      Read_Dx_m1_npu1_Pe3_cfg11,
      Write_Dx_m1_npu1_Pe3_cfg11,
    },
    { /* 1154 : INDEX_DX_M1_NPU1_PE3_CFG11_PE3_WRITE_FEATURE_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a4, DX_M1_NPU1_PE3_CFG11_PE3_WRITE_FEATURE_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG11_PE3_WRITE_FEATURE_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG11_PE3_WRITE_FEATURE_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG11.PE3_WRITE_FEATURE_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg11_PE3_WRITE_FEATURE_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg11_PE3_WRITE_FEATURE_BASE_ADDR,
    },
    { /* 1155 : INDEX_DX_M1_NPU1_PE3_CFG12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG12", 
      Read_Dx_m1_npu1_Pe3_cfg12,
      Write_Dx_m1_npu1_Pe3_cfg12,
    },
    { /* 1156 : INDEX_DX_M1_NPU1_PE3_CFG12_PE3_READ_WEIGHT_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a8, DX_M1_NPU1_PE3_CFG12_PE3_READ_WEIGHT_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG12_PE3_READ_WEIGHT_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG12_PE3_READ_WEIGHT_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG12.PE3_READ_WEIGHT_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg12_PE3_READ_WEIGHT_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg12_PE3_READ_WEIGHT_BASE_ADDR,
    },
    { /* 1157 : INDEX_DX_M1_NPU1_PE3_CFG13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ac, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG13", 
      Read_Dx_m1_npu1_Pe3_cfg13,
      Write_Dx_m1_npu1_Pe3_cfg13,
    },
    { /* 1158 : INDEX_DX_M1_NPU1_PE3_CFG13_PE3_ELEM_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ac, DX_M1_NPU1_PE3_CFG13_PE3_ELEM_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG13_PE3_ELEM_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG13_PE3_ELEM_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG13.PE3_ELEM_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg13_PE3_ELEM_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg13_PE3_ELEM_READ_BASE_ADDR,
    },
    { /* 1159 : INDEX_DX_M1_NPU1_PE3_CFG14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG14", 
      Read_Dx_m1_npu1_Pe3_cfg14,
      Write_Dx_m1_npu1_Pe3_cfg14,
    },
    { /* 1160 : INDEX_DX_M1_NPU1_PE3_CFG14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b0, DX_M1_NPU1_PE3_CFG14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG14.PE3_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg14_PE3_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 1161 : INDEX_DX_M1_NPU1_PE3_CFG15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG15", 
      Read_Dx_m1_npu1_Pe3_cfg15,
      Write_Dx_m1_npu1_Pe3_cfg15,
    },
    { /* 1162 : INDEX_DX_M1_NPU1_PE3_CFG15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b4, DX_M1_NPU1_PE3_CFG15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG15.PE3_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg15_PE3_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 1163 : INDEX_DX_M1_NPU1_PE3_CFG16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG16", 
      Read_Dx_m1_npu1_Pe3_cfg16,
      Write_Dx_m1_npu1_Pe3_cfg16,
    },
    { /* 1164 : INDEX_DX_M1_NPU1_PE3_CFG16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b8, DX_M1_NPU1_PE3_CFG16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG16.PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg16_PE3_SKIP_MUL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 1165 : INDEX_DX_M1_NPU1_PE3_CFG17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4bc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG17", 
      Read_Dx_m1_npu1_Pe3_cfg17,
      Write_Dx_m1_npu1_Pe3_cfg17,
    },
    { /* 1166 : INDEX_DX_M1_NPU1_PE3_CFG17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4bc, DX_M1_NPU1_PE3_CFG17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG17.PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg17_PE3_SKIP_ADD_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 1167 : INDEX_DX_M1_NPU1_PE3_CFG18 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG18", 
      Read_Dx_m1_npu1_Pe3_cfg18,
      Write_Dx_m1_npu1_Pe3_cfg18,
    },
    { /* 1168 : INDEX_DX_M1_NPU1_PE3_CFG18_PE3_SE_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c0, DX_M1_NPU1_PE3_CFG18_PE3_SE_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG18_PE3_SE_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG18_PE3_SE_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG18.PE3_SE_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg18_PE3_SE_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg18_PE3_SE_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 1169 : INDEX_DX_M1_NPU1_PE3_CFG19 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG19", 
      Read_Dx_m1_npu1_Pe3_cfg19,
      Write_Dx_m1_npu1_Pe3_cfg19,
    },
    { /* 1170 : INDEX_DX_M1_NPU1_PE3_CFG19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c4, DX_M1_NPU1_PE3_CFG19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG19.PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg19_PE3_GENERAL_ADDR_GEN_READ_BASE_ADDR,
    },
    { /* 1171 : INDEX_DX_M1_NPU1_PE3_CFG20 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG20", 
      Read_Dx_m1_npu1_Pe3_cfg20,
      Write_Dx_m1_npu1_Pe3_cfg20,
    },
    { /* 1172 : INDEX_DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_MODE1_LINE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c8, DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_MODE1_LINE_SIZE_LEN, DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_MODE1_LINE_SIZE_MASK, DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_MODE1_LINE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_MODE1_LINE_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_MODE1_LINE_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_MODE1_LINE_SIZE,
    },
    { /* 1173 : INDEX_DX_M1_NPU1_PE3_CFG20_PE3_IMG2COL_LINE_OFFSET */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c8, DX_M1_NPU1_PE3_CFG20_PE3_IMG2COL_LINE_OFFSET_LEN, DX_M1_NPU1_PE3_CFG20_PE3_IMG2COL_LINE_OFFSET_MASK, DX_M1_NPU1_PE3_CFG20_PE3_IMG2COL_LINE_OFFSET_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG20.PE3_IMG2COL_LINE_OFFSET", 
      Read_Dx_m1_npu1_Pe3_cfg20_PE3_IMG2COL_LINE_OFFSET,
      Write_Dx_m1_npu1_Pe3_cfg20_PE3_IMG2COL_LINE_OFFSET,
    },
    { /* 1174 : INDEX_DX_M1_NPU1_PE3_CFG20_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c8, DX_M1_NPU1_PE3_CFG20_RESERVED0_LEN, DX_M1_NPU1_PE3_CFG20_RESERVED0_MASK, DX_M1_NPU1_PE3_CFG20_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG20.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_cfg20_RESERVED0,
      Write_Dx_m1_npu1_Pe3_cfg20_RESERVED0,
    },
    { /* 1175 : INDEX_DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_GEN_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c8, DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_GEN_MODE_LEN, DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_GEN_MODE_MASK, DX_M1_NPU1_PE3_CFG20_PE3_WF_ADDR_GEN_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG20.PE3_WF_ADDR_GEN_MODE", 
      Read_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_GEN_MODE,
      Write_Dx_m1_npu1_Pe3_cfg20_PE3_WF_ADDR_GEN_MODE,
    },
    { /* 1176 : INDEX_DX_M1_NPU1_PE3_CFG21 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4cc, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG21", 
      Read_Dx_m1_npu1_Pe3_cfg21,
      Write_Dx_m1_npu1_Pe3_cfg21,
    },
    { /* 1177 : INDEX_DX_M1_NPU1_PE3_CFG21_PE3_WF_ADDR_MODE1_LINE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4cc, DX_M1_NPU1_PE3_CFG21_PE3_WF_ADDR_MODE1_LINE_STRIDE_LEN, DX_M1_NPU1_PE3_CFG21_PE3_WF_ADDR_MODE1_LINE_STRIDE_MASK, DX_M1_NPU1_PE3_CFG21_PE3_WF_ADDR_MODE1_LINE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG21.PE3_WF_ADDR_MODE1_LINE_STRIDE", 
      Read_Dx_m1_npu1_Pe3_cfg21_PE3_WF_ADDR_MODE1_LINE_STRIDE,
      Write_Dx_m1_npu1_Pe3_cfg21_PE3_WF_ADDR_MODE1_LINE_STRIDE,
    },
    { /* 1178 : INDEX_DX_M1_NPU1_PE3_CFG22 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG22", 
      Read_Dx_m1_npu1_Pe3_cfg22,
      Write_Dx_m1_npu1_Pe3_cfg22,
    },
    { /* 1179 : INDEX_DX_M1_NPU1_PE3_CFG22_PE3_WF_ADDR_SURFACE_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d0, DX_M1_NPU1_PE3_CFG22_PE3_WF_ADDR_SURFACE_SIZE_LEN, DX_M1_NPU1_PE3_CFG22_PE3_WF_ADDR_SURFACE_SIZE_MASK, DX_M1_NPU1_PE3_CFG22_PE3_WF_ADDR_SURFACE_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG22.PE3_WF_ADDR_SURFACE_SIZE", 
      Read_Dx_m1_npu1_Pe3_cfg22_PE3_WF_ADDR_SURFACE_SIZE,
      Write_Dx_m1_npu1_Pe3_cfg22_PE3_WF_ADDR_SURFACE_SIZE,
    },
    { /* 1180 : INDEX_DX_M1_NPU1_PE3_CFG23 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG23", 
      Read_Dx_m1_npu1_Pe3_cfg23,
      Write_Dx_m1_npu1_Pe3_cfg23,
    },
    { /* 1181 : INDEX_DX_M1_NPU1_PE3_CFG23_PE3_WF_WRITE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d4, DX_M1_NPU1_PE3_CFG23_PE3_WF_WRITE_CNT_LEN, DX_M1_NPU1_PE3_CFG23_PE3_WF_WRITE_CNT_MASK, DX_M1_NPU1_PE3_CFG23_PE3_WF_WRITE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG23.PE3_WF_WRITE_CNT", 
      Read_Dx_m1_npu1_Pe3_cfg23_PE3_WF_WRITE_CNT,
      Write_Dx_m1_npu1_Pe3_cfg23_PE3_WF_WRITE_CNT,
    },
    { /* 1182 : INDEX_DX_M1_NPU1_PE3_CFG23_PE3_WF_ADDR_SURFACE_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d4, DX_M1_NPU1_PE3_CFG23_PE3_WF_ADDR_SURFACE_STRIDE_LEN, DX_M1_NPU1_PE3_CFG23_PE3_WF_ADDR_SURFACE_STRIDE_MASK, DX_M1_NPU1_PE3_CFG23_PE3_WF_ADDR_SURFACE_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG23.PE3_WF_ADDR_SURFACE_STRIDE", 
      Read_Dx_m1_npu1_Pe3_cfg23_PE3_WF_ADDR_SURFACE_STRIDE,
      Write_Dx_m1_npu1_Pe3_cfg23_PE3_WF_ADDR_SURFACE_STRIDE,
    },
    { /* 1183 : INDEX_DX_M1_NPU1_PE3_CFG24 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG24", 
      Read_Dx_m1_npu1_Pe3_cfg24,
      Write_Dx_m1_npu1_Pe3_cfg24,
    },
    { /* 1184 : INDEX_DX_M1_NPU1_PE3_CFG24_PE3_WF_SRC1_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d8, DX_M1_NPU1_PE3_CFG24_PE3_WF_SRC1_BASE_ADDR_LEN, DX_M1_NPU1_PE3_CFG24_PE3_WF_SRC1_BASE_ADDR_MASK, DX_M1_NPU1_PE3_CFG24_PE3_WF_SRC1_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG24.PE3_WF_SRC1_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_cfg24_PE3_WF_SRC1_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_cfg24_PE3_WF_SRC1_BASE_ADDR,
    },
    { /* 1185 : INDEX_DX_M1_NPU1_PE3_CFG25 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG25", 
      Read_Dx_m1_npu1_Pe3_cfg25,
      Write_Dx_m1_npu1_Pe3_cfg25,
    },
    { /* 1186 : INDEX_DX_M1_NPU1_PE3_CFG25_PE3_SFU_OUT_DATA_VALID_NUM */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, DX_M1_NPU1_PE3_CFG25_PE3_SFU_OUT_DATA_VALID_NUM_LEN, DX_M1_NPU1_PE3_CFG25_PE3_SFU_OUT_DATA_VALID_NUM_MASK, DX_M1_NPU1_PE3_CFG25_PE3_SFU_OUT_DATA_VALID_NUM_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG25.PE3_SFU_OUT_DATA_VALID_NUM", 
      Read_Dx_m1_npu1_Pe3_cfg25_PE3_SFU_OUT_DATA_VALID_NUM,
      Write_Dx_m1_npu1_Pe3_cfg25_PE3_SFU_OUT_DATA_VALID_NUM,
    },
    { /* 1187 : INDEX_DX_M1_NPU1_PE3_CFG25_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, DX_M1_NPU1_PE3_CFG25_RESERVED1_LEN, DX_M1_NPU1_PE3_CFG25_RESERVED1_MASK, DX_M1_NPU1_PE3_CFG25_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG25.RESERVED1", 
      Read_Dx_m1_npu1_Pe3_cfg25_RESERVED1,
      Write_Dx_m1_npu1_Pe3_cfg25_RESERVED1,
    },
    { /* 1188 : INDEX_DX_M1_NPU1_PE3_CFG25_PE3_ST_ADDR_GEN_SHIFT_LEN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, DX_M1_NPU1_PE3_CFG25_PE3_ST_ADDR_GEN_SHIFT_LEN_LEN, DX_M1_NPU1_PE3_CFG25_PE3_ST_ADDR_GEN_SHIFT_LEN_MASK, DX_M1_NPU1_PE3_CFG25_PE3_ST_ADDR_GEN_SHIFT_LEN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG25.PE3_ST_ADDR_GEN_SHIFT_LEN", 
      Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ADDR_GEN_SHIFT_LEN,
      Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ADDR_GEN_SHIFT_LEN,
    },
    { /* 1189 : INDEX_DX_M1_NPU1_PE3_CFG25_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, DX_M1_NPU1_PE3_CFG25_RESERVED0_LEN, DX_M1_NPU1_PE3_CFG25_RESERVED0_MASK, DX_M1_NPU1_PE3_CFG25_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG25.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_cfg25_RESERVED0,
      Write_Dx_m1_npu1_Pe3_cfg25_RESERVED0,
    },
    { /* 1190 : INDEX_DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_CNT */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_CNT_LEN, DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_CNT_MASK, DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_CNT_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_CNT", 
      Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_CNT,
      Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_CNT,
    },
    { /* 1191 : INDEX_DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_PERIOD */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_PERIOD_LEN, DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_PERIOD_MASK, DX_M1_NPU1_PE3_CFG25_PE3_ST_ACTIVE_PERIOD_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG25.PE3_ST_ACTIVE_PERIOD", 
      Read_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_PERIOD,
      Write_Dx_m1_npu1_Pe3_cfg25_PE3_ST_ACTIVE_PERIOD,
    },
    { /* 1192 : INDEX_DX_M1_NPU1_PE3_CFG26 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e0, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG26", 
      Read_Dx_m1_npu1_Pe3_cfg26,
      Write_Dx_m1_npu1_Pe3_cfg26,
    },
    { /* 1193 : INDEX_DX_M1_NPU1_PE3_CFG26_PE3_ST_ADDR_GEN_MUL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e0, DX_M1_NPU1_PE3_CFG26_PE3_ST_ADDR_GEN_MUL_LEN, DX_M1_NPU1_PE3_CFG26_PE3_ST_ADDR_GEN_MUL_MASK, DX_M1_NPU1_PE3_CFG26_PE3_ST_ADDR_GEN_MUL_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG26.PE3_ST_ADDR_GEN_MUL", 
      Read_Dx_m1_npu1_Pe3_cfg26_PE3_ST_ADDR_GEN_MUL,
      Write_Dx_m1_npu1_Pe3_cfg26_PE3_ST_ADDR_GEN_MUL,
    },
    { /* 1194 : INDEX_DX_M1_NPU1_PE3_CFG26_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e0, DX_M1_NPU1_PE3_CFG26_RESERVED0_LEN, DX_M1_NPU1_PE3_CFG26_RESERVED0_MASK, DX_M1_NPU1_PE3_CFG26_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_CFG26.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_cfg26_RESERVED0,
      Write_Dx_m1_npu1_Pe3_cfg26_RESERVED0,
    },
    { /* 1195 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0,
    },
    { /* 1196 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_IN_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_IN_BUFF_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_IN_BUFF_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_IN_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_IN_BUFF", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_IN_BUFF,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_IN_BUFF,
    },
    { /* 1197 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED3_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED3_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED3_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED3", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED3,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED3,
    },
    { /* 1198 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_WEIGHT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_WEIGHT_BUFF_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_WEIGHT_BUFF_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_WEIGHT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_WEIGHT_BUFF", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_WEIGHT_BUFF,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_WEIGHT_BUFF,
    },
    { /* 1199 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED2_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED2_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED2_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED2", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED2,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED2,
    },
    { /* 1200 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_OUT_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_OUT_BUFF_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_OUT_BUFF_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_OUT_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_OUT_BUFF", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_OUT_BUFF,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_OUT_BUFF,
    },
    { /* 1201 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED1,
    },
    { /* 1202 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_ELEM_BUFF */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_ELEM_BUFF_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_ELEM_BUFF_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_PE3_START_NO_ELEM_BUFF_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.PE3_START_NO_ELEM_BUFF", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_ELEM_BUFF,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_PE3_START_NO_ELEM_BUFF,
    },
    { /* 1203 : INDEX_DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE3_VMEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_VMEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0_RESERVED0,
    },
    { /* 1204 : INDEX_DX_M1_NPU1_PE3_DMA_CTRL */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl,
      Write_Dx_m1_npu1_Pe3_dma_ctrl,
    },
    { /* 1205 : INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_START_OP_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, DX_M1_NPU1_PE3_DMA_CTRL_PE3_START_OP_EN_LEN, DX_M1_NPU1_PE3_DMA_CTRL_PE3_START_OP_EN_MASK, DX_M1_NPU1_PE3_DMA_CTRL_PE3_START_OP_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_CTRL.PE3_START_OP_EN", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_START_OP_EN,
      Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_START_OP_EN,
    },
    { /* 1206 : INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_DMA_CTRL_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, DX_M1_NPU1_PE3_DMA_CTRL_PE3_DMA_CTRL_MODE_LEN, DX_M1_NPU1_PE3_DMA_CTRL_PE3_DMA_CTRL_MODE_MASK, DX_M1_NPU1_PE3_DMA_CTRL_PE3_DMA_CTRL_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_CTRL.PE3_DMA_CTRL_MODE", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_DMA_CTRL_MODE,
      Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_DMA_CTRL_MODE,
    },
    { /* 1207 : INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_BIT_WIDTH */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_BIT_WIDTH_LEN, DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_BIT_WIDTH_MASK, DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_BIT_WIDTH_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_BIT_WIDTH", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_BIT_WIDTH,
      Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_BIT_WIDTH,
    },
    { /* 1208 : INDEX_DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_DUMMY_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_DUMMY_MODE_LEN, DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_DUMMY_MODE_MASK, DX_M1_NPU1_PE3_DMA_CTRL_PE3_WEIGHT_DUMMY_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_CTRL.PE3_WEIGHT_DUMMY_MODE", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_DUMMY_MODE,
      Write_Dx_m1_npu1_Pe3_dma_ctrl_PE3_WEIGHT_DUMMY_MODE,
    },
    { /* 1209 : INDEX_DX_M1_NPU1_PE3_DMA_CTRL_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, DX_M1_NPU1_PE3_DMA_CTRL_RESERVED0_LEN, DX_M1_NPU1_PE3_DMA_CTRL_RESERVED0_MASK, DX_M1_NPU1_PE3_DMA_CTRL_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_DMA_CTRL.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl_RESERVED0,
      Write_Dx_m1_npu1_Pe3_dma_ctrl_RESERVED0,
    },
    { /* 1210 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0,
    },
    { /* 1211 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_SIZE_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_SIZE_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_SIZE", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_SIZE,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_SIZE,
    },
    { /* 1212 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_TIME_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_TIME_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_TIME", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_TIME,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_TIME,
    },
    { /* 1213 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_MODE_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_MODE_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_MODE", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_MODE,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_MODE,
    },
    { /* 1214 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_EN_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_EN_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_PE3_RD_ELEM_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0.PE3_RD_ELEM_EN", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_EN,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_PE3_RD_ELEM_EN,
    },
    { /* 1215 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0_RESERVED0,
    },
    { /* 1216 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f0, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg1,
    },
    { /* 1217 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG1_PE3_RD_ELEM_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f0, DX_M1_NPU1_PE3_DMA_ELEM_CFG1_PE3_RD_ELEM_STRIDE_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG1_PE3_RD_ELEM_STRIDE_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG1_PE3_RD_ELEM_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG1.PE3_RD_ELEM_STRIDE", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg1_PE3_RD_ELEM_STRIDE,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg1_PE3_RD_ELEM_STRIDE,
    },
    { /* 1218 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f4, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg2,
    },
    { /* 1219 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG2_PE3_RD_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f4, DX_M1_NPU1_PE3_DMA_ELEM_CFG2_PE3_RD_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG2_PE3_RD_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG2_PE3_RD_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG2.PE3_RD_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg2_PE3_RD_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg2_PE3_RD_ELEM_BASE_ADDR,
    },
    { /* 1220 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f8, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg3,
    },
    { /* 1221 : INDEX_DX_M1_NPU1_PE3_DMA_ELEM_CFG3_PE3_WT_ELEM_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f8, DX_M1_NPU1_PE3_DMA_ELEM_CFG3_PE3_WT_ELEM_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_ELEM_CFG3_PE3_WT_ELEM_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_ELEM_CFG3_PE3_WT_ELEM_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG3.PE3_WT_ELEM_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg3_PE3_WT_ELEM_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg3_PE3_WT_ELEM_BASE_ADDR,
    },
    { /* 1222 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4fc, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg0,
    },
    { /* 1223 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4fc, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_TIME_LEN, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_TIME_MASK, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_TIME", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_TIME,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_TIME,
    },
    { /* 1224 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4fc, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_MODE_LEN, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_MODE_MASK, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_MODE", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_MODE,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_MODE,
    },
    { /* 1225 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4fc, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_EN_LEN, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_EN_MASK, DX_M1_NPU1_PE3_DMA_W_CFG0_PE3_RD_W_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG0.PE3_RD_W_EN", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_EN,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg0_PE3_RD_W_EN,
    },
    { /* 1226 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4fc, DX_M1_NPU1_PE3_DMA_W_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE3_DMA_W_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE3_DMA_W_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg0_RESERVED0,
    },
    { /* 1227 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x500, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg1,
    },
    { /* 1228 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x500, DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_STRIDE_LEN, DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_STRIDE_MASK, DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_STRIDE", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_STRIDE,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_STRIDE,
    },
    { /* 1229 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x500, DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_SIZE_LEN, DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_SIZE_MASK, DX_M1_NPU1_PE3_DMA_W_CFG1_PE3_RD_W_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG1.PE3_RD_W_SIZE", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_SIZE,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg1_PE3_RD_W_SIZE,
    },
    { /* 1230 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x504, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg2,
    },
    { /* 1231 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG2_PE3_RD_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x504, DX_M1_NPU1_PE3_DMA_W_CFG2_PE3_RD_W_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_W_CFG2_PE3_RD_W_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_W_CFG2_PE3_RD_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG2.PE3_RD_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg2_PE3_RD_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg2_PE3_RD_W_BASE_ADDR,
    },
    { /* 1232 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x508, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg3,
    },
    { /* 1233 : INDEX_DX_M1_NPU1_PE3_DMA_W_CFG3_PE3_WT_W_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x508, DX_M1_NPU1_PE3_DMA_W_CFG3_PE3_WT_W_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_W_CFG3_PE3_WT_W_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_W_CFG3_PE3_WT_W_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG3.PE3_WT_W_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg3_PE3_WT_W_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg3_PE3_WT_W_BASE_ADDR,
    },
    { /* 1234 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0,
    },
    { /* 1235 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_SIZE_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_SIZE_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_SIZE", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_SIZE,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_SIZE,
    },
    { /* 1236 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_TIME_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_TIME_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_TIME", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_TIME,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_TIME,
    },
    { /* 1237 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_MODE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_MODE_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_MODE_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_MODE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_MODE", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_MODE,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_MODE,
    },
    { /* 1238 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_EN_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_EN_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG0_PE3_RD_INF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0.PE3_RD_INF_EN", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_EN,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_PE3_RD_INF_EN,
    },
    { /* 1239 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, DX_M1_NPU1_PE3_DMA_INF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0_RESERVED0,
    },
    { /* 1240 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x510, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg1,
    },
    { /* 1241 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG1_PE3_RD_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x510, DX_M1_NPU1_PE3_DMA_INF_CFG1_PE3_RD_INF_STRIDE_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG1_PE3_RD_INF_STRIDE_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG1_PE3_RD_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG1.PE3_RD_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg1_PE3_RD_INF_STRIDE,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg1_PE3_RD_INF_STRIDE,
    },
    { /* 1242 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x514, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg2,
    },
    { /* 1243 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG2_PE3_RD_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x514, DX_M1_NPU1_PE3_DMA_INF_CFG2_PE3_RD_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG2_PE3_RD_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG2_PE3_RD_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG2.PE3_RD_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg2_PE3_RD_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg2_PE3_RD_INF_BASE_ADDR,
    },
    { /* 1244 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x518, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg3,
    },
    { /* 1245 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG3_PE3_WT_INF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x518, DX_M1_NPU1_PE3_DMA_INF_CFG3_PE3_WT_INF_STRIDE_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG3_PE3_WT_INF_STRIDE_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG3_PE3_WT_INF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG3.PE3_WT_INF_STRIDE", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg3_PE3_WT_INF_STRIDE,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg3_PE3_WT_INF_STRIDE,
    },
    { /* 1246 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x51c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg4,
    },
    { /* 1247 : INDEX_DX_M1_NPU1_PE3_DMA_INF_CFG4_PE3_WT_INF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x51c, DX_M1_NPU1_PE3_DMA_INF_CFG4_PE3_WT_INF_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_INF_CFG4_PE3_WT_INF_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_INF_CFG4_PE3_WT_INF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG4.PE3_WT_INF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg4_PE3_WT_INF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg4_PE3_WT_INF_BASE_ADDR,
    },
    { /* 1248 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, 32, 0xffffffff, 0x0, -1, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0,
    },
    { /* 1249 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_SIZE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_SIZE_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_SIZE_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_SIZE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_SIZE", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_SIZE,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_SIZE,
    },
    { /* 1250 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_TIME */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_TIME_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_TIME_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_TIME_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_TIME", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_TIME,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_TIME,
    },
    { /* 1251 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED1_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED1_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED1_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED1", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED1,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED1,
    },
    { /* 1252 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_EN */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_EN_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_EN_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_PE3_WT_OUTF_EN_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0.PE3_WT_OUTF_EN", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_EN,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_PE3_WT_OUTF_EN,
    },
    { /* 1253 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED0_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED0_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG0_RESERVED0_OFFSET, 0x0, true, true, false, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0.RESERVED0", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED0,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0_RESERVED0,
    },
    { /* 1254 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x524, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg1,
    },
    { /* 1255 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG1_PE3_WT_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x524, DX_M1_NPU1_PE3_DMA_OUTF_CFG1_PE3_WT_OUTF_STRIDE_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG1_PE3_WT_OUTF_STRIDE_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG1_PE3_WT_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG1.PE3_WT_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg1_PE3_WT_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg1_PE3_WT_OUTF_STRIDE,
    },
    { /* 1256 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x528, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg2,
    },
    { /* 1257 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG2_PE3_WT_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x528, DX_M1_NPU1_PE3_DMA_OUTF_CFG2_PE3_WT_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG2_PE3_WT_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG2_PE3_WT_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG2.PE3_WT_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg2_PE3_WT_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg2_PE3_WT_OUTF_BASE_ADDR,
    },
    { /* 1258 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x52c, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg3,
    },
    { /* 1259 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG3_PE3_RD_OUTF_STRIDE */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x52c, DX_M1_NPU1_PE3_DMA_OUTF_CFG3_PE3_RD_OUTF_STRIDE_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG3_PE3_RD_OUTF_STRIDE_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG3_PE3_RD_OUTF_STRIDE_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG3.PE3_RD_OUTF_STRIDE", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg3_PE3_RD_OUTF_STRIDE,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg3_PE3_RD_OUTF_STRIDE,
    },
    { /* 1260 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x530, 32, 0xffffffff, 0x0, -1, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg4,
    },
    { /* 1261 : INDEX_DX_M1_NPU1_PE3_DMA_OUTF_CFG4_PE3_RD_OUTF_BASE_ADDR */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x530, DX_M1_NPU1_PE3_DMA_OUTF_CFG4_PE3_RD_OUTF_BASE_ADDR_LEN, DX_M1_NPU1_PE3_DMA_OUTF_CFG4_PE3_RD_OUTF_BASE_ADDR_MASK, DX_M1_NPU1_PE3_DMA_OUTF_CFG4_PE3_RD_OUTF_BASE_ADDR_OFFSET, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG4.PE3_RD_OUTF_BASE_ADDR", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg4_PE3_RD_OUTF_BASE_ADDR,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg4_PE3_RD_OUTF_BASE_ADDR,
    },
  },
};

vector<NpuReg> gNpuRmapRegs_DX_M1[2] = {

  [0] = {
    /* type, baseaddr, addr, len, mask, offset, reset_val, read, write, enable, name */
    { /* 0 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.DATA_CFG0", 
      Read_Dx_m1_npu0_Data_cfg0,
      Write_Dx_m1_npu0_Data_cfg0,
    },
    { /* 1 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.CTRL", 
      Read_Dx_m1_npu0_Ctrl,
      Write_Dx_m1_npu0_Ctrl,
    },
    { /* 2 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE0", 
      Read_Dx_m1_npu0_Reshape0,
      Write_Dx_m1_npu0_Reshape0,
    },
    { /* 3 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE1", 
      Read_Dx_m1_npu0_Reshape1,
      Write_Dx_m1_npu0_Reshape1,
    },
    { /* 4 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x10, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE2", 
      Read_Dx_m1_npu0_Reshape2,
      Write_Dx_m1_npu0_Reshape2,
    },
    { /* 5 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.RESHAPE3", 
      Read_Dx_m1_npu0_Reshape3,
      Write_Dx_m1_npu0_Reshape3,
    },
    { /* 6 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.MISC", 
      Read_Dx_m1_npu0_Misc,
      Write_Dx_m1_npu0_Misc,
    },
    { /* 7 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU0.PSEUDO", 
      Read_Dx_m1_npu0_Pseudo,
      Write_Dx_m1_npu0_Pseudo,
    },
    { /* 8 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CTRL0", 
      Read_Dx_m1_npu0_Sfu_ctrl0,
      Write_Dx_m1_npu0_Sfu_ctrl0,
    },
    { /* 9 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.SFU_CTRL1", 
      Read_Dx_m1_npu0_Sfu_ctrl1,
      Write_Dx_m1_npu0_Sfu_ctrl1,
    },
    { /* 10 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_POOL0", 
      Read_Dx_m1_npu0_Sfu_pool0,
      Write_Dx_m1_npu0_Sfu_pool0,
    },
    { /* 11 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CLIP_MAX", 
      Read_Dx_m1_npu0_Sfu_clip_max,
      Write_Dx_m1_npu0_Sfu_clip_max,
    },
    { /* 12 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x30, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_CLIP_MIN", 
      Read_Dx_m1_npu0_Sfu_clip_min,
      Write_Dx_m1_npu0_Sfu_clip_min,
    },
    { /* 13 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x34, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF0", 
      Read_Dx_m1_npu0_Sfu_coeff0,
      Write_Dx_m1_npu0_Sfu_coeff0,
    },
    { /* 14 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x38, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF1", 
      Read_Dx_m1_npu0_Sfu_coeff1,
      Write_Dx_m1_npu0_Sfu_coeff1,
    },
    { /* 15 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x3c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF2", 
      Read_Dx_m1_npu0_Sfu_coeff2,
      Write_Dx_m1_npu0_Sfu_coeff2,
    },
    { /* 16 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x40, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF3", 
      Read_Dx_m1_npu0_Sfu_coeff3,
      Write_Dx_m1_npu0_Sfu_coeff3,
    },
    { /* 17 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x44, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF4", 
      Read_Dx_m1_npu0_Sfu_coeff4,
      Write_Dx_m1_npu0_Sfu_coeff4,
    },
    { /* 18 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x48, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF5", 
      Read_Dx_m1_npu0_Sfu_coeff5,
      Write_Dx_m1_npu0_Sfu_coeff5,
    },
    { /* 19 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x4c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF6", 
      Read_Dx_m1_npu0_Sfu_coeff6,
      Write_Dx_m1_npu0_Sfu_coeff6,
    },
    { /* 20 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x50, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF7", 
      Read_Dx_m1_npu0_Sfu_coeff7,
      Write_Dx_m1_npu0_Sfu_coeff7,
    },
    { /* 21 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x54, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF8", 
      Read_Dx_m1_npu0_Sfu_coeff8,
      Write_Dx_m1_npu0_Sfu_coeff8,
    },
    { /* 22 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x58, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF9", 
      Read_Dx_m1_npu0_Sfu_coeff9,
      Write_Dx_m1_npu0_Sfu_coeff9,
    },
    { /* 23 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x5c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF10", 
      Read_Dx_m1_npu0_Sfu_coeff10,
      Write_Dx_m1_npu0_Sfu_coeff10,
    },
    { /* 24 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x60, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF11", 
      Read_Dx_m1_npu0_Sfu_coeff11,
      Write_Dx_m1_npu0_Sfu_coeff11,
    },
    { /* 25 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x64, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF12", 
      Read_Dx_m1_npu0_Sfu_coeff12,
      Write_Dx_m1_npu0_Sfu_coeff12,
    },
    { /* 26 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x68, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF13", 
      Read_Dx_m1_npu0_Sfu_coeff13,
      Write_Dx_m1_npu0_Sfu_coeff13,
    },
    { /* 27 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x6c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF14", 
      Read_Dx_m1_npu0_Sfu_coeff14,
      Write_Dx_m1_npu0_Sfu_coeff14,
    },
    { /* 28 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x70, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF15", 
      Read_Dx_m1_npu0_Sfu_coeff15,
      Write_Dx_m1_npu0_Sfu_coeff15,
    },
    { /* 29 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x74, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF16", 
      Read_Dx_m1_npu0_Sfu_coeff16,
      Write_Dx_m1_npu0_Sfu_coeff16,
    },
    { /* 30 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x78, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF17", 
      Read_Dx_m1_npu0_Sfu_coeff17,
      Write_Dx_m1_npu0_Sfu_coeff17,
    },
    { /* 31 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x7c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF18", 
      Read_Dx_m1_npu0_Sfu_coeff18,
      Write_Dx_m1_npu0_Sfu_coeff18,
    },
    { /* 32 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x80, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF19", 
      Read_Dx_m1_npu0_Sfu_coeff19,
      Write_Dx_m1_npu0_Sfu_coeff19,
    },
    { /* 33 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x84, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF20", 
      Read_Dx_m1_npu0_Sfu_coeff20,
      Write_Dx_m1_npu0_Sfu_coeff20,
    },
    { /* 34 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x88, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF21", 
      Read_Dx_m1_npu0_Sfu_coeff21,
      Write_Dx_m1_npu0_Sfu_coeff21,
    },
    { /* 35 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x8c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF22", 
      Read_Dx_m1_npu0_Sfu_coeff22,
      Write_Dx_m1_npu0_Sfu_coeff22,
    },
    { /* 36 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x90, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF23", 
      Read_Dx_m1_npu0_Sfu_coeff23,
      Write_Dx_m1_npu0_Sfu_coeff23,
    },
    { /* 37 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x94, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF24", 
      Read_Dx_m1_npu0_Sfu_coeff24,
      Write_Dx_m1_npu0_Sfu_coeff24,
    },
    { /* 38 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x98, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF25", 
      Read_Dx_m1_npu0_Sfu_coeff25,
      Write_Dx_m1_npu0_Sfu_coeff25,
    },
    { /* 39 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x9c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF26", 
      Read_Dx_m1_npu0_Sfu_coeff26,
      Write_Dx_m1_npu0_Sfu_coeff26,
    },
    { /* 40 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF27", 
      Read_Dx_m1_npu0_Sfu_coeff27,
      Write_Dx_m1_npu0_Sfu_coeff27,
    },
    { /* 41 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF28", 
      Read_Dx_m1_npu0_Sfu_coeff28,
      Write_Dx_m1_npu0_Sfu_coeff28,
    },
    { /* 42 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xa8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF29", 
      Read_Dx_m1_npu0_Sfu_coeff29,
      Write_Dx_m1_npu0_Sfu_coeff29,
    },
    { /* 43 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xac, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF30", 
      Read_Dx_m1_npu0_Sfu_coeff30,
      Write_Dx_m1_npu0_Sfu_coeff30,
    },
    { /* 44 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF31", 
      Read_Dx_m1_npu0_Sfu_coeff31,
      Write_Dx_m1_npu0_Sfu_coeff31,
    },
    { /* 45 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF32", 
      Read_Dx_m1_npu0_Sfu_coeff32,
      Write_Dx_m1_npu0_Sfu_coeff32,
    },
    { /* 46 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xb8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF33", 
      Read_Dx_m1_npu0_Sfu_coeff33,
      Write_Dx_m1_npu0_Sfu_coeff33,
    },
    { /* 47 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xbc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF34", 
      Read_Dx_m1_npu0_Sfu_coeff34,
      Write_Dx_m1_npu0_Sfu_coeff34,
    },
    { /* 48 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF35", 
      Read_Dx_m1_npu0_Sfu_coeff35,
      Write_Dx_m1_npu0_Sfu_coeff35,
    },
    { /* 49 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF36", 
      Read_Dx_m1_npu0_Sfu_coeff36,
      Write_Dx_m1_npu0_Sfu_coeff36,
    },
    { /* 50 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xc8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF37", 
      Read_Dx_m1_npu0_Sfu_coeff37,
      Write_Dx_m1_npu0_Sfu_coeff37,
    },
    { /* 51 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xcc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF38", 
      Read_Dx_m1_npu0_Sfu_coeff38,
      Write_Dx_m1_npu0_Sfu_coeff38,
    },
    { /* 52 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF39", 
      Read_Dx_m1_npu0_Sfu_coeff39,
      Write_Dx_m1_npu0_Sfu_coeff39,
    },
    { /* 53 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF40", 
      Read_Dx_m1_npu0_Sfu_coeff40,
      Write_Dx_m1_npu0_Sfu_coeff40,
    },
    { /* 54 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xd8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF41", 
      Read_Dx_m1_npu0_Sfu_coeff41,
      Write_Dx_m1_npu0_Sfu_coeff41,
    },
    { /* 55 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xdc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF42", 
      Read_Dx_m1_npu0_Sfu_coeff42,
      Write_Dx_m1_npu0_Sfu_coeff42,
    },
    { /* 56 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF43", 
      Read_Dx_m1_npu0_Sfu_coeff43,
      Write_Dx_m1_npu0_Sfu_coeff43,
    },
    { /* 57 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF44", 
      Read_Dx_m1_npu0_Sfu_coeff44,
      Write_Dx_m1_npu0_Sfu_coeff44,
    },
    { /* 58 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xe8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF45", 
      Read_Dx_m1_npu0_Sfu_coeff45,
      Write_Dx_m1_npu0_Sfu_coeff45,
    },
    { /* 59 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xec, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF46", 
      Read_Dx_m1_npu0_Sfu_coeff46,
      Write_Dx_m1_npu0_Sfu_coeff46,
    },
    { /* 60 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF47", 
      Read_Dx_m1_npu0_Sfu_coeff47,
      Write_Dx_m1_npu0_Sfu_coeff47,
    },
    { /* 61 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF48", 
      Read_Dx_m1_npu0_Sfu_coeff48,
      Write_Dx_m1_npu0_Sfu_coeff48,
    },
    { /* 62 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xf8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF49", 
      Read_Dx_m1_npu0_Sfu_coeff49,
      Write_Dx_m1_npu0_Sfu_coeff49,
    },
    { /* 63 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0xfc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF50", 
      Read_Dx_m1_npu0_Sfu_coeff50,
      Write_Dx_m1_npu0_Sfu_coeff50,
    },
    { /* 64 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x100, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF51", 
      Read_Dx_m1_npu0_Sfu_coeff51,
      Write_Dx_m1_npu0_Sfu_coeff51,
    },
    { /* 65 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x104, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF52", 
      Read_Dx_m1_npu0_Sfu_coeff52,
      Write_Dx_m1_npu0_Sfu_coeff52,
    },
    { /* 66 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x108, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF53", 
      Read_Dx_m1_npu0_Sfu_coeff53,
      Write_Dx_m1_npu0_Sfu_coeff53,
    },
    { /* 67 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x10c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF54", 
      Read_Dx_m1_npu0_Sfu_coeff54,
      Write_Dx_m1_npu0_Sfu_coeff54,
    },
    { /* 68 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x110, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.SFU_COEFF55", 
      Read_Dx_m1_npu0_Sfu_coeff55,
      Write_Dx_m1_npu0_Sfu_coeff55,
    },
    { /* 69 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x114, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU0.PE0_IP0", 
      Read_Dx_m1_npu0_Pe0_ip0,
      Write_Dx_m1_npu0_Pe0_ip0,
    },
    { /* 70 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x118, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP1", 
      Read_Dx_m1_npu0_Pe0_ip1,
      Write_Dx_m1_npu0_Pe0_ip1,
    },
    { /* 71 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x11c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP2", 
      Read_Dx_m1_npu0_Pe0_ip2,
      Write_Dx_m1_npu0_Pe0_ip2,
    },
    { /* 72 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x120, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP3", 
      Read_Dx_m1_npu0_Pe0_ip3,
      Write_Dx_m1_npu0_Pe0_ip3,
    },
    { /* 73 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x124, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_IP4", 
      Read_Dx_m1_npu0_Pe0_ip4,
      Write_Dx_m1_npu0_Pe0_ip4,
    },
    { /* 74 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x128, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN0", 
      Read_Dx_m1_npu0_Pe0_addr_gen0,
      Write_Dx_m1_npu0_Pe0_addr_gen0,
    },
    { /* 75 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x12c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_ADDR_GEN1", 
      Read_Dx_m1_npu0_Pe0_addr_gen1,
      Write_Dx_m1_npu0_Pe0_addr_gen1,
    },
    { /* 76 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x130, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN2", 
      Read_Dx_m1_npu0_Pe0_addr_gen2,
      Write_Dx_m1_npu0_Pe0_addr_gen2,
    },
    { /* 77 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x134, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_ADDR_GEN3", 
      Read_Dx_m1_npu0_Pe0_addr_gen3,
      Write_Dx_m1_npu0_Pe0_addr_gen3,
    },
    { /* 78 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x138, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_CTRL", 
      Read_Dx_m1_npu0_Pe0_ctrl,
      Write_Dx_m1_npu0_Pe0_ctrl,
    },
    { /* 79 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x13c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG0", 
      Read_Dx_m1_npu0_Pe0_cfg0,
      Write_Dx_m1_npu0_Pe0_cfg0,
    },
    { /* 80 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x140, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG1", 
      Read_Dx_m1_npu0_Pe0_cfg1,
      Write_Dx_m1_npu0_Pe0_cfg1,
    },
    { /* 81 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x144, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG2", 
      Read_Dx_m1_npu0_Pe0_cfg2,
      Write_Dx_m1_npu0_Pe0_cfg2,
    },
    { /* 82 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x148, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG3", 
      Read_Dx_m1_npu0_Pe0_cfg3,
      Write_Dx_m1_npu0_Pe0_cfg3,
    },
    { /* 83 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x14c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG4", 
      Read_Dx_m1_npu0_Pe0_cfg4,
      Write_Dx_m1_npu0_Pe0_cfg4,
    },
    { /* 84 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x150, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG5", 
      Read_Dx_m1_npu0_Pe0_cfg5,
      Write_Dx_m1_npu0_Pe0_cfg5,
    },
    { /* 85 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x154, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU0.PE0_CFG6", 
      Read_Dx_m1_npu0_Pe0_cfg6,
      Write_Dx_m1_npu0_Pe0_cfg6,
    },
    { /* 86 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x158, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG7", 
      Read_Dx_m1_npu0_Pe0_cfg7,
      Write_Dx_m1_npu0_Pe0_cfg7,
    },
    { /* 87 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x15c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG8", 
      Read_Dx_m1_npu0_Pe0_cfg8,
      Write_Dx_m1_npu0_Pe0_cfg8,
    },
    { /* 88 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x160, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG9", 
      Read_Dx_m1_npu0_Pe0_cfg9,
      Write_Dx_m1_npu0_Pe0_cfg9,
    },
    { /* 89 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x164, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG10", 
      Read_Dx_m1_npu0_Pe0_cfg10,
      Write_Dx_m1_npu0_Pe0_cfg10,
    },
    { /* 90 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x168, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG11", 
      Read_Dx_m1_npu0_Pe0_cfg11,
      Write_Dx_m1_npu0_Pe0_cfg11,
    },
    { /* 91 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x16c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG12", 
      Read_Dx_m1_npu0_Pe0_cfg12,
      Write_Dx_m1_npu0_Pe0_cfg12,
    },
    { /* 92 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x170, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG13", 
      Read_Dx_m1_npu0_Pe0_cfg13,
      Write_Dx_m1_npu0_Pe0_cfg13,
    },
    { /* 93 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x174, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG14", 
      Read_Dx_m1_npu0_Pe0_cfg14,
      Write_Dx_m1_npu0_Pe0_cfg14,
    },
    { /* 94 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x178, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG15", 
      Read_Dx_m1_npu0_Pe0_cfg15,
      Write_Dx_m1_npu0_Pe0_cfg15,
    },
    { /* 95 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x17c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG16", 
      Read_Dx_m1_npu0_Pe0_cfg16,
      Write_Dx_m1_npu0_Pe0_cfg16,
    },
    { /* 96 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x180, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG17", 
      Read_Dx_m1_npu0_Pe0_cfg17,
      Write_Dx_m1_npu0_Pe0_cfg17,
    },
    { /* 97 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x184, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG18", 
      Read_Dx_m1_npu0_Pe0_cfg18,
      Write_Dx_m1_npu0_Pe0_cfg18,
    },
    { /* 98 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x188, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG19", 
      Read_Dx_m1_npu0_Pe0_cfg19,
      Write_Dx_m1_npu0_Pe0_cfg19,
    },
    { /* 99 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x18c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG20", 
      Read_Dx_m1_npu0_Pe0_cfg20,
      Write_Dx_m1_npu0_Pe0_cfg20,
    },
    { /* 100 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x190, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG21", 
      Read_Dx_m1_npu0_Pe0_cfg21,
      Write_Dx_m1_npu0_Pe0_cfg21,
    },
    { /* 101 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x194, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG22", 
      Read_Dx_m1_npu0_Pe0_cfg22,
      Write_Dx_m1_npu0_Pe0_cfg22,
    },
    { /* 102 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x198, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG23", 
      Read_Dx_m1_npu0_Pe0_cfg23,
      Write_Dx_m1_npu0_Pe0_cfg23,
    },
    { /* 103 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x19c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_CFG24", 
      Read_Dx_m1_npu0_Pe0_cfg24,
      Write_Dx_m1_npu0_Pe0_cfg24,
    },
    { /* 104 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG25", 
      Read_Dx_m1_npu0_Pe0_cfg25,
      Write_Dx_m1_npu0_Pe0_cfg25,
    },
    { /* 105 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_CFG26", 
      Read_Dx_m1_npu0_Pe0_cfg26,
      Write_Dx_m1_npu0_Pe0_cfg26,
    },
    { /* 106 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1a8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_VMEM_CFG0", 
      Read_Dx_m1_npu0_Pe0_vmem_cfg0,
      Write_Dx_m1_npu0_Pe0_vmem_cfg0,
    },
    { /* 107 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ac, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_CTRL", 
      Read_Dx_m1_npu0_Pe0_dma_ctrl,
      Write_Dx_m1_npu0_Pe0_dma_ctrl,
    },
    { /* 108 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg0,
    },
    { /* 109 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg1,
    },
    { /* 110 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1b8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg2,
    },
    { /* 111 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1bc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_elem_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_elem_cfg3,
    },
    { /* 112 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_W_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg0,
    },
    { /* 113 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg1,
    },
    { /* 114 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1c8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg2,
    },
    { /* 115 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1cc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_W_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_w_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_w_cfg3,
    },
    { /* 116 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_INF_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg0,
    },
    { /* 117 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg1,
    },
    { /* 118 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1d8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg2,
    },
    { /* 119 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1dc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg3,
    },
    { /* 120 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_INF_CFG4", 
      Read_Dx_m1_npu0_Pe0_dma_inf_cfg4,
      Write_Dx_m1_npu0_Pe0_dma_inf_cfg4,
    },
    { /* 121 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg0,
    },
    { /* 122 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1e8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg1,
    },
    { /* 123 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1ec, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg2,
    },
    { /* 124 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg3,
    },
    { /* 125 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu0_Pe0_dma_outf_cfg4,
      Write_Dx_m1_npu0_Pe0_dma_outf_cfg4,
    },
    { /* 126 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1f8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_RF_CFG0", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg0,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg0,
    },
    { /* 127 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x1fc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG1", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg1,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg1,
    },
    { /* 128 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x200, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG2", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg2,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg2,
    },
    { /* 129 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x204, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG3", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg3,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg3,
    },
    { /* 130 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x208, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG4", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg4,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg4,
    },
    { /* 131 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x20c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG5", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg5,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg5,
    },
    { /* 132 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x210, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_RF_CFG6", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg6,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg6,
    },
    { /* 133 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x214, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG7", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg7,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg7,
    },
    { /* 134 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x218, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG8", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg8,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg8,
    },
    { /* 135 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x21c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG9", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg9,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg9,
    },
    { /* 136 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x220, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG10", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg10,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg10,
    },
    { /* 137 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x224, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG11", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg11,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg11,
    },
    { /* 138 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x228, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE0_DMA_RF_CFG12", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg12,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg12,
    },
    { /* 139 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x22c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG13", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg13,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg13,
    },
    { /* 140 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x230, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG14", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg14,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg14,
    },
    { /* 141 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x234, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG15", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg15,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg15,
    },
    { /* 142 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x238, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG16", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg16,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg16,
    },
    { /* 143 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x23c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE0_DMA_RF_CFG17", 
      Read_Dx_m1_npu0_Pe0_dma_rf_cfg17,
      Write_Dx_m1_npu0_Pe0_dma_rf_cfg17,
    },
    { /* 144 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x240, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU0.PE1_IP0", 
      Read_Dx_m1_npu0_Pe1_ip0,
      Write_Dx_m1_npu0_Pe1_ip0,
    },
    { /* 145 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x244, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP1", 
      Read_Dx_m1_npu0_Pe1_ip1,
      Write_Dx_m1_npu0_Pe1_ip1,
    },
    { /* 146 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x248, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP2", 
      Read_Dx_m1_npu0_Pe1_ip2,
      Write_Dx_m1_npu0_Pe1_ip2,
    },
    { /* 147 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x24c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP3", 
      Read_Dx_m1_npu0_Pe1_ip3,
      Write_Dx_m1_npu0_Pe1_ip3,
    },
    { /* 148 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x250, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_IP4", 
      Read_Dx_m1_npu0_Pe1_ip4,
      Write_Dx_m1_npu0_Pe1_ip4,
    },
    { /* 149 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x254, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN0", 
      Read_Dx_m1_npu0_Pe1_addr_gen0,
      Write_Dx_m1_npu0_Pe1_addr_gen0,
    },
    { /* 150 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x258, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_ADDR_GEN1", 
      Read_Dx_m1_npu0_Pe1_addr_gen1,
      Write_Dx_m1_npu0_Pe1_addr_gen1,
    },
    { /* 151 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x25c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN2", 
      Read_Dx_m1_npu0_Pe1_addr_gen2,
      Write_Dx_m1_npu0_Pe1_addr_gen2,
    },
    { /* 152 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x260, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_ADDR_GEN3", 
      Read_Dx_m1_npu0_Pe1_addr_gen3,
      Write_Dx_m1_npu0_Pe1_addr_gen3,
    },
    { /* 153 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x264, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_CTRL", 
      Read_Dx_m1_npu0_Pe1_ctrl,
      Write_Dx_m1_npu0_Pe1_ctrl,
    },
    { /* 154 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x268, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG0", 
      Read_Dx_m1_npu0_Pe1_cfg0,
      Write_Dx_m1_npu0_Pe1_cfg0,
    },
    { /* 155 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x26c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG1", 
      Read_Dx_m1_npu0_Pe1_cfg1,
      Write_Dx_m1_npu0_Pe1_cfg1,
    },
    { /* 156 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x270, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG2", 
      Read_Dx_m1_npu0_Pe1_cfg2,
      Write_Dx_m1_npu0_Pe1_cfg2,
    },
    { /* 157 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x274, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG3", 
      Read_Dx_m1_npu0_Pe1_cfg3,
      Write_Dx_m1_npu0_Pe1_cfg3,
    },
    { /* 158 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x278, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG4", 
      Read_Dx_m1_npu0_Pe1_cfg4,
      Write_Dx_m1_npu0_Pe1_cfg4,
    },
    { /* 159 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x27c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG5", 
      Read_Dx_m1_npu0_Pe1_cfg5,
      Write_Dx_m1_npu0_Pe1_cfg5,
    },
    { /* 160 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x280, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU0.PE1_CFG6", 
      Read_Dx_m1_npu0_Pe1_cfg6,
      Write_Dx_m1_npu0_Pe1_cfg6,
    },
    { /* 161 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x284, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG7", 
      Read_Dx_m1_npu0_Pe1_cfg7,
      Write_Dx_m1_npu0_Pe1_cfg7,
    },
    { /* 162 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x288, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG8", 
      Read_Dx_m1_npu0_Pe1_cfg8,
      Write_Dx_m1_npu0_Pe1_cfg8,
    },
    { /* 163 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x28c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG9", 
      Read_Dx_m1_npu0_Pe1_cfg9,
      Write_Dx_m1_npu0_Pe1_cfg9,
    },
    { /* 164 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x290, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG10", 
      Read_Dx_m1_npu0_Pe1_cfg10,
      Write_Dx_m1_npu0_Pe1_cfg10,
    },
    { /* 165 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x294, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG11", 
      Read_Dx_m1_npu0_Pe1_cfg11,
      Write_Dx_m1_npu0_Pe1_cfg11,
    },
    { /* 166 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x298, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG12", 
      Read_Dx_m1_npu0_Pe1_cfg12,
      Write_Dx_m1_npu0_Pe1_cfg12,
    },
    { /* 167 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x29c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG13", 
      Read_Dx_m1_npu0_Pe1_cfg13,
      Write_Dx_m1_npu0_Pe1_cfg13,
    },
    { /* 168 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG14", 
      Read_Dx_m1_npu0_Pe1_cfg14,
      Write_Dx_m1_npu0_Pe1_cfg14,
    },
    { /* 169 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG15", 
      Read_Dx_m1_npu0_Pe1_cfg15,
      Write_Dx_m1_npu0_Pe1_cfg15,
    },
    { /* 170 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2a8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG16", 
      Read_Dx_m1_npu0_Pe1_cfg16,
      Write_Dx_m1_npu0_Pe1_cfg16,
    },
    { /* 171 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ac, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG17", 
      Read_Dx_m1_npu0_Pe1_cfg17,
      Write_Dx_m1_npu0_Pe1_cfg17,
    },
    { /* 172 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG18", 
      Read_Dx_m1_npu0_Pe1_cfg18,
      Write_Dx_m1_npu0_Pe1_cfg18,
    },
    { /* 173 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG19", 
      Read_Dx_m1_npu0_Pe1_cfg19,
      Write_Dx_m1_npu0_Pe1_cfg19,
    },
    { /* 174 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2b8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG20", 
      Read_Dx_m1_npu0_Pe1_cfg20,
      Write_Dx_m1_npu0_Pe1_cfg20,
    },
    { /* 175 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2bc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG21", 
      Read_Dx_m1_npu0_Pe1_cfg21,
      Write_Dx_m1_npu0_Pe1_cfg21,
    },
    { /* 176 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG22", 
      Read_Dx_m1_npu0_Pe1_cfg22,
      Write_Dx_m1_npu0_Pe1_cfg22,
    },
    { /* 177 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG23", 
      Read_Dx_m1_npu0_Pe1_cfg23,
      Write_Dx_m1_npu0_Pe1_cfg23,
    },
    { /* 178 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2c8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_CFG24", 
      Read_Dx_m1_npu0_Pe1_cfg24,
      Write_Dx_m1_npu0_Pe1_cfg24,
    },
    { /* 179 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2cc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG25", 
      Read_Dx_m1_npu0_Pe1_cfg25,
      Write_Dx_m1_npu0_Pe1_cfg25,
    },
    { /* 180 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_CFG26", 
      Read_Dx_m1_npu0_Pe1_cfg26,
      Write_Dx_m1_npu0_Pe1_cfg26,
    },
    { /* 181 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_VMEM_CFG0", 
      Read_Dx_m1_npu0_Pe1_vmem_cfg0,
      Write_Dx_m1_npu0_Pe1_vmem_cfg0,
    },
    { /* 182 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2d8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_CTRL", 
      Read_Dx_m1_npu0_Pe1_dma_ctrl,
      Write_Dx_m1_npu0_Pe1_dma_ctrl,
    },
    { /* 183 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2dc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg0,
    },
    { /* 184 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg1,
    },
    { /* 185 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg2,
    },
    { /* 186 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2e8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_elem_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_elem_cfg3,
    },
    { /* 187 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2ec, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_W_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg0,
    },
    { /* 188 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg1,
    },
    { /* 189 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg2,
    },
    { /* 190 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2f8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_W_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_w_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_w_cfg3,
    },
    { /* 191 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x2fc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_INF_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg0,
    },
    { /* 192 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x300, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg1,
    },
    { /* 193 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x304, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg2,
    },
    { /* 194 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x308, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg3,
    },
    { /* 195 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x30c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_INF_CFG4", 
      Read_Dx_m1_npu0_Pe1_dma_inf_cfg4,
      Write_Dx_m1_npu0_Pe1_dma_inf_cfg4,
    },
    { /* 196 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x310, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg0,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg0,
    },
    { /* 197 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x314, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg1,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg1,
    },
    { /* 198 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x318, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg2,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg2,
    },
    { /* 199 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x31c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg3,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg3,
    },
    { /* 200 */
      DXRT_NPU_REG_NPU0, REG_DX_M1_NPU0_OFFSET, REG_DX_M1_NPU0_OFFSET + 0x320, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU0.PE1_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu0_Pe1_dma_outf_cfg4,
      Write_Dx_m1_npu0_Pe1_dma_outf_cfg4,
    },
  },

  [1] = {
    /* type, baseaddr, addr, len, mask, offset, reset_val, read, write, enable, name */
    { /* 0 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.DATA_CFG0", 
      Read_Dx_m1_npu1_Data_cfg0,
      Write_Dx_m1_npu1_Data_cfg0,
    },
    { /* 1 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.CTRL", 
      Read_Dx_m1_npu1_Ctrl,
      Write_Dx_m1_npu1_Ctrl,
    },
    { /* 2 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE0", 
      Read_Dx_m1_npu1_Reshape0,
      Write_Dx_m1_npu1_Reshape0,
    },
    { /* 3 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE1", 
      Read_Dx_m1_npu1_Reshape1,
      Write_Dx_m1_npu1_Reshape1,
    },
    { /* 4 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x10, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE2", 
      Read_Dx_m1_npu1_Reshape2,
      Write_Dx_m1_npu1_Reshape2,
    },
    { /* 5 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.RESHAPE3", 
      Read_Dx_m1_npu1_Reshape3,
      Write_Dx_m1_npu1_Reshape3,
    },
    { /* 6 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.MISC", 
      Read_Dx_m1_npu1_Misc,
      Write_Dx_m1_npu1_Misc,
    },
    { /* 7 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PSEUDO", 
      Read_Dx_m1_npu1_Pseudo,
      Write_Dx_m1_npu1_Pseudo,
    },
    { /* 8 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CTRL0", 
      Read_Dx_m1_npu1_Sfu_ctrl0,
      Write_Dx_m1_npu1_Sfu_ctrl0,
    },
    { /* 9 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.SFU_CTRL1", 
      Read_Dx_m1_npu1_Sfu_ctrl1,
      Write_Dx_m1_npu1_Sfu_ctrl1,
    },
    { /* 10 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_POOL0", 
      Read_Dx_m1_npu1_Sfu_pool0,
      Write_Dx_m1_npu1_Sfu_pool0,
    },
    { /* 11 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CLIP_MAX", 
      Read_Dx_m1_npu1_Sfu_clip_max,
      Write_Dx_m1_npu1_Sfu_clip_max,
    },
    { /* 12 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x30, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_CLIP_MIN", 
      Read_Dx_m1_npu1_Sfu_clip_min,
      Write_Dx_m1_npu1_Sfu_clip_min,
    },
    { /* 13 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF0", 
      Read_Dx_m1_npu1_Sfu_coeff0,
      Write_Dx_m1_npu1_Sfu_coeff0,
    },
    { /* 14 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x38, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF1", 
      Read_Dx_m1_npu1_Sfu_coeff1,
      Write_Dx_m1_npu1_Sfu_coeff1,
    },
    { /* 15 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF2", 
      Read_Dx_m1_npu1_Sfu_coeff2,
      Write_Dx_m1_npu1_Sfu_coeff2,
    },
    { /* 16 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF3", 
      Read_Dx_m1_npu1_Sfu_coeff3,
      Write_Dx_m1_npu1_Sfu_coeff3,
    },
    { /* 17 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x44, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF4", 
      Read_Dx_m1_npu1_Sfu_coeff4,
      Write_Dx_m1_npu1_Sfu_coeff4,
    },
    { /* 18 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF5", 
      Read_Dx_m1_npu1_Sfu_coeff5,
      Write_Dx_m1_npu1_Sfu_coeff5,
    },
    { /* 19 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF6", 
      Read_Dx_m1_npu1_Sfu_coeff6,
      Write_Dx_m1_npu1_Sfu_coeff6,
    },
    { /* 20 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF7", 
      Read_Dx_m1_npu1_Sfu_coeff7,
      Write_Dx_m1_npu1_Sfu_coeff7,
    },
    { /* 21 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x54, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF8", 
      Read_Dx_m1_npu1_Sfu_coeff8,
      Write_Dx_m1_npu1_Sfu_coeff8,
    },
    { /* 22 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x58, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF9", 
      Read_Dx_m1_npu1_Sfu_coeff9,
      Write_Dx_m1_npu1_Sfu_coeff9,
    },
    { /* 23 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x5c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF10", 
      Read_Dx_m1_npu1_Sfu_coeff10,
      Write_Dx_m1_npu1_Sfu_coeff10,
    },
    { /* 24 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x60, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF11", 
      Read_Dx_m1_npu1_Sfu_coeff11,
      Write_Dx_m1_npu1_Sfu_coeff11,
    },
    { /* 25 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x64, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF12", 
      Read_Dx_m1_npu1_Sfu_coeff12,
      Write_Dx_m1_npu1_Sfu_coeff12,
    },
    { /* 26 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x68, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF13", 
      Read_Dx_m1_npu1_Sfu_coeff13,
      Write_Dx_m1_npu1_Sfu_coeff13,
    },
    { /* 27 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x6c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF14", 
      Read_Dx_m1_npu1_Sfu_coeff14,
      Write_Dx_m1_npu1_Sfu_coeff14,
    },
    { /* 28 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x70, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF15", 
      Read_Dx_m1_npu1_Sfu_coeff15,
      Write_Dx_m1_npu1_Sfu_coeff15,
    },
    { /* 29 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x74, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF16", 
      Read_Dx_m1_npu1_Sfu_coeff16,
      Write_Dx_m1_npu1_Sfu_coeff16,
    },
    { /* 30 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x78, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF17", 
      Read_Dx_m1_npu1_Sfu_coeff17,
      Write_Dx_m1_npu1_Sfu_coeff17,
    },
    { /* 31 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x7c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF18", 
      Read_Dx_m1_npu1_Sfu_coeff18,
      Write_Dx_m1_npu1_Sfu_coeff18,
    },
    { /* 32 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x80, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF19", 
      Read_Dx_m1_npu1_Sfu_coeff19,
      Write_Dx_m1_npu1_Sfu_coeff19,
    },
    { /* 33 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x84, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF20", 
      Read_Dx_m1_npu1_Sfu_coeff20,
      Write_Dx_m1_npu1_Sfu_coeff20,
    },
    { /* 34 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x88, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF21", 
      Read_Dx_m1_npu1_Sfu_coeff21,
      Write_Dx_m1_npu1_Sfu_coeff21,
    },
    { /* 35 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x8c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF22", 
      Read_Dx_m1_npu1_Sfu_coeff22,
      Write_Dx_m1_npu1_Sfu_coeff22,
    },
    { /* 36 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x90, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF23", 
      Read_Dx_m1_npu1_Sfu_coeff23,
      Write_Dx_m1_npu1_Sfu_coeff23,
    },
    { /* 37 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x94, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF24", 
      Read_Dx_m1_npu1_Sfu_coeff24,
      Write_Dx_m1_npu1_Sfu_coeff24,
    },
    { /* 38 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x98, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF25", 
      Read_Dx_m1_npu1_Sfu_coeff25,
      Write_Dx_m1_npu1_Sfu_coeff25,
    },
    { /* 39 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x9c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF26", 
      Read_Dx_m1_npu1_Sfu_coeff26,
      Write_Dx_m1_npu1_Sfu_coeff26,
    },
    { /* 40 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF27", 
      Read_Dx_m1_npu1_Sfu_coeff27,
      Write_Dx_m1_npu1_Sfu_coeff27,
    },
    { /* 41 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF28", 
      Read_Dx_m1_npu1_Sfu_coeff28,
      Write_Dx_m1_npu1_Sfu_coeff28,
    },
    { /* 42 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xa8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF29", 
      Read_Dx_m1_npu1_Sfu_coeff29,
      Write_Dx_m1_npu1_Sfu_coeff29,
    },
    { /* 43 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xac, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF30", 
      Read_Dx_m1_npu1_Sfu_coeff30,
      Write_Dx_m1_npu1_Sfu_coeff30,
    },
    { /* 44 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF31", 
      Read_Dx_m1_npu1_Sfu_coeff31,
      Write_Dx_m1_npu1_Sfu_coeff31,
    },
    { /* 45 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF32", 
      Read_Dx_m1_npu1_Sfu_coeff32,
      Write_Dx_m1_npu1_Sfu_coeff32,
    },
    { /* 46 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xb8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF33", 
      Read_Dx_m1_npu1_Sfu_coeff33,
      Write_Dx_m1_npu1_Sfu_coeff33,
    },
    { /* 47 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xbc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF34", 
      Read_Dx_m1_npu1_Sfu_coeff34,
      Write_Dx_m1_npu1_Sfu_coeff34,
    },
    { /* 48 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF35", 
      Read_Dx_m1_npu1_Sfu_coeff35,
      Write_Dx_m1_npu1_Sfu_coeff35,
    },
    { /* 49 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF36", 
      Read_Dx_m1_npu1_Sfu_coeff36,
      Write_Dx_m1_npu1_Sfu_coeff36,
    },
    { /* 50 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xc8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF37", 
      Read_Dx_m1_npu1_Sfu_coeff37,
      Write_Dx_m1_npu1_Sfu_coeff37,
    },
    { /* 51 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xcc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF38", 
      Read_Dx_m1_npu1_Sfu_coeff38,
      Write_Dx_m1_npu1_Sfu_coeff38,
    },
    { /* 52 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF39", 
      Read_Dx_m1_npu1_Sfu_coeff39,
      Write_Dx_m1_npu1_Sfu_coeff39,
    },
    { /* 53 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF40", 
      Read_Dx_m1_npu1_Sfu_coeff40,
      Write_Dx_m1_npu1_Sfu_coeff40,
    },
    { /* 54 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xd8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF41", 
      Read_Dx_m1_npu1_Sfu_coeff41,
      Write_Dx_m1_npu1_Sfu_coeff41,
    },
    { /* 55 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xdc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF42", 
      Read_Dx_m1_npu1_Sfu_coeff42,
      Write_Dx_m1_npu1_Sfu_coeff42,
    },
    { /* 56 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF43", 
      Read_Dx_m1_npu1_Sfu_coeff43,
      Write_Dx_m1_npu1_Sfu_coeff43,
    },
    { /* 57 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF44", 
      Read_Dx_m1_npu1_Sfu_coeff44,
      Write_Dx_m1_npu1_Sfu_coeff44,
    },
    { /* 58 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xe8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF45", 
      Read_Dx_m1_npu1_Sfu_coeff45,
      Write_Dx_m1_npu1_Sfu_coeff45,
    },
    { /* 59 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xec, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF46", 
      Read_Dx_m1_npu1_Sfu_coeff46,
      Write_Dx_m1_npu1_Sfu_coeff46,
    },
    { /* 60 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF47", 
      Read_Dx_m1_npu1_Sfu_coeff47,
      Write_Dx_m1_npu1_Sfu_coeff47,
    },
    { /* 61 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF48", 
      Read_Dx_m1_npu1_Sfu_coeff48,
      Write_Dx_m1_npu1_Sfu_coeff48,
    },
    { /* 62 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xf8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF49", 
      Read_Dx_m1_npu1_Sfu_coeff49,
      Write_Dx_m1_npu1_Sfu_coeff49,
    },
    { /* 63 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0xfc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF50", 
      Read_Dx_m1_npu1_Sfu_coeff50,
      Write_Dx_m1_npu1_Sfu_coeff50,
    },
    { /* 64 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x100, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF51", 
      Read_Dx_m1_npu1_Sfu_coeff51,
      Write_Dx_m1_npu1_Sfu_coeff51,
    },
    { /* 65 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x104, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF52", 
      Read_Dx_m1_npu1_Sfu_coeff52,
      Write_Dx_m1_npu1_Sfu_coeff52,
    },
    { /* 66 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x108, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF53", 
      Read_Dx_m1_npu1_Sfu_coeff53,
      Write_Dx_m1_npu1_Sfu_coeff53,
    },
    { /* 67 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x10c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF54", 
      Read_Dx_m1_npu1_Sfu_coeff54,
      Write_Dx_m1_npu1_Sfu_coeff54,
    },
    { /* 68 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x110, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.SFU_COEFF55", 
      Read_Dx_m1_npu1_Sfu_coeff55,
      Write_Dx_m1_npu1_Sfu_coeff55,
    },
    { /* 69 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x114, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE0_IP0", 
      Read_Dx_m1_npu1_Pe0_ip0,
      Write_Dx_m1_npu1_Pe0_ip0,
    },
    { /* 70 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x118, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP1", 
      Read_Dx_m1_npu1_Pe0_ip1,
      Write_Dx_m1_npu1_Pe0_ip1,
    },
    { /* 71 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x11c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP2", 
      Read_Dx_m1_npu1_Pe0_ip2,
      Write_Dx_m1_npu1_Pe0_ip2,
    },
    { /* 72 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x120, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP3", 
      Read_Dx_m1_npu1_Pe0_ip3,
      Write_Dx_m1_npu1_Pe0_ip3,
    },
    { /* 73 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x124, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_IP4", 
      Read_Dx_m1_npu1_Pe0_ip4,
      Write_Dx_m1_npu1_Pe0_ip4,
    },
    { /* 74 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x128, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe0_addr_gen0,
      Write_Dx_m1_npu1_Pe0_addr_gen0,
    },
    { /* 75 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x12c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe0_addr_gen1,
      Write_Dx_m1_npu1_Pe0_addr_gen1,
    },
    { /* 76 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x130, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe0_addr_gen2,
      Write_Dx_m1_npu1_Pe0_addr_gen2,
    },
    { /* 77 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x134, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe0_addr_gen3,
      Write_Dx_m1_npu1_Pe0_addr_gen3,
    },
    { /* 78 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x138, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_CTRL", 
      Read_Dx_m1_npu1_Pe0_ctrl,
      Write_Dx_m1_npu1_Pe0_ctrl,
    },
    { /* 79 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x13c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG0", 
      Read_Dx_m1_npu1_Pe0_cfg0,
      Write_Dx_m1_npu1_Pe0_cfg0,
    },
    { /* 80 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x140, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG1", 
      Read_Dx_m1_npu1_Pe0_cfg1,
      Write_Dx_m1_npu1_Pe0_cfg1,
    },
    { /* 81 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x144, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG2", 
      Read_Dx_m1_npu1_Pe0_cfg2,
      Write_Dx_m1_npu1_Pe0_cfg2,
    },
    { /* 82 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x148, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG3", 
      Read_Dx_m1_npu1_Pe0_cfg3,
      Write_Dx_m1_npu1_Pe0_cfg3,
    },
    { /* 83 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x14c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG4", 
      Read_Dx_m1_npu1_Pe0_cfg4,
      Write_Dx_m1_npu1_Pe0_cfg4,
    },
    { /* 84 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x150, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG5", 
      Read_Dx_m1_npu1_Pe0_cfg5,
      Write_Dx_m1_npu1_Pe0_cfg5,
    },
    { /* 85 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x154, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE0_CFG6", 
      Read_Dx_m1_npu1_Pe0_cfg6,
      Write_Dx_m1_npu1_Pe0_cfg6,
    },
    { /* 86 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x158, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG7", 
      Read_Dx_m1_npu1_Pe0_cfg7,
      Write_Dx_m1_npu1_Pe0_cfg7,
    },
    { /* 87 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x15c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG8", 
      Read_Dx_m1_npu1_Pe0_cfg8,
      Write_Dx_m1_npu1_Pe0_cfg8,
    },
    { /* 88 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x160, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG9", 
      Read_Dx_m1_npu1_Pe0_cfg9,
      Write_Dx_m1_npu1_Pe0_cfg9,
    },
    { /* 89 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x164, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG10", 
      Read_Dx_m1_npu1_Pe0_cfg10,
      Write_Dx_m1_npu1_Pe0_cfg10,
    },
    { /* 90 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x168, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG11", 
      Read_Dx_m1_npu1_Pe0_cfg11,
      Write_Dx_m1_npu1_Pe0_cfg11,
    },
    { /* 91 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x16c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG12", 
      Read_Dx_m1_npu1_Pe0_cfg12,
      Write_Dx_m1_npu1_Pe0_cfg12,
    },
    { /* 92 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x170, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG13", 
      Read_Dx_m1_npu1_Pe0_cfg13,
      Write_Dx_m1_npu1_Pe0_cfg13,
    },
    { /* 93 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x174, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG14", 
      Read_Dx_m1_npu1_Pe0_cfg14,
      Write_Dx_m1_npu1_Pe0_cfg14,
    },
    { /* 94 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x178, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG15", 
      Read_Dx_m1_npu1_Pe0_cfg15,
      Write_Dx_m1_npu1_Pe0_cfg15,
    },
    { /* 95 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x17c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG16", 
      Read_Dx_m1_npu1_Pe0_cfg16,
      Write_Dx_m1_npu1_Pe0_cfg16,
    },
    { /* 96 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x180, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG17", 
      Read_Dx_m1_npu1_Pe0_cfg17,
      Write_Dx_m1_npu1_Pe0_cfg17,
    },
    { /* 97 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x184, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG18", 
      Read_Dx_m1_npu1_Pe0_cfg18,
      Write_Dx_m1_npu1_Pe0_cfg18,
    },
    { /* 98 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x188, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG19", 
      Read_Dx_m1_npu1_Pe0_cfg19,
      Write_Dx_m1_npu1_Pe0_cfg19,
    },
    { /* 99 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x18c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG20", 
      Read_Dx_m1_npu1_Pe0_cfg20,
      Write_Dx_m1_npu1_Pe0_cfg20,
    },
    { /* 100 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x190, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG21", 
      Read_Dx_m1_npu1_Pe0_cfg21,
      Write_Dx_m1_npu1_Pe0_cfg21,
    },
    { /* 101 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x194, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG22", 
      Read_Dx_m1_npu1_Pe0_cfg22,
      Write_Dx_m1_npu1_Pe0_cfg22,
    },
    { /* 102 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x198, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG23", 
      Read_Dx_m1_npu1_Pe0_cfg23,
      Write_Dx_m1_npu1_Pe0_cfg23,
    },
    { /* 103 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x19c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_CFG24", 
      Read_Dx_m1_npu1_Pe0_cfg24,
      Write_Dx_m1_npu1_Pe0_cfg24,
    },
    { /* 104 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG25", 
      Read_Dx_m1_npu1_Pe0_cfg25,
      Write_Dx_m1_npu1_Pe0_cfg25,
    },
    { /* 105 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_CFG26", 
      Read_Dx_m1_npu1_Pe0_cfg26,
      Write_Dx_m1_npu1_Pe0_cfg26,
    },
    { /* 106 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1a8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe0_vmem_cfg0,
      Write_Dx_m1_npu1_Pe0_vmem_cfg0,
    },
    { /* 107 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ac, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe0_dma_ctrl,
      Write_Dx_m1_npu1_Pe0_dma_ctrl,
    },
    { /* 108 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg0,
    },
    { /* 109 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg1,
    },
    { /* 110 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1b8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg2,
    },
    { /* 111 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1bc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_elem_cfg3,
    },
    { /* 112 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg0,
    },
    { /* 113 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg1,
    },
    { /* 114 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1c8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg2,
    },
    { /* 115 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1cc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_w_cfg3,
    },
    { /* 116 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg0,
    },
    { /* 117 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg1,
    },
    { /* 118 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1d8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg2,
    },
    { /* 119 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1dc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg3,
    },
    { /* 120 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe0_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe0_dma_inf_cfg4,
    },
    { /* 121 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg0,
    },
    { /* 122 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1e8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg1,
    },
    { /* 123 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1ec, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg2,
    },
    { /* 124 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg3,
    },
    { /* 125 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe0_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe0_dma_outf_cfg4,
    },
    { /* 126 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1f8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_RF_CFG0", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg0,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg0,
    },
    { /* 127 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x1fc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG1", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg1,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg1,
    },
    { /* 128 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x200, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG2", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg2,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg2,
    },
    { /* 129 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x204, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG3", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg3,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg3,
    },
    { /* 130 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x208, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG4", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg4,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg4,
    },
    { /* 131 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x20c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG5", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg5,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg5,
    },
    { /* 132 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x210, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_RF_CFG6", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg6,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg6,
    },
    { /* 133 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x214, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG7", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg7,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg7,
    },
    { /* 134 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x218, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG8", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg8,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg8,
    },
    { /* 135 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x21c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG9", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg9,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg9,
    },
    { /* 136 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x220, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG10", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg10,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg10,
    },
    { /* 137 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x224, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG11", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg11,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg11,
    },
    { /* 138 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x228, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE0_DMA_RF_CFG12", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg12,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg12,
    },
    { /* 139 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x22c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG13", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg13,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg13,
    },
    { /* 140 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x230, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG14", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg14,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg14,
    },
    { /* 141 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x234, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG15", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg15,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg15,
    },
    { /* 142 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x238, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG16", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg16,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg16,
    },
    { /* 143 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x23c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE0_DMA_RF_CFG17", 
      Read_Dx_m1_npu1_Pe0_dma_rf_cfg17,
      Write_Dx_m1_npu1_Pe0_dma_rf_cfg17,
    },
    { /* 144 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x240, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE1_IP0", 
      Read_Dx_m1_npu1_Pe1_ip0,
      Write_Dx_m1_npu1_Pe1_ip0,
    },
    { /* 145 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x244, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP1", 
      Read_Dx_m1_npu1_Pe1_ip1,
      Write_Dx_m1_npu1_Pe1_ip1,
    },
    { /* 146 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x248, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP2", 
      Read_Dx_m1_npu1_Pe1_ip2,
      Write_Dx_m1_npu1_Pe1_ip2,
    },
    { /* 147 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x24c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP3", 
      Read_Dx_m1_npu1_Pe1_ip3,
      Write_Dx_m1_npu1_Pe1_ip3,
    },
    { /* 148 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x250, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_IP4", 
      Read_Dx_m1_npu1_Pe1_ip4,
      Write_Dx_m1_npu1_Pe1_ip4,
    },
    { /* 149 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x254, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe1_addr_gen0,
      Write_Dx_m1_npu1_Pe1_addr_gen0,
    },
    { /* 150 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x258, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe1_addr_gen1,
      Write_Dx_m1_npu1_Pe1_addr_gen1,
    },
    { /* 151 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x25c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe1_addr_gen2,
      Write_Dx_m1_npu1_Pe1_addr_gen2,
    },
    { /* 152 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x260, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe1_addr_gen3,
      Write_Dx_m1_npu1_Pe1_addr_gen3,
    },
    { /* 153 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x264, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_CTRL", 
      Read_Dx_m1_npu1_Pe1_ctrl,
      Write_Dx_m1_npu1_Pe1_ctrl,
    },
    { /* 154 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x268, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG0", 
      Read_Dx_m1_npu1_Pe1_cfg0,
      Write_Dx_m1_npu1_Pe1_cfg0,
    },
    { /* 155 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x26c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG1", 
      Read_Dx_m1_npu1_Pe1_cfg1,
      Write_Dx_m1_npu1_Pe1_cfg1,
    },
    { /* 156 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x270, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG2", 
      Read_Dx_m1_npu1_Pe1_cfg2,
      Write_Dx_m1_npu1_Pe1_cfg2,
    },
    { /* 157 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x274, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG3", 
      Read_Dx_m1_npu1_Pe1_cfg3,
      Write_Dx_m1_npu1_Pe1_cfg3,
    },
    { /* 158 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x278, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG4", 
      Read_Dx_m1_npu1_Pe1_cfg4,
      Write_Dx_m1_npu1_Pe1_cfg4,
    },
    { /* 159 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x27c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG5", 
      Read_Dx_m1_npu1_Pe1_cfg5,
      Write_Dx_m1_npu1_Pe1_cfg5,
    },
    { /* 160 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x280, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE1_CFG6", 
      Read_Dx_m1_npu1_Pe1_cfg6,
      Write_Dx_m1_npu1_Pe1_cfg6,
    },
    { /* 161 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x284, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG7", 
      Read_Dx_m1_npu1_Pe1_cfg7,
      Write_Dx_m1_npu1_Pe1_cfg7,
    },
    { /* 162 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x288, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG8", 
      Read_Dx_m1_npu1_Pe1_cfg8,
      Write_Dx_m1_npu1_Pe1_cfg8,
    },
    { /* 163 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x28c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG9", 
      Read_Dx_m1_npu1_Pe1_cfg9,
      Write_Dx_m1_npu1_Pe1_cfg9,
    },
    { /* 164 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x290, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG10", 
      Read_Dx_m1_npu1_Pe1_cfg10,
      Write_Dx_m1_npu1_Pe1_cfg10,
    },
    { /* 165 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x294, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG11", 
      Read_Dx_m1_npu1_Pe1_cfg11,
      Write_Dx_m1_npu1_Pe1_cfg11,
    },
    { /* 166 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x298, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG12", 
      Read_Dx_m1_npu1_Pe1_cfg12,
      Write_Dx_m1_npu1_Pe1_cfg12,
    },
    { /* 167 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x29c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG13", 
      Read_Dx_m1_npu1_Pe1_cfg13,
      Write_Dx_m1_npu1_Pe1_cfg13,
    },
    { /* 168 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG14", 
      Read_Dx_m1_npu1_Pe1_cfg14,
      Write_Dx_m1_npu1_Pe1_cfg14,
    },
    { /* 169 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG15", 
      Read_Dx_m1_npu1_Pe1_cfg15,
      Write_Dx_m1_npu1_Pe1_cfg15,
    },
    { /* 170 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2a8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG16", 
      Read_Dx_m1_npu1_Pe1_cfg16,
      Write_Dx_m1_npu1_Pe1_cfg16,
    },
    { /* 171 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ac, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG17", 
      Read_Dx_m1_npu1_Pe1_cfg17,
      Write_Dx_m1_npu1_Pe1_cfg17,
    },
    { /* 172 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG18", 
      Read_Dx_m1_npu1_Pe1_cfg18,
      Write_Dx_m1_npu1_Pe1_cfg18,
    },
    { /* 173 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG19", 
      Read_Dx_m1_npu1_Pe1_cfg19,
      Write_Dx_m1_npu1_Pe1_cfg19,
    },
    { /* 174 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2b8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG20", 
      Read_Dx_m1_npu1_Pe1_cfg20,
      Write_Dx_m1_npu1_Pe1_cfg20,
    },
    { /* 175 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2bc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG21", 
      Read_Dx_m1_npu1_Pe1_cfg21,
      Write_Dx_m1_npu1_Pe1_cfg21,
    },
    { /* 176 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG22", 
      Read_Dx_m1_npu1_Pe1_cfg22,
      Write_Dx_m1_npu1_Pe1_cfg22,
    },
    { /* 177 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG23", 
      Read_Dx_m1_npu1_Pe1_cfg23,
      Write_Dx_m1_npu1_Pe1_cfg23,
    },
    { /* 178 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2c8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_CFG24", 
      Read_Dx_m1_npu1_Pe1_cfg24,
      Write_Dx_m1_npu1_Pe1_cfg24,
    },
    { /* 179 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2cc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG25", 
      Read_Dx_m1_npu1_Pe1_cfg25,
      Write_Dx_m1_npu1_Pe1_cfg25,
    },
    { /* 180 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_CFG26", 
      Read_Dx_m1_npu1_Pe1_cfg26,
      Write_Dx_m1_npu1_Pe1_cfg26,
    },
    { /* 181 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe1_vmem_cfg0,
      Write_Dx_m1_npu1_Pe1_vmem_cfg0,
    },
    { /* 182 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2d8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe1_dma_ctrl,
      Write_Dx_m1_npu1_Pe1_dma_ctrl,
    },
    { /* 183 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2dc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg0,
    },
    { /* 184 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg1,
    },
    { /* 185 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg2,
    },
    { /* 186 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2e8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_elem_cfg3,
    },
    { /* 187 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2ec, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg0,
    },
    { /* 188 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg1,
    },
    { /* 189 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg2,
    },
    { /* 190 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2f8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_w_cfg3,
    },
    { /* 191 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x2fc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg0,
    },
    { /* 192 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x300, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg1,
    },
    { /* 193 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x304, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg2,
    },
    { /* 194 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x308, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg3,
    },
    { /* 195 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x30c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe1_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe1_dma_inf_cfg4,
    },
    { /* 196 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x310, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg0,
    },
    { /* 197 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x314, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg1,
    },
    { /* 198 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x318, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg2,
    },
    { /* 199 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x31c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg3,
    },
    { /* 200 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x320, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE1_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe1_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe1_dma_outf_cfg4,
    },
    { /* 201 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x324, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE2_IP0", 
      Read_Dx_m1_npu1_Pe2_ip0,
      Write_Dx_m1_npu1_Pe2_ip0,
    },
    { /* 202 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x328, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP1", 
      Read_Dx_m1_npu1_Pe2_ip1,
      Write_Dx_m1_npu1_Pe2_ip1,
    },
    { /* 203 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x32c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP2", 
      Read_Dx_m1_npu1_Pe2_ip2,
      Write_Dx_m1_npu1_Pe2_ip2,
    },
    { /* 204 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x330, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP3", 
      Read_Dx_m1_npu1_Pe2_ip3,
      Write_Dx_m1_npu1_Pe2_ip3,
    },
    { /* 205 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x334, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_IP4", 
      Read_Dx_m1_npu1_Pe2_ip4,
      Write_Dx_m1_npu1_Pe2_ip4,
    },
    { /* 206 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x338, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe2_addr_gen0,
      Write_Dx_m1_npu1_Pe2_addr_gen0,
    },
    { /* 207 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x33c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe2_addr_gen1,
      Write_Dx_m1_npu1_Pe2_addr_gen1,
    },
    { /* 208 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x340, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe2_addr_gen2,
      Write_Dx_m1_npu1_Pe2_addr_gen2,
    },
    { /* 209 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x344, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe2_addr_gen3,
      Write_Dx_m1_npu1_Pe2_addr_gen3,
    },
    { /* 210 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x348, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_CTRL", 
      Read_Dx_m1_npu1_Pe2_ctrl,
      Write_Dx_m1_npu1_Pe2_ctrl,
    },
    { /* 211 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x34c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG0", 
      Read_Dx_m1_npu1_Pe2_cfg0,
      Write_Dx_m1_npu1_Pe2_cfg0,
    },
    { /* 212 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x350, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG1", 
      Read_Dx_m1_npu1_Pe2_cfg1,
      Write_Dx_m1_npu1_Pe2_cfg1,
    },
    { /* 213 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x354, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG2", 
      Read_Dx_m1_npu1_Pe2_cfg2,
      Write_Dx_m1_npu1_Pe2_cfg2,
    },
    { /* 214 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x358, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG3", 
      Read_Dx_m1_npu1_Pe2_cfg3,
      Write_Dx_m1_npu1_Pe2_cfg3,
    },
    { /* 215 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x35c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG4", 
      Read_Dx_m1_npu1_Pe2_cfg4,
      Write_Dx_m1_npu1_Pe2_cfg4,
    },
    { /* 216 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x360, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG5", 
      Read_Dx_m1_npu1_Pe2_cfg5,
      Write_Dx_m1_npu1_Pe2_cfg5,
    },
    { /* 217 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x364, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE2_CFG6", 
      Read_Dx_m1_npu1_Pe2_cfg6,
      Write_Dx_m1_npu1_Pe2_cfg6,
    },
    { /* 218 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x368, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG7", 
      Read_Dx_m1_npu1_Pe2_cfg7,
      Write_Dx_m1_npu1_Pe2_cfg7,
    },
    { /* 219 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x36c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG8", 
      Read_Dx_m1_npu1_Pe2_cfg8,
      Write_Dx_m1_npu1_Pe2_cfg8,
    },
    { /* 220 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x370, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG9", 
      Read_Dx_m1_npu1_Pe2_cfg9,
      Write_Dx_m1_npu1_Pe2_cfg9,
    },
    { /* 221 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x374, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG10", 
      Read_Dx_m1_npu1_Pe2_cfg10,
      Write_Dx_m1_npu1_Pe2_cfg10,
    },
    { /* 222 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x378, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG11", 
      Read_Dx_m1_npu1_Pe2_cfg11,
      Write_Dx_m1_npu1_Pe2_cfg11,
    },
    { /* 223 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x37c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG12", 
      Read_Dx_m1_npu1_Pe2_cfg12,
      Write_Dx_m1_npu1_Pe2_cfg12,
    },
    { /* 224 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x380, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG13", 
      Read_Dx_m1_npu1_Pe2_cfg13,
      Write_Dx_m1_npu1_Pe2_cfg13,
    },
    { /* 225 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x384, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG14", 
      Read_Dx_m1_npu1_Pe2_cfg14,
      Write_Dx_m1_npu1_Pe2_cfg14,
    },
    { /* 226 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x388, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG15", 
      Read_Dx_m1_npu1_Pe2_cfg15,
      Write_Dx_m1_npu1_Pe2_cfg15,
    },
    { /* 227 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x38c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG16", 
      Read_Dx_m1_npu1_Pe2_cfg16,
      Write_Dx_m1_npu1_Pe2_cfg16,
    },
    { /* 228 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x390, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG17", 
      Read_Dx_m1_npu1_Pe2_cfg17,
      Write_Dx_m1_npu1_Pe2_cfg17,
    },
    { /* 229 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x394, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG18", 
      Read_Dx_m1_npu1_Pe2_cfg18,
      Write_Dx_m1_npu1_Pe2_cfg18,
    },
    { /* 230 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x398, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG19", 
      Read_Dx_m1_npu1_Pe2_cfg19,
      Write_Dx_m1_npu1_Pe2_cfg19,
    },
    { /* 231 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x39c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG20", 
      Read_Dx_m1_npu1_Pe2_cfg20,
      Write_Dx_m1_npu1_Pe2_cfg20,
    },
    { /* 232 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG21", 
      Read_Dx_m1_npu1_Pe2_cfg21,
      Write_Dx_m1_npu1_Pe2_cfg21,
    },
    { /* 233 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG22", 
      Read_Dx_m1_npu1_Pe2_cfg22,
      Write_Dx_m1_npu1_Pe2_cfg22,
    },
    { /* 234 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3a8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG23", 
      Read_Dx_m1_npu1_Pe2_cfg23,
      Write_Dx_m1_npu1_Pe2_cfg23,
    },
    { /* 235 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3ac, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_CFG24", 
      Read_Dx_m1_npu1_Pe2_cfg24,
      Write_Dx_m1_npu1_Pe2_cfg24,
    },
    { /* 236 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG25", 
      Read_Dx_m1_npu1_Pe2_cfg25,
      Write_Dx_m1_npu1_Pe2_cfg25,
    },
    { /* 237 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_CFG26", 
      Read_Dx_m1_npu1_Pe2_cfg26,
      Write_Dx_m1_npu1_Pe2_cfg26,
    },
    { /* 238 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3b8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe2_vmem_cfg0,
      Write_Dx_m1_npu1_Pe2_vmem_cfg0,
    },
    { /* 239 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3bc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe2_dma_ctrl,
      Write_Dx_m1_npu1_Pe2_dma_ctrl,
    },
    { /* 240 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg0,
    },
    { /* 241 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg1,
    },
    { /* 242 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3c8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg2,
    },
    { /* 243 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3cc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_elem_cfg3,
    },
    { /* 244 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg0,
    },
    { /* 245 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg1,
    },
    { /* 246 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3d8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg2,
    },
    { /* 247 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3dc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_w_cfg3,
    },
    { /* 248 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg0,
    },
    { /* 249 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg1,
    },
    { /* 250 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3e8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg2,
    },
    { /* 251 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3ec, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg3,
    },
    { /* 252 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe2_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe2_dma_inf_cfg4,
    },
    { /* 253 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg0,
    },
    { /* 254 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3f8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg1,
    },
    { /* 255 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x3fc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg2,
    },
    { /* 256 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x400, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg3,
    },
    { /* 257 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x404, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe2_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe2_dma_outf_cfg4,
    },
    { /* 258 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x408, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_RF_CFG0", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg0,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg0,
    },
    { /* 259 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x40c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG1", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg1,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg1,
    },
    { /* 260 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x410, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG2", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg2,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg2,
    },
    { /* 261 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x414, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG3", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg3,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg3,
    },
    { /* 262 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x418, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG4", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg4,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg4,
    },
    { /* 263 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x41c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG5", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg5,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg5,
    },
    { /* 264 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x420, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_RF_CFG6", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg6,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg6,
    },
    { /* 265 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x424, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG7", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg7,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg7,
    },
    { /* 266 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x428, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG8", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg8,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg8,
    },
    { /* 267 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x42c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG9", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg9,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg9,
    },
    { /* 268 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x430, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG10", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg10,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg10,
    },
    { /* 269 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x434, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG11", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg11,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg11,
    },
    { /* 270 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x438, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE2_DMA_RF_CFG12", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg12,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg12,
    },
    { /* 271 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x43c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG13", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg13,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg13,
    },
    { /* 272 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x440, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG14", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg14,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg14,
    },
    { /* 273 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x444, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG15", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg15,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg15,
    },
    { /* 274 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x448, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG16", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg16,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg16,
    },
    { /* 275 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x44c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE2_DMA_RF_CFG17", 
      Read_Dx_m1_npu1_Pe2_dma_rf_cfg17,
      Write_Dx_m1_npu1_Pe2_dma_rf_cfg17,
    },
    { /* 276 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x450, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE3_IP0", 
      Read_Dx_m1_npu1_Pe3_ip0,
      Write_Dx_m1_npu1_Pe3_ip0,
    },
    { /* 277 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x454, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP1", 
      Read_Dx_m1_npu1_Pe3_ip1,
      Write_Dx_m1_npu1_Pe3_ip1,
    },
    { /* 278 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x458, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP2", 
      Read_Dx_m1_npu1_Pe3_ip2,
      Write_Dx_m1_npu1_Pe3_ip2,
    },
    { /* 279 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x45c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP3", 
      Read_Dx_m1_npu1_Pe3_ip3,
      Write_Dx_m1_npu1_Pe3_ip3,
    },
    { /* 280 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x460, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_IP4", 
      Read_Dx_m1_npu1_Pe3_ip4,
      Write_Dx_m1_npu1_Pe3_ip4,
    },
    { /* 281 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x464, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN0", 
      Read_Dx_m1_npu1_Pe3_addr_gen0,
      Write_Dx_m1_npu1_Pe3_addr_gen0,
    },
    { /* 282 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x468, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_ADDR_GEN1", 
      Read_Dx_m1_npu1_Pe3_addr_gen1,
      Write_Dx_m1_npu1_Pe3_addr_gen1,
    },
    { /* 283 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x46c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN2", 
      Read_Dx_m1_npu1_Pe3_addr_gen2,
      Write_Dx_m1_npu1_Pe3_addr_gen2,
    },
    { /* 284 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x470, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_ADDR_GEN3", 
      Read_Dx_m1_npu1_Pe3_addr_gen3,
      Write_Dx_m1_npu1_Pe3_addr_gen3,
    },
    { /* 285 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x474, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_CTRL", 
      Read_Dx_m1_npu1_Pe3_ctrl,
      Write_Dx_m1_npu1_Pe3_ctrl,
    },
    { /* 286 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x478, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG0", 
      Read_Dx_m1_npu1_Pe3_cfg0,
      Write_Dx_m1_npu1_Pe3_cfg0,
    },
    { /* 287 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x47c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG1", 
      Read_Dx_m1_npu1_Pe3_cfg1,
      Write_Dx_m1_npu1_Pe3_cfg1,
    },
    { /* 288 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x480, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG2", 
      Read_Dx_m1_npu1_Pe3_cfg2,
      Write_Dx_m1_npu1_Pe3_cfg2,
    },
    { /* 289 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x484, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG3", 
      Read_Dx_m1_npu1_Pe3_cfg3,
      Write_Dx_m1_npu1_Pe3_cfg3,
    },
    { /* 290 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x488, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG4", 
      Read_Dx_m1_npu1_Pe3_cfg4,
      Write_Dx_m1_npu1_Pe3_cfg4,
    },
    { /* 291 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x48c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG5", 
      Read_Dx_m1_npu1_Pe3_cfg5,
      Write_Dx_m1_npu1_Pe3_cfg5,
    },
    { /* 292 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x490, 32, 0xffffffff, 0x0, 0x0, true, true, false, true,
      "DX_M1_NPU1.PE3_CFG6", 
      Read_Dx_m1_npu1_Pe3_cfg6,
      Write_Dx_m1_npu1_Pe3_cfg6,
    },
    { /* 293 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x494, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG7", 
      Read_Dx_m1_npu1_Pe3_cfg7,
      Write_Dx_m1_npu1_Pe3_cfg7,
    },
    { /* 294 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x498, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG8", 
      Read_Dx_m1_npu1_Pe3_cfg8,
      Write_Dx_m1_npu1_Pe3_cfg8,
    },
    { /* 295 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x49c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG9", 
      Read_Dx_m1_npu1_Pe3_cfg9,
      Write_Dx_m1_npu1_Pe3_cfg9,
    },
    { /* 296 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG10", 
      Read_Dx_m1_npu1_Pe3_cfg10,
      Write_Dx_m1_npu1_Pe3_cfg10,
    },
    { /* 297 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG11", 
      Read_Dx_m1_npu1_Pe3_cfg11,
      Write_Dx_m1_npu1_Pe3_cfg11,
    },
    { /* 298 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4a8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG12", 
      Read_Dx_m1_npu1_Pe3_cfg12,
      Write_Dx_m1_npu1_Pe3_cfg12,
    },
    { /* 299 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ac, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG13", 
      Read_Dx_m1_npu1_Pe3_cfg13,
      Write_Dx_m1_npu1_Pe3_cfg13,
    },
    { /* 300 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG14", 
      Read_Dx_m1_npu1_Pe3_cfg14,
      Write_Dx_m1_npu1_Pe3_cfg14,
    },
    { /* 301 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG15", 
      Read_Dx_m1_npu1_Pe3_cfg15,
      Write_Dx_m1_npu1_Pe3_cfg15,
    },
    { /* 302 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4b8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG16", 
      Read_Dx_m1_npu1_Pe3_cfg16,
      Write_Dx_m1_npu1_Pe3_cfg16,
    },
    { /* 303 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4bc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG17", 
      Read_Dx_m1_npu1_Pe3_cfg17,
      Write_Dx_m1_npu1_Pe3_cfg17,
    },
    { /* 304 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG18", 
      Read_Dx_m1_npu1_Pe3_cfg18,
      Write_Dx_m1_npu1_Pe3_cfg18,
    },
    { /* 305 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG19", 
      Read_Dx_m1_npu1_Pe3_cfg19,
      Write_Dx_m1_npu1_Pe3_cfg19,
    },
    { /* 306 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4c8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG20", 
      Read_Dx_m1_npu1_Pe3_cfg20,
      Write_Dx_m1_npu1_Pe3_cfg20,
    },
    { /* 307 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4cc, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG21", 
      Read_Dx_m1_npu1_Pe3_cfg21,
      Write_Dx_m1_npu1_Pe3_cfg21,
    },
    { /* 308 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG22", 
      Read_Dx_m1_npu1_Pe3_cfg22,
      Write_Dx_m1_npu1_Pe3_cfg22,
    },
    { /* 309 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG23", 
      Read_Dx_m1_npu1_Pe3_cfg23,
      Write_Dx_m1_npu1_Pe3_cfg23,
    },
    { /* 310 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4d8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_CFG24", 
      Read_Dx_m1_npu1_Pe3_cfg24,
      Write_Dx_m1_npu1_Pe3_cfg24,
    },
    { /* 311 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4dc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG25", 
      Read_Dx_m1_npu1_Pe3_cfg25,
      Write_Dx_m1_npu1_Pe3_cfg25,
    },
    { /* 312 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e0, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_CFG26", 
      Read_Dx_m1_npu1_Pe3_cfg26,
      Write_Dx_m1_npu1_Pe3_cfg26,
    },
    { /* 313 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e4, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_VMEM_CFG0", 
      Read_Dx_m1_npu1_Pe3_vmem_cfg0,
      Write_Dx_m1_npu1_Pe3_vmem_cfg0,
    },
    { /* 314 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4e8, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_CTRL", 
      Read_Dx_m1_npu1_Pe3_dma_ctrl,
      Write_Dx_m1_npu1_Pe3_dma_ctrl,
    },
    { /* 315 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4ec, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg0,
    },
    { /* 316 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f0, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg1,
    },
    { /* 317 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f4, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg2,
    },
    { /* 318 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4f8, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_ELEM_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_elem_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_elem_cfg3,
    },
    { /* 319 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x4fc, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_W_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg0,
    },
    { /* 320 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x500, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg1,
    },
    { /* 321 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x504, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg2,
    },
    { /* 322 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x508, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_W_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_w_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_w_cfg3,
    },
    { /* 323 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x50c, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_INF_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg0,
    },
    { /* 324 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x510, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg1,
    },
    { /* 325 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x514, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg2,
    },
    { /* 326 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x518, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg3,
    },
    { /* 327 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x51c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_INF_CFG4", 
      Read_Dx_m1_npu1_Pe3_dma_inf_cfg4,
      Write_Dx_m1_npu1_Pe3_dma_inf_cfg4,
    },
    { /* 328 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x520, 32, 0xffffffff, 0x0, 0x0, true, true, true, true,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG0", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg0,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg0,
    },
    { /* 329 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x524, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG1", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg1,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg1,
    },
    { /* 330 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x528, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG2", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg2,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg2,
    },
    { /* 331 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x52c, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG3", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg3,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg3,
    },
    { /* 332 */
      DXRT_NPU_REG_NPU1, REG_DX_M1_NPU1_OFFSET, REG_DX_M1_NPU1_OFFSET + 0x530, 32, 0xffffffff, 0x0, 0x0, true, true, true, false,
      "DX_M1_NPU1.PE3_DMA_OUTF_CFG4", 
      Read_Dx_m1_npu1_Pe3_dma_outf_cfg4,
      Write_Dx_m1_npu1_Pe3_dma_outf_cfg4,
    },
  },
};

} /* namespace dxrt */