
---------- Begin Simulation Statistics ----------
final_tick                                  252518500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 538049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656368                       # Number of bytes of host memory used
host_op_rate                                   978007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                             2322280203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       58436                       # Number of instructions simulated
sim_ops                                        106327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000253                       # Number of seconds simulated
sim_ticks                                   252518500                       # Number of ticks simulated
system.cpu.Branches                             11620                       # Number of branches fetched
system.cpu.committedInsts                       58436                       # Number of instructions committed
system.cpu.committedOps                        106327                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                           505037                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                     505037                       # Number of busy cycles
system.cpu.num_cc_register_reads                66239                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               43917                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        10301                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2706                       # Number of float alu accesses
system.cpu.num_fp_insts                          2706                       # number of float instructions
system.cpu.num_fp_register_reads                 3905                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1866                       # number of times the floating registers were written
system.cpu.num_func_calls                         766                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                103966                       # Number of integer alu accesses
system.cpu.num_int_insts                       103966                       # number of integer instructions
system.cpu.num_int_register_reads              201376                       # number of times the integer registers were read
system.cpu.num_int_register_writes              86611                       # number of times the integer registers were written
system.cpu.num_load_insts                       14535                       # Number of load instructions
system.cpu.num_mem_refs                         21615                       # number of memory refs
system.cpu.num_store_insts                       7080                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1065      1.00%      1.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     81462     76.56%     77.56% # Class of executed instruction
system.cpu.op_class::IntMult                       13      0.01%     77.57% # Class of executed instruction
system.cpu.op_class::IntDiv                       700      0.66%     78.23% # Class of executed instruction
system.cpu.op_class::FloatAdd                     113      0.11%     78.34% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::SimdAdd                      182      0.17%     78.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                      394      0.37%     78.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.01%     78.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                      416      0.39%     79.28% # Class of executed instruction
system.cpu.op_class::SimdMisc                     406      0.38%     79.66% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.66% # Class of executed instruction
system.cpu.op_class::SimdShift                     29      0.03%     79.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::MemRead                    14066     13.22%     92.91% # Class of executed instruction
system.cpu.op_class::MemWrite                    6473      6.08%     98.99% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 469      0.44%     99.43% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                607      0.57%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     106401                       # Class of executed instruction
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data        20203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20203                       # number of overall hits
system.cpu.dcache.overall_hits::total           20203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1368                       # number of overall misses
system.cpu.dcache.overall_misses::total          1368                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    107473000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    107473000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    107473000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    107473000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21571                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21571                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063418                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063418                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78562.134503                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78562.134503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78562.134503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78562.134503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data         1368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    106105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    106105000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106105000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.063418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.063418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063418                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77562.134503                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77562.134503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77562.134503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77562.134503                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     69764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     69764000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79457.858770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79457.858770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     68886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     68886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.060560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.060560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78457.858770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78457.858770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.069278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76957.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76957.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37219000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37219000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.069278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75957.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75957.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           688.520305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1368                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.768275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   688.520305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.168096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.168096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          877                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             44510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            44510                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       14538                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        7080                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           105                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        78994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            78994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        78994                       # number of overall hits
system.cpu.icache.overall_hits::total           78994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          588                       # number of overall misses
system.cpu.icache.overall_misses::total           588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45851500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45851500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45851500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45851500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        79582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        79582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        79582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        79582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007389                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77978.741497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77978.741497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77978.741497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77978.741497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          588                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          588                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45263500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45263500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45263500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45263500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007389                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76978.741497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76978.741497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76978.741497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76978.741497                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        78994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           78994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        79582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        79582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77978.741497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77978.741497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45263500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45263500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76978.741497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76978.741497                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.213011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            135.343537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.213011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.109427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.109427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          588                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.143555                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            159752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           159752                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       79582                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    252518500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_misses::.cpu.inst                588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1368                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               588                       # number of overall misses
system.l2.overall_misses::.cpu.data              1368                       # number of overall misses
system.l2.overall_misses::total                  1956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    104053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        148434500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44381500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    104053000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       148434500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1956                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1956                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75478.741497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76062.134503                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75886.758691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75478.741497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76062.134503                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75886.758691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     90373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    128874500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     90373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    128874500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65478.741497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66062.134503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65886.758691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65478.741497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66062.134503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65886.758691                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 490                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     36484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36484000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74457.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74457.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     31584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     31584000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64457.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64457.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44381500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44381500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75478.741497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75478.741497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65478.741497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65478.741497                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     67569000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     67569000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76957.858770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76957.858770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     58789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     58789000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66957.858770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66957.858770                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1136.814649                       # Cycle average of tags in use
system.l2.tags.total_refs                        1956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       448.237460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       688.577188                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.027358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.042027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.069386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1956                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1420                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.119385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3912                       # Number of tag accesses
system.l2.tags.data_accesses                     3912                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1956                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  125184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    495.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     252205500                       # Total gap between requests
system.mem_ctrls.avgGap                     128939.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        87552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 149026704.974091023207                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 346715191.164211750031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          588                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1368                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14504000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     34548000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24666.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25254.39                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        87552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        125184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          588                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1368                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    149026705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    346715191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        495741896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    149026705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    149026705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    149026705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    346715191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       495741896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1956                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                12377000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9780000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           49052000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6327.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25077.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1580                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          370                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   336.605405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   204.122949                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   336.338939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          115     31.08%     31.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           92     24.86%     55.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           45     12.16%     68.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           24      6.49%     74.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           17      4.59%     79.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           13      3.51%     82.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            9      2.43%     85.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.81%     85.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           52     14.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          370                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                125184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              495.741896                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          683100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        8625120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    108935550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      5232000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     144450870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.040742                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     12597250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    231601250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1378020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          721050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        5340720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     91376130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     20018880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     138503280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   548.487655                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     51175500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    193023000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1466                       # Transaction distribution
system.membus.trans_dist::ReadExReq               490                       # Transaction distribution
system.membus.trans_dist::ReadExResp              490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1466                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3912                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         3912                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3912                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       125184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       125184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  125184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1956                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1956500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10384000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           588                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          878                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1176                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2736                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  3912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        87552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 125184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1956                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1956    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1956                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    252518500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             978000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            882000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2052000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
