Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  5 22:16:22 2022
| Host         : Titania running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zybo_7_wrapper_timing_summary_routed.rpt -pb zybo_7_wrapper_timing_summary_routed.pb -rpx zybo_7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_7_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.553     -462.613                    651                 2973        0.036        0.000                      0                 2973        1.520        0.000                       0                  1285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.553     -462.613                    651                 2973        0.036        0.000                      0                 2973        1.520        0.000                       0                  1285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          651  Failing Endpoints,  Worst Slack       -4.553ns,  Total Violation     -462.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.553ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 4.664ns (49.275%)  route 4.801ns (50.725%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.107    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.441 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.441    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[29]
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.486     7.679    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.062     7.888    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                 -4.553    

Slack (VIOLATED) :        -4.532ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 4.643ns (49.162%)  route 4.801ns (50.838%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.107    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.420 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.420    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[31]
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.486     7.679    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.062     7.888    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                 -4.532    

Slack (VIOLATED) :        -4.458ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 4.569ns (48.761%)  route 4.801ns (51.239%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.107    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.346 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.346    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[30]
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.486     7.679    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.062     7.888    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                 -4.458    

Slack (VIOLATED) :        -4.442ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 4.553ns (48.673%)  route 4.801ns (51.327%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.107    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.330 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.330    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[28]
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.486     7.679    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y27         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.062     7.888    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                 -4.442    

Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.550ns (48.657%)  route 4.801ns (51.343%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.327 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.327    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[25]
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.485     7.677    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/C
                         clock pessimism              0.230     7.908    
                         clock uncertainty           -0.083     7.825    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.062     7.887    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                 -4.440    

Slack (VIOLATED) :        -4.419ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 4.529ns (48.541%)  route 4.801ns (51.459%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.306 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.306    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[27]
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.485     7.677    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/C
                         clock pessimism              0.230     7.908    
                         clock uncertainty           -0.083     7.825    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.062     7.887    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 -4.419    

Slack (VIOLATED) :        -4.345ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 4.455ns (48.130%)  route 4.801ns (51.870%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.232 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.232    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[26]
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.485     7.677    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/C
                         clock pessimism              0.230     7.908    
                         clock uncertainty           -0.083     7.825    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.062     7.887    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                 -4.345    

Slack (VIOLATED) :        -4.329ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 4.439ns (48.040%)  route 4.801ns (51.960%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.993 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.993    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.216 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.216    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[24]
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.485     7.677    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y26         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/C
                         clock pessimism              0.230     7.908    
                         clock uncertainty           -0.083     7.825    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.062     7.887    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 -4.329    

Slack (VIOLATED) :        -4.328ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 4.436ns (48.023%)  route 4.801ns (51.977%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.213 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.213    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[21]
    SLICE_X17Y25         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.483     7.675    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y25         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/C
                         clock pessimism              0.230     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.062     7.885    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                 -4.328    

Slack (VIOLATED) :        -4.307ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 4.415ns (47.904%)  route 4.801ns (52.096%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.668     2.976    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y20         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i_reg[0]/Q
                         net (fo=20, routed)          1.056     4.488    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.612 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.536     5.148    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.272 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.632     5.904    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.645     6.673    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X14Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.797 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.190     6.987    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_1_n_1
    SLICE_X15Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.372 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.372    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.598     8.303    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.332     8.635 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.679     9.315    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y19         LUT4 (Prop_lut4_I3_O)        0.331     9.646 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.646    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.022 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000    10.022    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.139    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.462 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.456    10.918    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.306    11.224 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.224    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_i_5_n_1
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.756 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.009    11.879    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.192 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000    12.192    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[23]
    SLICE_X17Y25         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        1.483     7.675    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y25         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/C
                         clock pessimism              0.230     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.062     7.885    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                 -4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.566     0.907    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y46          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.113     1.160    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y45          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.834     1.204    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.169    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y40          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.852     1.222    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.550%)  route 0.231ns (52.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.231     1.319    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.364 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1/O
                         net (fo=1, routed)           0.000     1.364    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[50]
    SLICE_X4Y49          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.854     1.224    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.120     1.315    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.566     0.907    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y46          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.110     1.158    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X6Y45          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.834     1.204    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y45          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X6Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.566     0.907    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.112     1.160    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y47          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.835     1.205    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.582     0.923    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.242    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.566     0.907    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.056     1.103    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X8Y43          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.834     1.204    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.582     0.923    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.239     1.302    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.737%)  route 0.243ns (63.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.582     0.923    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.243     1.306    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.585     0.926    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.118     1.172    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y43          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1285, routed)        0.851     1.221    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.089    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y15  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X17Y44    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X17Y44    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X16Y44    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X16Y44    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X21Y45    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X20Y45    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X20Y45    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X20Y45    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X15Y43    zybo_7_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y38     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y38     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y43     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y43     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y51     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y38     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y38     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y38     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y43     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y43     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y42     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y45     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y42     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



