{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "13",
                "@timestamp": "2021-11-13T07:08:34.000034-05:00",
                "@year": "2021",
                "@month": "11"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2020",
                "@month": "03"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding": [
                {"xocs:funding-agency-matched-string": "Chulalongkorn Academic Advancement"},
                {
                    "xocs:funding-agency-matched-string": "Chulalongkorn University",
                    "xocs:funding-agency-acronym": "CU",
                    "xocs:funding-agency": "Chulalongkorn University",
                    "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100002873",
                    "xocs:funding-agency-country": "http://sws.geonames.org/1605651/"
                }
            ],
            "xocs:funding-addon-generated-timestamp": "2021-05-28T16:55:45.958Z",
            "xocs:funding-text": [
                {"$": "ACKNOWLEDGMENT Many thanks to Prof. Ekachai Leelarasmee and Asst. Prof. Kittiphan Techakittiroj for their continuous encouragement, and support. This work is funded by the \u201cChulalongkorn Academic Advancement into Its 2nd Century Project\u201d, and"},
                {"$": "Many thanks to Prof. Ekachai Leelarasmee and Asst. Prof. Kittiphan Techakittiroj for their continuous encouragement, and support. This work is funded by the \"Chulalongkorn Academic Advancement into Its 2nd Century Project\", and \"100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship\"."}
            ],
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Chulalongkorn University"},
                            {"$": "Department of Electrical Engineering"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Ehsan",
                            "preferred-name": {
                                "ce:given-name": "Ehsan",
                                "ce:initials": "E.",
                                "ce:surname": "Ali",
                                "ce:indexed-name": "Ali E."
                            },
                            "@seq": "1",
                            "ce:initials": "E.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Ali",
                            "@auid": "57188973802",
                            "ce:indexed-name": "Ali E."
                        },
                        {
                            "ce:given-name": "Wanchalerm",
                            "preferred-name": {
                                "ce:given-name": "Wanchalerm",
                                "ce:initials": "W.",
                                "ce:surname": "Pora",
                                "ce:indexed-name": "Pora W."
                            },
                            "@seq": "2",
                            "ce:initials": "W.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pora",
                            "@auid": "15220962000",
                            "ce:indexed-name": "Pora W."
                        }
                    ]
                },
                "citation-title": "Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors",
                "abstracts": "© 2020 IEEE.Dedicated 64-bit Floating-Point (FP) hardware is usually not feasible in space-constraint or low-cost FPGA systems. Such systems may, however, need FP operation from time to time. This paper addresses the problem by implementing a fully compatible 64-bit IEEE-754 FP library for 8-bit PicoBlaze processor, which is synthesizable on almost all XILINX FPGAs. This reduces the resource required dramatically. For example, the number of Lookup Tables (LUT) required by an FP IP Core is 31,131; whilst the soft-core processor consumes only 123 LUTs, a 250-fold decrease. A 64-bit FP division operation using the proposed library takes an average clock count of 6,850 cycles. A test bench is setup to perform code verification using comparison method to ensure exactness of results with an ARM-based hardcore FP unit. Verification mechanism is based on Inter-Processor Communication (IPC), shared memory, and interrupt signalling which they are all implemented on an all programmable System- on-Chip XILINX Zynq Ultrascale+ FPGA platform.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "8-bit Soft-Core",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Double Precision Floating Point",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGA Implementation",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "PicoBlaze",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Software Library",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9069539",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "2020 8th International Electrical Engineering Congress, iEECON 2020",
                        "@xml:lang": "eng"
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781728130767",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "8th International Electrical Engineering Congress, iEECON 2020",
                            "confsponsors": {
                                "confsponsor": [
                                    {"$": "Daicel"},
                                    {"$": "iRCT"},
                                    {"$": "NRCT"},
                                    {"$": "R V Connex"}
                                ],
                                "@complete": "n"
                            },
                            "confnumber": "8",
                            "confcatnumber": "CFP2002X-ART",
                            "confseriestitle": "International Electrical Engineering Congress",
                            "conflocation": {
                                "venue": "Chiang Mai Grandview Hotel and Convention Center",
                                "@country": "tha",
                                "city": "Chiang Mai"
                            },
                            "confcode": "159522",
                            "confdate": {
                                "enddate": {
                                    "@day": "06",
                                    "@year": "2020",
                                    "@month": "03"
                                },
                                "startdate": {
                                    "@day": "04",
                                    "@year": "2020",
                                    "@month": "03"
                                }
                            },
                            "conftheme": "The Future of Life"
                        }
                    }},
                    "sourcetitle": "2020 8th International Electrical Engineering Congress, iEECON 2020",
                    "publicationdate": {
                        "month": "03",
                        "year": "2020",
                        "date-text": "March 2020",
                        "day": "01"
                    },
                    "sourcetitle-abbrev": "Int. Electr. Eng. Congr., iEECON",
                    "@country": "usa",
                    "issuetitle": "2020 8th International Electrical Engineering Congress, iEECON 2020",
                    "publicationyear": {"@first": "2020"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "article-number": "9077411",
                    "@srcid": "21100995097"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "2102"},
                            {"$": "2105"},
                            {"$": "2208"},
                            {"$": "2504"},
                            {"$": "3105"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "721",
                                "classification-description": "Computer Circuits and Logic Elements"
                            },
                            {
                                "classification-code": "723.1",
                                "classification-description": "Computer Programming"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "ENER"},
                            {"$": "ENGI"},
                            {"$": "MATE"},
                            {"$": "PHYS"}
                        ]
                    }
                ]}},
                "grantlist": {
                    "@complete": "y",
                    "grant-text": {
                        "$": "Many thanks to Prof. Ekachai Leelarasmee and Asst. Prof. Kittiphan Techakittiroj for their continuous encouragement, and support. This work is funded by the \"Chulalongkorn Academic Advancement into Its 2nd Century Project\", and \"100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship\".",
                        "@xml:lang": "eng"
                    }
                }
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2020 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "15",
                    "@timestamp": "BST 21:39:31",
                    "@year": "2020",
                    "@month": "06"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "631824794",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "925885063",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20202108704638",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20202053440",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85085021281",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85085021281",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/iEECON48109.2020.229455"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "16",
                "reference": [
                    {
                        "ref-fulltext": "W. Buchholz, \"Fingers or fists? (the choice of decimal or binary representation), \" Commun. ACM, vol. 2, no. 12, pp. 3-11, Dec. 1959. [Online]. Available: http://doi.acm.org/10.1145/368518.368529",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1959"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/368518.368529",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Fingers or fists? The choice of decimal or binary representation"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0012032037",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "2",
                                    "@issue": "12"
                                },
                                "pagerange": {
                                    "@first": "3",
                                    "@last": "11"
                                }
                            },
                            "ref-text": "Dec",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "W.",
                                "@_fa": "true",
                                "ce:surname": "Buchholz",
                                "ce:indexed-name": "Buchholz W."
                            }]},
                            "ref-sourcetitle": "Commun. ACM"
                        }
                    },
                    {
                        "ref-fulltext": "M. Cornea, J. Harrison, C. Anderson, P. T. P. Tang, E. Schneider, and E. Gvozdev, \"A software implementation of the ieee 754r decimal floating-point arithmetic using the binary encoding format, \" IEEE Transactions on Computers, vol. 58, no. 2, pp. 148-162, Feb 2009.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "A software implementation of the ieee 754r decimal floating-point arithmetic using the binary encoding format"},
                            "refd-itemidlist": {"itemid": {
                                "$": "70350779140",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "58",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "148",
                                    "@last": "162"
                                }
                            },
                            "ref-text": "Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Cornea",
                                    "ce:indexed-name": "Cornea M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Harrison",
                                    "ce:indexed-name": "Harrison J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson C."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.T.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Tang",
                                    "ce:indexed-name": "Tang P.T.P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Schneider",
                                    "ce:indexed-name": "Schneider E."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Gvozdev",
                                    "ce:indexed-name": "Gvozdev E."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computers"
                        }
                    },
                    {
                        "ref-fulltext": "\"Performance and resource utilization for floating-point v7.1-vivado design suite release 2019.1, \" Xilinx, 2019. [Online]. Available: https://www.xilinx.com/support/documentation/ip documentation/ru/floating-point.html",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/support/documentation/ipdocumentation/ru/floating-point.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85085044143",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx",
                            "ref-sourcetitle": "Performance and resource utilization for floating-point v7.1-vivado design suite release 2019.1"
                        }
                    },
                    {
                        "ref-fulltext": "\"Logicore ip floating-point operator v7.1-logicore ip product guide-vivado design suite pg060, \" Xilinx, Oct 2017. [Online]. Available: https://www.xilinx.com/support/documentation/ip documentation/floating point/v7 1/pg060-floating-point.pdf",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/support/documentation/ipdocumentation/floatingpoint/v71/pg060-floating-point.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85074687527",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, Oct",
                            "ref-sourcetitle": "Logicore IP floating-point operator v7.1-logicore IP product guide-vivado design suite pg060"
                        }
                    },
                    {
                        "ref-fulltext": "X. Fang and M. Leeser, \"Open-source variable-precision floating-point library for major commercial FPGAs, \" ACM Trans. Reconfigurable Technol. Syst., vol. 9, no. 3, pp. 20: 1-20: 17, Jul. 2016. [Online]. Available: http://doi.acm.org/10.1145/2851507",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/2851507",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Open-source variable-precision floating-point library for major commercial FPGAS"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85009415121",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "9",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "201",
                                    "@last": "2017"
                                }
                            },
                            "ref-text": "Jul",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Fang",
                                    "ce:indexed-name": "Fang X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Leeser",
                                    "ce:indexed-name": "Leeser M."
                                }
                            ]},
                            "ref-sourcetitle": "ACM Trans. Reconfigurable Technol. Syst"
                        }
                    },
                    {
                        "ref-fulltext": "D. F. Sánchez, D. M. Muñoz, C. H. Llanos, and M. Ayala-Rincõn, \"Parameterizable floating-point library for arithmetic operations in FPGAs, \" in Proceedings of the 22Nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, ser. SBCCI '09. New York, NY, USA: ACM, 2009, pp. 40: 1-40: 6. [Online]. Available: http://doi.acm.org/10.1145/1601896.1601948",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/1601896.1601948",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Parameterizable floating-point library for arithmetic operations in FPGAS"},
                            "refd-itemidlist": {"itemid": {
                                "$": "70949100993",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "401",
                                "@last": "406"
                            }},
                            "ref-text": "New York, NY, USA: ACM",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Sánchez",
                                    "ce:indexed-name": "Sanchez D.F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Muñoz",
                                    "ce:indexed-name": "Munoz D.M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Llanos",
                                    "ce:indexed-name": "Llanos C.H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Ayala-Rincõn",
                                    "ce:indexed-name": "Ayala-Rincon M."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 22Nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, ser. SBCCI '09"
                        }
                    },
                    {
                        "ref-fulltext": "L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, \"Mpfr: A multiple-precision binary floating-point library with correct rounding, \" ACM Trans. Math. Softw., vol. 33, no. 2, Jun. 2007. [Online]. Available: http://doi.acm.org/10.1145/1236463.1236468",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/1236463.1236468",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Mpfr: A multiple-precision binary floating-point library with correct rounding"},
                            "refd-itemidlist": {"itemid": {
                                "$": "34547422405",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "33",
                                "@issue": "2"
                            }},
                            "ref-text": "Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Fousse",
                                    "ce:indexed-name": "Fousse L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Hanrot",
                                    "ce:indexed-name": "Hanrot G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Lefèvre",
                                    "ce:indexed-name": "Lefevre V."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Pélissier",
                                    "ce:indexed-name": "Pelissier P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Zimmermann",
                                    "ce:indexed-name": "Zimmermann P."
                                }
                            ]},
                            "ref-sourcetitle": "ACM Trans. Math. Softw"
                        }
                    },
                    {
                        "ref-fulltext": "\"Github project-soft-ieee754, \" 2019. [Online]. Available: https://github.com/LiraNuna/soft-ieee754",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/LiraNuna/soft-ieee754",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85085041774",
                                "@idtype": "SGR"
                            }},
                            "ref-sourcetitle": "Github project-soft-ieee754"
                        }
                    },
                    {
                        "ref-fulltext": "M. Cornea, C. Anderson, J. Harrison, P. T. P. Tang, E. V. Schneider, and C. Tsen, \"A software implementation of the ieee 754r decimal floatingpoint arithmetic using the binary encoding format, \" IEEE Transactions on Computers, 2007.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "A software implementation of the ieee 754r decimal floatingpoint arithmetic using the binary encoding format"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85084992623",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Cornea",
                                    "ce:indexed-name": "Cornea M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Harrison",
                                    "ce:indexed-name": "Harrison J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.T.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Tang",
                                    "ce:indexed-name": "Tang P.T.P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "E.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Schneider",
                                    "ce:indexed-name": "Schneider E.V."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Tsen",
                                    "ce:indexed-name": "Tsen C."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computers"
                        }
                    },
                    {
                        "ref-fulltext": "J. Hauser, \"Berkeley softfloat, \" 2019. [Online]. Available: http://www.jhauser.us/arithmetic/SoftFloat.html",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.jhauser.us/arithmetic/SoftFloat.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85041443989",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Hauser",
                                "ce:indexed-name": "Hauser J."
                            }]},
                            "ref-sourcetitle": "Berkeley softfloat"
                        }
                    },
                    {
                        "ref-fulltext": "B. D. De Dinechin, C.-P. Jeannerod, C. Monat, and J.-M. Muller, \"A floating-point library for integer processors, \" Proceedings of SPIE-The International Society for Optical Engineering, vol. 5559, 10 2004.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "A floating-point library for integer processors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "15844403804",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "5559"},
                                "pagerange": {"@first": "10"}
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.D.",
                                    "@_fa": "true",
                                    "ce:surname": "De Dinechin",
                                    "ce:indexed-name": "De Dinechin B.D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.-P.",
                                    "@_fa": "true",
                                    "ce:surname": "Jeannerod",
                                    "ce:indexed-name": "Jeannerod C.-P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Monat",
                                    "ce:indexed-name": "Monat C."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.-M.",
                                    "@_fa": "true",
                                    "ce:surname": "Muller",
                                    "ce:indexed-name": "Muller J.-M."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of SPIE-The International Society for Optical Engineering"
                        }
                    },
                    {
                        "ref-fulltext": "J.-M. Muller, N. Brunie, F. De Dinechin, C.-P. Jeannerod, M. Joldes, V. Lefèvre, G. Melquiond, N. Revol, and S. Torres, Handbook of Floating-Point Arithmetic-Second Edition. Birkhauser, 2018.",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85053292087",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Second Edition. Birkhauser",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.-M.",
                                    "@_fa": "true",
                                    "ce:surname": "Muller",
                                    "ce:indexed-name": "Muller J.-M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Brunie",
                                    "ce:indexed-name": "Brunie N."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "De Dinechin",
                                    "ce:indexed-name": "De Dinechin F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "C.-P.",
                                    "@_fa": "true",
                                    "ce:surname": "Jeannerod",
                                    "ce:indexed-name": "Jeannerod C.-P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Joldes",
                                    "ce:indexed-name": "Joldes M."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Lefèvre",
                                    "ce:indexed-name": "Lefevre V."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Melquiond",
                                    "ce:indexed-name": "Melquiond G."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Revol",
                                    "ce:indexed-name": "Revol N."
                                },
                                {
                                    "@seq": "9",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Torres",
                                    "ce:indexed-name": "Torres S."
                                }
                            ]},
                            "ref-sourcetitle": "Handbook of Floating-Point Arithmetic"
                        }
                    },
                    {
                        "@date-locked": "2021-09-27T00:00:00.000",
                        "ref-fulltext": "\"Ieee standard for floating-point arithmetic, \" IEEE Std 754-2008, pp. 1-70, Aug 2008.",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "Ieee standard for floating-point arithmetic"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85096105190",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "70"
                            }},
                            "ref-text": "Aug",
                            "ref-sourcetitle": "IEEE Std 754-2008"
                        }
                    },
                    {
                        "ref-fulltext": "P. Knupp and K. Salari, \"Verification of computer codes in computational science and engineering, \" 2002.",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "refd-itemidlist": {"itemid": {
                                "$": "1142263349",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Knupp",
                                    "ce:indexed-name": "Knupp P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Salari",
                                    "ce:indexed-name": "Salari K."
                                }
                            ]},
                            "ref-sourcetitle": "Verification of computer codes in computational science and engineering"
                        }
                    },
                    {
                        "ref-fulltext": "\"Floating point, \" 2019. [Online]. Available: https://developer.arm.com/technologies/floating-point",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://developer.arm.com/technologies/floating-point",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85085010321",
                                "@idtype": "SGR"
                            }},
                            "ref-sourcetitle": "Floating point"
                        }
                    },
                    {
                        "ref-fulltext": "S.-L. Tsao and S.-Y. Lee, \"Performance evaluation of inter-processor communication for an embedded heterogeneous multi-core processor, \" Journal of Information Science and Engineering, vol. 28, pp. 537-554, 05 2012.",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Performance evaluation of inter-processor communication for an embedded heterogeneous multi-core processor"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84862069947",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "28",
                                    "@issue": "5"
                                },
                                "pagerange": {
                                    "@first": "537",
                                    "@last": "554"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.-L.",
                                    "@_fa": "true",
                                    "ce:surname": "Tsao",
                                    "ce:indexed-name": "Tsao S.-L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.-Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Lee",
                                    "ce:indexed-name": "Lee S.-Y."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of Information Science and Engineering"
                        }
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85085021281",
        "dc:description": "Dedicated 64-bit Floating-Point (FP) hardware is usually not feasible in space-constraint or low-cost FPGA systems. Such systems may, however, need FP operation from time to time. This paper addresses the problem by implementing a fully compatible 64-bit IEEE-754 FP library for 8-bit PicoBlaze processor, which is synthesizable on almost all XILINX FPGAs. This reduces the resource required dramatically. For example, the number of Lookup Tables (LUT) required by an FP IP Core is 31,131; whilst the soft-core processor consumes only 123 LUTs, a 250-fold decrease. A 64-bit FP division operation using the proposed library takes an average clock count of 6,850 cycles. A test bench is setup to perform code verification using comparison method to ensure exactness of results with an ARM-based hardcore FP unit. Verification mechanism is based on Inter-Processor Communication (IPC), shared memory, and interrupt signalling which they are all implemented on an all programmable System- on-Chip XILINX Zynq Ultrascale+ FPGA platform.",
        "prism:coverDate": "2020-03-01",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85085021281",
        "subtypeDescription": "Conference Paper",
        "dc:creator": {"author": [{
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85085021281"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85085021281&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85085021281&origin=inward"
            }
        ],
        "prism:isbn": "9781728130767",
        "prism:publicationName": "2020 8th International Electrical Engineering Congress, iEECON 2020",
        "source-id": "21100995097",
        "citedby-count": "5",
        "subtype": "cp",
        "dc:title": "Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors",
        "openaccess": "0",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/iEECON48109.2020.229455",
        "publishercopyright": "© 2020 IEEE.",
        "article-number": "9077411",
        "dc:identifier": "SCOPUS_ID:85085021281",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Code verification",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Comparison methods",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Floating points",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Fully compatible",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Inter processor communication",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Programmable system on chips",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Soft-core processors",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Space constraints",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "8-bit Soft-Core"
        },
        {
            "@_fa": "true",
            "$": "Double Precision Floating Point"
        },
        {
            "@_fa": "true",
            "$": "FPGA Implementation"
        },
        {
            "@_fa": "true",
            "$": "PicoBlaze"
        },
        {
            "@_fa": "true",
            "$": "Software Library"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Energy Engineering and Power Technology",
            "@code": "2102",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Renewable Energy, Sustainability and the Environment",
            "@code": "2105",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Electronic, Optical and Magnetic Materials",
            "@code": "2504",
            "@abbrev": "MATE"
        },
        {
            "@_fa": "true",
            "$": "Instrumentation",
            "@code": "3105",
            "@abbrev": "PHYS"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        },
        {
            "ce:given-name": "Wanchalerm",
            "preferred-name": {
                "ce:given-name": "Wanchalerm",
                "ce:initials": "W.",
                "ce:surname": "Pora",
                "ce:indexed-name": "Pora W."
            },
            "@seq": "2",
            "ce:initials": "W.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pora",
            "@auid": "15220962000",
            "author-url": "https://api.elsevier.com/content/author/author_id/15220962000",
            "ce:indexed-name": "Pora W."
        }
    ]}
}}