# Synopsys Constraint Checker(syntax only), version maplat, Build 1176R, built Apr 20 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Fri Sep 11 13:39:48 2015


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                           Requested     Requested     Clock        Clock                
Clock                           Frequency     Period        Type         Group                
----------------------------------------------------------------------------------------------
System                          1.0 MHz       1000.000      system       system_clkgroup      
top|clk                         309.1 MHz     3.236         inferred     Autoconstr_clkgroup_0
top|norm_clk_inferred_clock     4.2 MHz       240.613       inferred     Autoconstr_clkgroup_1
==============================================================================================
