$date
	Sun Nov 22 13:32:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! q [11:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 12 & val [11:0] $end
$scope module e1 $end
$var wire 1 " clk $end
$var wire 12 ' data [11:0] $end
$var wire 1 # en $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var reg 12 ( out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
0%
0$
0#
0"
bx !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
b0 !
b0 (
0"
1%
#11
1"
#12
0"
b1100100 &
b1100100 '
0%
#13
1"
#14
0"
1$
#15
b1100100 !
b1100100 (
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
1#
0$
#35
b1100101 !
b1100101 (
1"
#36
0"
#37
b1100110 !
b1100110 (
1"
#38
0"
#39
b1100111 !
b1100111 (
1"
#40
0"
#41
b1101000 !
b1101000 (
1"
#42
0"
#43
b1101001 !
b1101001 (
1"
#44
0"
#45
b1101010 !
b1101010 (
1"
#46
0"
#47
b1101011 !
b1101011 (
1"
#48
0"
#49
b1101100 !
b1101100 (
1"
#50
0"
#51
b1101101 !
b1101101 (
1"
#52
0"
#53
b1101110 !
b1101110 (
1"
#54
0"
#55
b1101111 !
b1101111 (
1"
#56
0"
#57
b1110000 !
b1110000 (
1"
#58
0"
#59
b1110001 !
b1110001 (
1"
#60
0"
#61
b1110010 !
b1110010 (
1"
#62
0"
#63
b1110011 !
b1110011 (
1"
#64
0"
#65
b1110100 !
b1110100 (
1"
#66
0"
#67
b1110101 !
b1110101 (
1"
#68
0"
#69
b1110110 !
b1110110 (
1"
#70
0"
#71
b1110111 !
b1110111 (
1"
#72
0"
#73
b1111000 !
b1111000 (
1"
#74
0"
#75
b1111001 !
b1111001 (
1"
#76
0"
#77
b1111010 !
b1111010 (
1"
#78
0"
#79
b1111011 !
b1111011 (
1"
#80
0"
#81
b1111100 !
b1111100 (
1"
#82
0"
#83
b1111101 !
b1111101 (
1"
#84
0"
#85
b1111110 !
b1111110 (
1"
#86
0"
#87
b1111111 !
b1111111 (
1"
#88
0"
#89
b10000000 !
b10000000 (
1"
#90
0"
#91
b10000001 !
b10000001 (
1"
#92
0"
#93
b10000010 !
b10000010 (
1"
#94
0"
