//===-- TMS9900RegisterInfo.cpp - TMS9900 Register Information ------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the TMS9900 implementation of the TargetRegisterInfo
// class.
//
//===----------------------------------------------------------------------===//

#include "TMS9900RegisterInfo.h"
#include "TMS9900.h"
#include "TMS9900Subtarget.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/RegisterScavenging.h"
#include "llvm/CodeGen/TargetFrameLowering.h"
#include "llvm/CodeGen/TargetInstrInfo.h"
#include "llvm/IR/Function.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/MC/MCInstrDesc.h"

using namespace llvm;

#define DEBUG_TYPE "tms9900-reg-info"

#define GET_REGINFO_TARGET_DESC
#include "TMS9900GenRegisterInfo.inc"

TMS9900RegisterInfo::TMS9900RegisterInfo(const TMS9900Subtarget &STI)
    : TMS9900GenRegisterInfo(TMS9900::R11) {}

const MCPhysReg *
TMS9900RegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {
  // R13, R14, R15 are callee-saved
  // R10 (SP) and R11 (LR) are handled specially
  static const MCPhysReg CalleeSavedRegs[] = {
    TMS9900::R13, TMS9900::R14, TMS9900::R15, 0
  };
  return CalleeSavedRegs;
}

const uint32_t *
TMS9900RegisterInfo::getCallPreservedMask(const MachineFunction &MF,
                                           CallingConv::ID) const {
  return CSR_TMS9900_RegMask;
}

BitVector TMS9900RegisterInfo::getReservedRegs(const MachineFunction &MF) const {
  BitVector Reserved(getNumRegs());
  const TMS9900Subtarget &Subtarget = MF.getSubtarget<TMS9900Subtarget>();

  // R10 is the stack pointer
  Reserved.set(TMS9900::R10);

  // R11 is the link register (return address)
  Reserved.set(TMS9900::R11);

  // Functions with dynamic stack allocation or an exposed frame address use
  // callee-saved R13 as a stable base for fixed frame objects.
  if (Subtarget.getFrameLowering()->hasFP(MF))
    Reserved.set(TMS9900::R13);

  // R12 is the CRU base address register.  Reserve it only when the
  // program uses CRU instructions (-mattr=+reserve-cru).
  if (Subtarget.reserveCRU())
    Reserved.set(TMS9900::R12);

  // Interrupt entry stores the interrupted WP, PC, and ST in the interrupt
  // workspace's R13, R14, and R15.  RTWP consumes those values directly, so
  // an interrupt handler must preserve them for its entire lifetime.
  if (MF.getFunction().hasFnAttribute("interrupt")) {
    markSuperRegs(Reserved, TMS9900::R13);
    markSuperRegs(Reserved, TMS9900::R14);
    markSuperRegs(Reserved, TMS9900::R15);
  }

  // Internal registers are not allocatable
  Reserved.set(TMS9900::PC);
  Reserved.set(TMS9900::WP);
  Reserved.set(TMS9900::ST);

  return Reserved;
}

bool TMS9900RegisterInfo::requiresRegisterScavenging(
    const MachineFunction &MF) const {
  return true;
}

bool TMS9900RegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator MI,
                                               int SPAdj,
                                               unsigned FIOperandNum,
                                               RegScavenger *RS) const {
  MachineInstr &MI_ref = *MI;
  MachineBasicBlock &MBB = *MI_ref.getParent();
  MachineFunction &MF = *MBB.getParent();
  const TMS9900Subtarget &Subtarget = MF.getSubtarget<TMS9900Subtarget>();
  const TargetInstrInfo &TII = *Subtarget.getInstrInfo();
  const TargetRegisterInfo &TRI = *Subtarget.getRegisterInfo();
  const MachineFrameInfo &MFI = MF.getFrameInfo();
  const bool HasFP = Subtarget.getFrameLowering()->hasFP(MF);
  const Register FrameReg = HasFP ? TMS9900::R13 : TMS9900::R10;
  DebugLoc DL = MI_ref.getDebugLoc();

  int FrameIndex = MI_ref.getOperand(FIOperandNum).getIndex();
  int64_t Offset = MFI.getObjectOffset(FrameIndex) + (HasFP ? 0 : SPAdj);

  // Add the offset from the fixed frame base (R10 normally, R13 with an FP).
  // Stack objects are at negative offsets from the original SP,
  // but we need to compute from the current SP (after prologue allocation)
  //
  // Stack layout for non-leaf functions with locals:
  //   SP_entry            (4-byte aligned)
  //     [R11, 2 bytes]    -- DECT R10
  //   SP_entry - 2
  //     [locals, StackSize bytes]
  //     [2 bytes padding] -- for 4-byte alignment after DECT
  //   frame base = SP_entry - StackSize - 4
  //
  // LLVM's ObjectOffset is relative to (SP_entry - 2), the frame pointer.
  // For non-fixed objects: address = (SP + StackSize + 2) + ObjectOffset
  // For fixed objects:     address = (SP + StackSize + 4) + ObjectOffset
  int64_t StackAdj = MFI.getStackSize();
  const Function &F = MF.getFunction();
  bool IsNonLeaf = MFI.hasCalls() &&
      !F.hasFnAttribute(Attribute::Naked) && !F.hasFnAttribute("interrupt");
  if (IsNonLeaf && StackAdj > 0) {
    StackAdj += 2; // alignment padding (prologue allocates StackSize+2)
  }
  if (MFI.isFixedObjectIndex(FrameIndex) && IsNonLeaf) {
    StackAdj += 2; // Account for the saved return address (R11).
  }
  Offset += StackAdj;

  unsigned Opc = MI_ref.getOpcode();

  // Handle LEAfi pseudo - materialize frame address into a register
  // LEAfi $rd, memri($base, $offset)
  // Where $base is a frame index, $offset is an immediate
  // Expands to: MOV R10, $rd; AI $rd, <computed offset>
  if (Opc == TMS9900::LEAfi) {
    // Get the destination register (operand 0)
    Register DestReg = MI_ref.getOperand(0).getReg();

    // memri operand: operand 1 is base (frame index), operand 2 is offset
    // FIOperandNum should be 1 (the base part of memri)
    int64_t ExtraOffset = MI_ref.getOperand(FIOperandNum + 1).getImm();
    int64_t TotalOffset = Offset + ExtraOffset;

    // Copy the stable frame base into DestReg.
    BuildMI(MBB, MI, DL, TII.get(TMS9900::MOVrr), DestReg)
        .addReg(FrameReg);

    // Build: AI DestReg, TotalOffset (only if non-zero)
    if (TotalOffset != 0) {
      BuildMI(MBB, MI, DL, TII.get(TMS9900::AI), DestReg)
          .addReg(DestReg)
          .addImm(TotalOffset);
    }

    // Remove the LEAfi pseudo
    MI_ref.eraseFromParent();
    return true;
  }

  // Handle MOV_FI_Load and MOV_FI_Store with indexed addressing
  // These instructions have a memri operand: (register, immediate)
  // The frame index is in operand FIOperandNum, and the offset is in FIOperandNum+1
  if (Opc == TMS9900::MOV_FI_Load || Opc == TMS9900::MOV_FI_Store) {
    MI_ref.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false);

    // Add the computed offset to the existing immediate offset
    MachineOperand &OffsetOp = MI_ref.getOperand(FIOperandNum + 1);
    int64_t ExistingOffset = OffsetOp.getImm();
    OffsetOp.setImm(Offset + ExistingOffset);

    return false;
  }

  // For other instructions that just need a register with the address
  // (like legacy code or other uses of frame indices)

  int TiedOp = MI_ref.getDesc().getOperandConstraint(FIOperandNum,
                                                     MCOI::TIED_TO);
  bool TiedToDef = (TiedOp != -1);

  // If offset is 0 and the operand is not tied, use the frame base directly.
  if (Offset == 0 && !TiedToDef) {
    MI_ref.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false);
    return false;
  }

  if (TiedToDef) {
    MachineOperand &DefOp = MI_ref.getOperand(TiedOp);
    if (DefOp.isReg()) {
      Register BaseReg = DefOp.getReg();

      // Compute BaseReg = FrameReg + Offset so the tied def uses the same
      // register.
      BuildMI(MBB, MI, DL, TII.get(TMS9900::MOVrr), BaseReg)
          .addReg(FrameReg);
      if (Offset != 0) {
        BuildMI(MBB, MI, DL, TII.get(TMS9900::AI), BaseReg)
            .addReg(BaseReg)
            .addImm(Offset);
      }

      MI_ref.getOperand(FIOperandNum).ChangeToRegister(BaseReg, false);
      return false;
    }
  }

  // For non-zero offsets, compute the effective address into a scratch
  // register. We must scavenge here to avoid clobbering a live register.
  if (!RS)
    report_fatal_error("TMS9900 requires register scavenging for frame indices");

  const TargetRegisterClass *RC =
      MI_ref.getRegClassConstraint(FIOperandNum, &TII, &TRI);
  if (!RC)
    RC = &TMS9900::GR16RegClass;

  auto RegConflicts = [&](Register Reg) {
    return MI_ref.readsRegister(Reg, &TRI) ||
           MI_ref.definesRegister(Reg, &TRI);
  };

  Register ScratchReg = RS->FindUnusedReg(RC);
  if (ScratchReg && RegConflicts(ScratchReg))
    ScratchReg = Register();

  if (!ScratchReg) {
    ScratchReg = RS->scavengeRegisterBackwards(
        *RC, MI, /*RestoreAfter=*/true, SPAdj, /*AllowSpill=*/true);
  }
  if (!ScratchReg)
    report_fatal_error("TMS9900: failed to scavenge scratch register");
  RS->setRegUsed(ScratchReg);

  // Compute address: ScratchReg = FrameReg + Offset.
  BuildMI(MBB, MI, DL, TII.get(TMS9900::MOVrr), ScratchReg)
      .addReg(FrameReg);

  // AI ScratchReg, Offset
  BuildMI(MBB, MI, DL, TII.get(TMS9900::AI), ScratchReg)
      .addReg(ScratchReg)
      .addImm(Offset);

  // Replace the frame index operand with the scratch register
  MI_ref.getOperand(FIOperandNum).ChangeToRegister(ScratchReg, false);

  return false;
}

Register TMS9900RegisterInfo::getFrameRegister(const MachineFunction &MF) const {
  const TMS9900Subtarget &Subtarget = MF.getSubtarget<TMS9900Subtarget>();
  return Subtarget.getFrameLowering()->hasFP(MF) ? TMS9900::R13
                                                 : TMS9900::R10;
}
