[{"DBLP title": "Layout decomposition for triple patterning lithography.", "DBLP authors": ["Bei Yu", "Kun Yuan", "Boyang Zhang", "Duo Ding", "David Z. Pan"], "year": 2011, "MAG papers": [{"PaperId": 3149715914, "PaperTitle": "layout decomposition for triple patterning lithography", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 80, "Affiliations": {}}, {"PaperId": 2159287000, "PaperTitle": "layout decomposition for triple patterning lithography", "Year": 2011, "CitationCount": 102, "EstimatedCitation": 155, "Affiliations": {"university of texas at austin": 4.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal layout decomposition for double patterning technology.", "DBLP authors": ["Xiaoping Tang", "Minsik Cho"], "year": 2011, "MAG papers": [{"PaperId": 3150945947, "PaperTitle": "optimal layout decomposition for double patterning technology", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}, {"PaperId": 2046206692, "PaperTitle": "optimal layout decomposition for double patterning technology", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 55, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "A framework for double patterning-enabled design.", "DBLP authors": ["Rani S. Ghaida", "Kanak B. Agarwal", "Sani R. Nassif", "Xin Yuan", "Lars Liebmann", "Puneet Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2013251580, "PaperTitle": "a framework for double patterning enabled design", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california los angeles": 2.0, "ibm": 4.0}}, {"PaperId": 3142820954, "PaperTitle": "a framework for double patterning enabled design", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Unequal-error-protection codes in SRAMs for mobile multimedia applications.", "DBLP authors": ["Xuebei Yang", "Kartik Mohanram"], "year": 2011, "MAG papers": [{"PaperId": 2144408643, "PaperTitle": "unequal error protection codes in srams for mobile multimedia applications", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of pittsburgh": 1.0, "rice university": 1.0}}, {"PaperId": 3143589795, "PaperTitle": "unequal error protection codes in srams for mobile multimedia applications", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Detecting stability faults in sub-threshold SRAMs.", "DBLP authors": ["Chen-Wei Lin", "Hao-Yu Yang", "Chin-Yuan Huang", "Hung-Hsin Chen", "Mango Chia-Tso Chao"], "year": 2011, "MAG papers": [{"PaperId": 1964756714, "PaperTitle": "detecting stability faults in sub threshold srams", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 5.0}}, {"PaperId": 3150621664, "PaperTitle": "detecting stability faults in sub threshold srams", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Pseudo-functional testing for small delay defects considering power supply noise effects.", "DBLP authors": ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "year": 2011, "MAG papers": [{"PaperId": 2461996501, "PaperTitle": "pseudo functional testing for small delay defects considering power supply noise effects", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3147350862, "PaperTitle": "pseudo functional testing for small delay defects considering power supply noise effects", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}, {"PaperId": 2075423638, "PaperTitle": "pseudo functional testing for small delay defects considering power supply noise effects", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding.", "DBLP authors": ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 3147015593, "PaperTitle": "a low power memory architecture with application aware power management for motion disparity estimation in multiview video coding", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}, {"PaperId": 2087496153, "PaperTitle": "a low power memory architecture with application aware power management for motion disparity estimation in multiview video coding", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"universidade federal do rio grande do sul": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Bandwidth-aware reconfigurable cache design with hybrid memory technologies.", "DBLP authors": ["Jishen Zhao", "Cong Xu", "Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 2066190905, "PaperTitle": "bandwidth aware reconfigurable cache design with hybrid memory technologies", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"pennsylvania state university": 3.0}}, {"PaperId": 3142815259, "PaperTitle": "bandwidth aware reconfigurable cache design with hybrid memory technologies", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Feedback control based cache reliability enhancement for emerging multicores.", "DBLP authors": ["Hui Zhao", "Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir"], "year": 2011, "MAG papers": [{"PaperId": 3142850665, "PaperTitle": "feedback control based cache reliability enhancement for emerging multicores", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 1986353504, "PaperTitle": "feedback control based cache reliability enhancement for emerging multicores", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "GPU programming for EDA with OpenCL.", "DBLP authors": ["Rasit Onur Topaloglu", "Benedict R. Gaster"], "year": 2011, "MAG papers": [{"PaperId": 3148407847, "PaperTitle": "gpu programming for eda with opencl", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2021342540, "PaperTitle": "gpu programming for eda with opencl", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"globalfoundries": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A SimPLR method for routability-driven placement.", "DBLP authors": ["Myung-Chul Kim", "Jin Hu", "Dongjin Lee", "Igor L. Markov"], "year": 2011, "MAG papers": [{"PaperId": 2072175262, "PaperTitle": "a simplr method for routability driven placement", "Year": 2011, "CitationCount": 70, "EstimatedCitation": 101, "Affiliations": {"university of michigan": 4.0}}, {"PaperId": 3145272032, "PaperTitle": "a simplr method for routability driven placement", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Ripple: An effective routability-driven placer by iterative cell movement.", "DBLP authors": ["Xu He", "Tao Huang", "Linfu Xiao", "Haitong Tian", "Guxin Cui", "Evangeline F. Y. Young"], "year": 2011, "MAG papers": [{"PaperId": 1971840653, "PaperTitle": "ripple an effective routability driven placer by iterative cell movement", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 76, "Affiliations": {"the chinese university of hong kong": 6.0}}, {"PaperId": 3148798416, "PaperTitle": "ripple an effective routability driven placer by iterative cell movement", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Routability-driven analytical placement for mixed-size circuit designs.", "DBLP authors": ["Meng-Kai Hsu", "Sheng Chou", "Tzu-Hen Lin", "Yao-Wen Chang"], "year": 2011, "MAG papers": [{"PaperId": 3141126213, "PaperTitle": "routability driven analytical placement for mixed size circuit designs", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}, {"PaperId": 2085456403, "PaperTitle": "routability driven analytical placement for mixed size circuit designs", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 79, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs.", "DBLP authors": ["Yi-Lin Chuang", "Hong-Ting Lin", "Tsung-Yi Ho", "Yao-Wen Chang", "Diana Marculescu"], "year": 2011, "MAG papers": [{"PaperId": 3146247396, "PaperTitle": "price power reduction by placement and clock network co synthesis for pulsed latch designs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2015406927, "PaperTitle": "price power reduction by placement and clock network co synthesis for pulsed latch designs", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 2.0, "carnegie mellon university": 1.0, "national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories.", "DBLP authors": ["Dimitri de Jonghe", "Georges G. E. Gielen"], "year": 2011, "MAG papers": [{"PaperId": 2048497251, "PaperTitle": "efficient analytical macromodeling of large analog circuits by transfer function trajectories", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal statistical chip disposition.", "DBLP authors": ["Vladimir Zolotov", "Jinjun Xiong"], "year": 2011, "MAG papers": [{"PaperId": 1980051401, "PaperTitle": "optimal statistical chip disposition", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 2.0}}, {"PaperId": 3144521781, "PaperTitle": "optimal statistical chip disposition", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Temperature aware statistical static timing analysis.", "DBLP authors": ["Artem Rogachev", "Lu Wan", "Deming Chen"], "year": 2011, "MAG papers": [{"PaperId": 3150336644, "PaperTitle": "temperature aware statistical static timing analysis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 1984089077, "PaperTitle": "temperature aware statistical static timing analysis", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Fast statistical timing analysis for circuits with Post-Silicon Tunable clock buffers.", "DBLP authors": ["Bing Li", "Ning Chen"], "year": 2011, "MAG papers": [{"PaperId": 3142640033, "PaperTitle": "fast statistical timing analysis for circuits with post silicon tunable clock buffers", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2136935285, "PaperTitle": "fast statistical timing analysis for circuits with post silicon tunable clock buffers", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Improving shared cache behavior of multithreaded object-oriented applications in multicores.", "DBLP authors": ["Mahmut T. Kandemir", "Shekhar Srikantaiah", "Seung Woo Son"], "year": 2011, "MAG papers": [{"PaperId": 1980832712, "PaperTitle": "improving shared cache behavior of multithreaded object oriented applications in multicores", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pennsylvania state university": 2.0, "argonne national laboratory": 1.0}}, {"PaperId": 3150602318, "PaperTitle": "improving shared cache behavior of multithreaded object oriented applications in multicores", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique.", "DBLP authors": ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Sri Parameswaran"], "year": 2011, "MAG papers": [{"PaperId": 2061075966, "PaperTitle": "ciparsim cache intersection property assisted rapid single pass fifo cache simulation technique", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of new south wales": 3.0}}, {"PaperId": 3147501184, "PaperTitle": "ciparsim cache intersection property assisted rapid single pass fifo cache simulation technique", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cooperative parallelization.", "DBLP authors": ["Praveen Yedlapalli", "Emre Kultursay", "Mahmut T. Kandemir"], "year": 2011, "MAG papers": [{"PaperId": 2295116072, "PaperTitle": "cooperative parallelization", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing data locality using array tiling.", "DBLP authors": ["Wei Ding", "Yuanrui Zhang", "Jun Liu", "Mahmut T. Kandemir"], "year": 2011, "MAG papers": [{"PaperId": 2167080040, "PaperTitle": "optimizing data locality using array tiling", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pennsylvania state university": 4.0}}, {"PaperId": 3147566371, "PaperTitle": "optimizing data locality using array tiling", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Assuring application-level correctness against soft errors.", "DBLP authors": ["Jason Cong", "Karthik Gururaj"], "year": 2011, "MAG papers": [{"PaperId": 2087978139, "PaperTitle": "assuring application level correctness against soft errors", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": {"university of california los angeles": 2.0}}, {"PaperId": 3150764511, "PaperTitle": "assuring application level correctness against soft errors", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The role of EDA in digital print automation and infrastructure optimization.", "DBLP authors": ["Krishnendu Chakrabarty", "Gary Dispoto", "Rick Bellamy", "Jun Zeng"], "year": 2011, "MAG papers": [{"PaperId": 3145669339, "PaperTitle": "the role of eda in digital print automation and infrastructure optimization", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 1994497799, "PaperTitle": "the role of eda in digital print automation and infrastructure optimization", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 1.0, "hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "Toward efficient spatial variation decomposition via sparse regression.", "DBLP authors": ["Wangyang Zhang", "Karthik Balakrishnan", "Xin Li", "Duane S. Boning", "Rob A. Rutenbar"], "year": 2011, "MAG papers": [{"PaperId": 2043326216, "PaperTitle": "toward efficient spatial variation decomposition via sparse regression", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"carnegie mellon university": 2.0, "massachusetts institute of technology": 2.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations.", "DBLP authors": ["Charles Lamech", "Jim Aarestad", "Jim Plusquellic", "Reza M. Rad", "Kanak Agarwal"], "year": 2011, "MAG papers": [{"PaperId": 3145140451, "PaperTitle": "rebel and tdc two embedded test structures for on chip measurements of within die path delay variations", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}, {"PaperId": 2096263937, "PaperTitle": "rebel and tdc two embedded test structures for on chip measurements of within die path delay variations", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ibm": 1.0, "university of new mexico": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerating aerial image simulation with GPU.", "DBLP authors": ["Hongbo Zhang", "Tan Yan", "Martin D. F. Wong", "Sanjay J. Patel"], "year": 2011, "MAG papers": [{"PaperId": 3144846907, "PaperTitle": "accelerating aerial image simulation with gpu", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2088241399, "PaperTitle": "accelerating aerial image simulation with gpu", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Combined loop transformation and hierarchy allocation for data reuse optimization.", "DBLP authors": ["Jason Cong", "Peng Zhang", "Yi Zou"], "year": 2011, "MAG papers": [{"PaperId": 2020458826, "PaperTitle": "combined loop transformation and hierarchy allocation for data reuse optimization", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california los angeles": 3.0}}, {"PaperId": 3146814121, "PaperTitle": "combined loop transformation and hierarchy allocation for data reuse optimization", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High-level synthesis with distributed controller for fast timing closure.", "DBLP authors": ["Seokhyun Lee", "Kiyoung Choi"], "year": 2011, "MAG papers": [{"PaperId": 2084005807, "PaperTitle": "high level synthesis with distributed controller for fast timing closure", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"seoul national university": 2.0}}, {"PaperId": 3149874529, "PaperTitle": "high level synthesis with distributed controller for fast timing closure", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Synthesis of parallel binary machines.", "DBLP authors": ["Elena Dubrova"], "year": 2011, "MAG papers": [{"PaperId": 3146092668, "PaperTitle": "synthesis of parallel binary machines", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 1985259307, "PaperTitle": "synthesis of parallel binary machines", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"royal institute of technology": 1.0}}, {"PaperId": 2952393277, "PaperTitle": "synthesis of parallel binary machines", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Chemical-mechanical polishing aware application-specific 3D NoC design.", "DBLP authors": ["Wooyoung Jang", "Ou He", "Jae-Seok Yang", "David Z. Pan"], "year": 2011, "MAG papers": [{"PaperId": 3150214344, "PaperTitle": "chemical mechanical polishing aware application specific 3d noc design", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2074773632, "PaperTitle": "chemical mechanical polishing aware application specific 3d noc design", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 1.0, "samsung": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Application-aware deadlock-free oblivious routing based on extended turn-model.", "DBLP authors": ["Ali Shafiee", "Mahdy Zolghadr", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2011, "MAG papers": [{"PaperId": 1988483511, "PaperTitle": "application aware deadlock free oblivious routing based on extended turn model", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sharif university of technology": 4.0}}, {"PaperId": 3143378318, "PaperTitle": "application aware deadlock free oblivious routing based on extended turn model", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Co-design of channel buffers and crossbar organizations in NoCs architectures.", "DBLP authors": ["Avinash Karanth Kodi", "Randy Morris", "Dominic DiTomaso", "Ashwini Sarathy", "Ahmed Louri"], "year": 2011, "MAG papers": [{"PaperId": 3148541710, "PaperTitle": "co design of channel buffers and crossbar organizations in nocs architectures", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2021625815, "PaperTitle": "co design of channel buffers and crossbar organizations in nocs architectures", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ohio university": 3.0, "university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated.", "DBLP authors": ["Hai Wei", "Jie Zhang", "Lan Wei", "Nishant Patil", "Albert Lin", "Max M. Shulaker", "Hong-Yu Chen", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2011, "MAG papers": [{"PaperId": 3143430367, "PaperTitle": "carbon nanotube imperfection immune digital vlsi frequently asked questions updated", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2008738430, "PaperTitle": "carbon nanotube imperfection immune digital vlsi frequently asked questions updated", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"stanford university": 8.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Alternative design methodologies for the next generation logic switch.", "DBLP authors": ["Davide Sacchetto", "Michele De Marchi", "Giovanni De Micheli", "Yusuf Leblebici"], "year": 2011, "MAG papers": [{"PaperId": 2166637559, "PaperTitle": "alternative design methodologies for the next generation logic switch", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "Universal statistical cure for predicting memory loss.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Peiyuan Wang", "Hai Li"], "year": 2011, "MAG papers": [{"PaperId": 2065495001, "PaperTitle": "universal statistical cure for predicting memory loss", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 2.0, "new york university": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits.", "DBLP authors": ["Guillaume Prenat", "Bernard Dieny", "Jean-Pierre Nozieres", "Gregory di Pendina", "Kholdoun Torki"], "year": 2011, "MAG papers": [{"PaperId": 3143768687, "PaperTitle": "hybrid cmos magnetic process design kit and application to the design of high performances non volatile logic circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 1979561237, "PaperTitle": "hybrid cmos magnetic process design kit and application to the design of high performances non volatile logic circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "Progress in CMOS-memristor integration.", "DBLP authors": ["Gilberto Medeiros-Ribeiro", "Janice H. Nickel", "J. Joshua Yang"], "year": 2011, "MAG papers": [{"PaperId": 3139705375, "PaperTitle": "progress in cmos memristor integration", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2048265291, "PaperTitle": "progress in cmos memristor integration", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"hewlett packard": 3.0}}], "source": "ES"}, {"DBLP title": "MGR: Multi-level global router.", "DBLP authors": ["Yue Xu", "Chris Chu"], "year": 2011, "MAG papers": [{"PaperId": 3148937850, "PaperTitle": "mgr multi level global router", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 1982795686, "PaperTitle": "mgr multi level global router", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Congestion analysis for global routing via integer programming.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2011, "MAG papers": [{"PaperId": 3152105119, "PaperTitle": "congestion analysis for global routing via integer programming", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}, {"PaperId": 1982924274, "PaperTitle": "congestion analysis for global routing via integer programming", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "High-quality global routing for multiple dynamic supply voltage designs.", "DBLP authors": ["Wen-Hao Liu", "Yih-Lang Li", "Kai-Yuan Chao"], "year": 2011, "MAG papers": [{"PaperId": 3140174600, "PaperTitle": "high quality global routing for multiple dynamic supply voltage designs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2005852288, "PaperTitle": "high quality global routing for multiple dynamic supply voltage designs", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus.", "DBLP authors": ["Joseph N. Kozhaya", "Phillip J. Restle", "Haifeng Qian"], "year": 2011, "MAG papers": [{"PaperId": 2153277863, "PaperTitle": "myth busters microprocessor clocking is from mars asics clocking is from venus", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 3.0}}, {"PaperId": 3142853296, "PaperTitle": "myth busters microprocessor clocking is from mars asics clocking is from venus", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Algorithmic tuning of clock trees and derived non-tree structures.", "DBLP authors": ["Igor L. Markov", "Dongjin Lee"], "year": 2011, "MAG papers": [{"PaperId": 3148353057, "PaperTitle": "algorithmic tuning of clock trees and derived non tree structures", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2001777656, "PaperTitle": "algorithmic tuning of clock trees and derived non tree structures", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing.", "DBLP authors": ["Yen-Hung Lin", "Yongchan Ban", "David Z. Pan", "Yih-Lang Li"], "year": 2011, "MAG papers": [{"PaperId": 3150055114, "PaperTitle": "doppler dpl aware and opc friendly gridless detailed routing with mask density balancing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1985269856, "PaperTitle": "doppler dpl aware and opc friendly gridless detailed routing with mask density balancing", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 3.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "A jumper insertion algorithm under antenna ratio and timing constraints.", "DBLP authors": ["Xin Gao", "Luca Macchiarulo"], "year": 2011, "MAG papers": [{"PaperId": 3143625029, "PaperTitle": "a jumper insertion algorithm under antenna ratio and timing constraints", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2014886496, "PaperTitle": "a jumper insertion algorithm under antenna ratio and timing constraints", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of hawaii at manoa": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring high throughput computing paradigm for global routing.", "DBLP authors": ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2011, "MAG papers": [{"PaperId": 3143573105, "PaperTitle": "exploring high throughput computing paradigm for global routing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2092332663, "PaperTitle": "exploring high throughput computing paradigm for global routing", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "Escape routing for staggered-pin-array PCBs.", "DBLP authors": ["Yuan-Kai Ho", "Hsu-Chieh Lee", "Yao-Wen Chang"], "year": 2011, "MAG papers": [{"PaperId": 3144995927, "PaperTitle": "escape routing for staggered pin array pcbs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2078269899, "PaperTitle": "escape routing for staggered pin array pcbs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning.", "DBLP authors": ["Matthew Grange", "Axel Jantsch", "Roshan Weerasekera", "Dinesh Pamunuwa"], "year": 2011, "MAG papers": [{"PaperId": 1998988163, "PaperTitle": "modeling the computational efficiency of 2 d and 3 d silicon processors for early chip planning", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"royal institute of technology": 1.0, "lancaster university": 3.0}}], "source": "ES"}, {"DBLP title": "The STeTSiMS STT-RAM simulation and modeling system.", "DBLP authors": ["Clinton Wills Smullen IV", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2011, "MAG papers": [{"PaperId": 3146904821, "PaperTitle": "the stetsims stt ram simulation and modeling system", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}, {"PaperId": 2024405592, "PaperTitle": "the stetsims stt ram simulation and modeling system", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of virginia": 4.0}}], "source": "ES"}, {"DBLP title": "Massively parallel programming models used as hardware description languages: The OpenCL case.", "DBLP authors": ["Muhsen Owaida", "Nikolaos Bellas", "Christos D. Antonopoulos", "Konstantis Daloukas", "Charalambos Antoniadis"], "year": 2011, "MAG papers": [{"PaperId": 1976372309, "PaperTitle": "massively parallel programming models used as hardware description languages the opencl case", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of thessaly": 5.0}}, {"PaperId": 3149913012, "PaperTitle": "massively parallel programming models used as hardware description languages the opencl case", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Neuromorphic modeling abstractions and simulation of large-scale cortical networks.", "DBLP authors": ["Jeffrey L. Krichmar", "Nikil D. Dutt", "Jayram Moorkanikara Nageswaran", "Micah Richert"], "year": 2011, "MAG papers": [{"PaperId": 3150952628, "PaperTitle": "neuromorphic modeling abstractions and simulation of large scale cortical networks", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2020462650, "PaperTitle": "neuromorphic modeling abstractions and simulation of large scale cortical networks", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis.", "DBLP authors": ["Yu Wang", "Mo Xu", "Ling Ren", "Xiaorui Zhang", "Di Wu", "Yong He", "Ningyi Xu", "Huazhong Yang"], "year": 2011, "MAG papers": [{"PaperId": 2037536268, "PaperTitle": "a heterogeneous accelerator platform for multi subject voxel based brain network analysis", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 6.0, "microsoft": 1.0, "beijing normal university": 1.0}}, {"PaperId": 3141073062, "PaperTitle": "a heterogeneous accelerator platform for multi subject voxel based brain network analysis", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast statistical model of TiO2 thin-film memristor and design implication.", "DBLP authors": ["Miao Hu", "Hai Li", "Robinson E. Pino"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Accelerated statistical simulation via on-demand Hermite spline interpolations.", "DBLP authors": ["Rouwaida Kanj", "Tong Li", "Rajiv V. Joshi", "Kanak Agarwal", "Ali Sadigh", "David Winston", "Sani R. Nassif"], "year": 2011, "MAG papers": [{"PaperId": 3147215048, "PaperTitle": "accelerated statistical simulation via on demand hermite spline interpolations", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 1970835208, "PaperTitle": "accelerated statistical simulation via on demand hermite spline interpolations", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Structure preserving reduced-order modeling of linear periodic time-varying systems.", "DBLP authors": ["Ting Mei", "Heidi Thornquist", "Eric R. Keiter", "Scott A. Hutchinson"], "year": 2011, "MAG papers": [{"PaperId": 3144999271, "PaperTitle": "structure preserving reduced order modeling of linear periodic time varying systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2095885544, "PaperTitle": "structure preserving reduced order modeling of linear periodic time varying systems", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sandia national laboratories": 4.0}}], "source": "ES"}, {"DBLP title": "ModSpec: An open, flexible specification framework for multi-domain device modelling.", "DBLP authors": ["David Amsallem", "Jaijeet S. Roychowdhury"], "year": 2011, "MAG papers": [{"PaperId": 3139858218, "PaperTitle": "modspec an open flexible specification framework for multi domain device modelling", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}, {"PaperId": 2169095105, "PaperTitle": "modspec an open flexible specification framework for multi domain device modelling", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Delay optimization using SOP balancing.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Stephen Jang", "Victor N. Kravets"], "year": 2011, "MAG papers": [{"PaperId": 2108633588, "PaperTitle": "delay optimization using sop balancing", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ibm": 1.0, "university of california berkeley": 2.0}}, {"PaperId": 3145367831, "PaperTitle": "delay optimization using sop balancing", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Match and replace - A functional ECO engine for multi-error circuit rectification.", "DBLP authors": ["Shao-Lun Huang", "Wei-Hsun Lin", "Chung-Yang (Ric) Huang"], "year": 2011, "MAG papers": [{"PaperId": 3148003985, "PaperTitle": "match and replace a functional eco engine for multi error circuit rectification", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 1.0}}, {"PaperId": 2138055276, "PaperTitle": "match and replace a functional eco engine for multi error circuit rectification", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Towards completely automatic decoder synthesis.", "DBLP authors": ["Hsiou-Yuan Liu", "Yen-Cheng Chou", "Chen-Hsuan Lin", "Jie-Hong R. Jiang"], "year": 2011, "MAG papers": [{"PaperId": 2094199874, "PaperTitle": "towards completely automatic decoder synthesis", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 4.0}}, {"PaperId": 3147608432, "PaperTitle": "towards completely automatic decoder synthesis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On rewiring and simplification for canonicity in threshold logic circuits.", "DBLP authors": ["Pin-Yi Kuo", "Chun-Yao Wang", "Ching-Yi Huang"], "year": 2011, "MAG papers": [{"PaperId": 3144302451, "PaperTitle": "on rewiring and simplification for canonicity in threshold logic circuits", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2071676684, "PaperTitle": "on rewiring and simplification for canonicity in threshold logic circuits", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Inferring assertion for complementary synthesis.", "DBLP authors": ["ShengYu Shen", "Ying Qin", "Jianmin Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2011028422, "PaperTitle": "inferring assertion for complementary synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 3.0}}, {"PaperId": 3149539723, "PaperTitle": "inferring assertion for complementary synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Statistical aging analysis with process variation consideration.", "DBLP authors": ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "year": 2011, "MAG papers": [{"PaperId": 2037773470, "PaperTitle": "statistical aging analysis with process variation consideration", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"samsung": 3.0, "sogang university": 3.0}}, {"PaperId": 3152064381, "PaperTitle": "statistical aging analysis with process variation consideration", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A new method for multiparameter robust stability distribution analysis of linear analog circuits.", "DBLP authors": ["Changhao Yan", "Sheng-Guo Wang", "Xuan Zeng"], "year": 2011, "MAG papers": [{"PaperId": 3143463760, "PaperTitle": "a new method for multiparameter robust stability distribution analysis of linear analog circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 1977451765, "PaperTitle": "a new method for multiparameter robust stability distribution analysis of linear analog circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of north carolina at charlotte": 1.0, "fudan university": 2.0}}], "source": "ES"}, {"DBLP title": "Failure diagnosis of asymmetric aging under NBTI.", "DBLP authors": ["Jyothi Bhaskarr Velamala", "Venkatesa Ravi", "Yu Cao"], "year": 2011, "MAG papers": [{"PaperId": 3145466197, "PaperTitle": "failure diagnosis of asymmetric aging under nbti", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}, {"PaperId": 1982822282, "PaperTitle": "failure diagnosis of asymmetric aging under nbti", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation.", "DBLP authors": ["Zahra Lak", "Nicola Nicolici"], "year": 2011, "MAG papers": [{"PaperId": 3148981577, "PaperTitle": "in system and on the fly clock tuning mechanism to combat lifetime performance degradation", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2013218969, "PaperTitle": "in system and on the fly clock tuning mechanism to combat lifetime performance degradation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Online clock skew tuning for timing speculation.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Qiang Xu"], "year": 2011, "MAG papers": [{"PaperId": 3147703296, "PaperTitle": "online clock skew tuning for timing speculation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2411905229, "PaperTitle": "online clock skew tuning for timing speculation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2008422546, "PaperTitle": "online clock skew tuning for timing speculation", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips.", "DBLP authors": ["Tsung-Wei Huang", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 3151579412, "PaperTitle": "reliability oriented broadcast electrode addressing for pin constrained digital microfluidic biochips", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}}, {"PaperId": 1983989175, "PaperTitle": "reliability oriented broadcast electrode addressing for pin constrained digital microfluidic biochips", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 56, "Affiliations": {"national cheng kung university": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously.", "DBLP authors": ["Yehua Su", "Wenjing Rao"], "year": 2011, "MAG papers": [{"PaperId": 3140042093, "PaperTitle": "defect tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2110727101, "PaperTitle": "defect tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Device-architecture co-optimization of STT-RAM based memory for low power embedded systems.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Xiaochun Zhu", "Seung H. Kang", "Matt Nowak", "Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 2002022853, "PaperTitle": "device architecture co optimization of stt ram based memory for low power embedded systems", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"pennsylvania state university": 6.0}}, {"PaperId": 3143577886, "PaperTitle": "device architecture co optimization of stt ram based memory for low power embedded systems", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view.", "DBLP authors": ["Yaojun Zhang", "Xiaobin Wang", "Yiran Chen"], "year": 2011, "MAG papers": [{"PaperId": 3150611138, "PaperTitle": "stt ram cell design optimization for persistent and non persistent error rate reduction a statistical design view", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 59, "Affiliations": {}}, {"PaperId": 2006291936, "PaperTitle": "stt ram cell design optimization for persistent and non persistent error rate reduction a statistical design view", "Year": 2011, "CitationCount": 73, "EstimatedCitation": 92, "Affiliations": {"seagate technology": 1.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "2011 TAU power grid simulation contest: Benchmark suite and results.", "DBLP authors": ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "year": 2011, "MAG papers": [{"PaperId": 2058992420, "PaperTitle": "2011 tau power grid simulation contest benchmark suite and results", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ibm": 4.0}}, {"PaperId": 3148122453, "PaperTitle": "2011 tau power grid simulation contest benchmark suite and results", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PowerRush: A linear simulator for power grid.", "DBLP authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "year": 2011, "MAG papers": [{"PaperId": 2073339738, "PaperTitle": "powerrush a linear simulator for power grid", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"tsinghua university": 4.0}}, {"PaperId": 3148313567, "PaperTitle": "powerrush a linear simulator for power grid", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast static analysis of power grids: Algorithms and implementations.", "DBLP authors": ["Zhiyu Zeng", "Tong Xu", "Zhuo Feng", "Peng Li"], "year": 2011, "MAG papers": [{"PaperId": 1979065467, "PaperTitle": "fast static analysis of power grids algorithms and implementations", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"texas a m university": 3.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "On the preconditioner of conjugate gradient method - A power grid simulation perspective.", "DBLP authors": ["Chung-Han Chou", "Nien-Yu Tsai", "Hao Yu", "Che-Rung Lee", "Yiyu Shi", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 3144470797, "PaperTitle": "on the preconditioner of conjugate gradient method a power grid simulation perspective", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}, {"PaperId": 1996007293, "PaperTitle": "on the preconditioner of conjugate gradient method a power grid simulation perspective", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national tsing hua university": 5.0, "missouri university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "PTrace: Derivative-free local tracing of bicriterial design tradeoffs.", "DBLP authors": ["Amith Singhee"], "year": 2011, "MAG papers": [{"PaperId": 3149479782, "PaperTitle": "ptrace derivative free local tracing of bicriterial design tradeoffs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2069614169, "PaperTitle": "ptrace derivative free local tracing of bicriterial design tradeoffs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A methodology for local resonant clock synthesis using LC-assisted local clock buffers.", "DBLP authors": ["Walter James Condley", "Xuchu Hu", "Matthew R. Guthaus"], "year": 2011, "MAG papers": [{"PaperId": 3151056235, "PaperTitle": "a methodology for local resonant clock synthesis using lc assisted local clock buffers", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2079475129, "PaperTitle": "a methodology for local resonant clock synthesis using lc assisted local clock buffers", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa cruz": 3.0}}], "source": "ES"}, {"DBLP title": "A corner stitching compliant B\u2217-tree representation and its applications to analog placement.", "DBLP authors": ["Hui-Fang Tsao", "Pang-Yen Chou", "Shih-Lun Huang", "Yao-Wen Chang", "Mark Po-Hung Lin", "Duan-Ping Chen", "Dick Liu"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Heterogeneous B\u2217-trees for analog placement with symmetry and regularity considerations.", "DBLP authors": ["Pang-Yen Chou", "Hung-Chih Ou", "Yao-Wen Chang"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Fast analog layout prototyping for nanometer design migration.", "DBLP authors": ["Yi-Peng Weng", "Hung-Ming Chen", "Tung-Chieh Chen", "Po-Cheng Pan", "Chien-Hung Chen", "Wei-Zen Chen"], "year": 2011, "MAG papers": [{"PaperId": 3142330788, "PaperTitle": "fast analog layout prototyping for nanometer design migration", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}, {"PaperId": 1983136098, "PaperTitle": "fast analog layout prototyping for nanometer design migration", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national chiao tung university": 5.0}}], "source": "ES"}, {"DBLP title": "Model order reduction of fully parameterized systems by recursive least square optimization.", "DBLP authors": ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2011, "MAG papers": [{"PaperId": 1986955711, "PaperTitle": "model order reduction of fully parameterized systems by recursive least square optimization", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"massachusetts institute of technology": 2.0, "masdar institute of science and technology": 1.0}}, {"PaperId": 3150537815, "PaperTitle": "model order reduction of fully parameterized systems by recursive least square optimization", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2621810453, "PaperTitle": "model order reduction of fully parameterized systems by recursive least square optimization", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast poisson solver preconditioned method for robust power grid analysis.", "DBLP authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"], "year": 2011, "MAG papers": [{"PaperId": 2036385976, "PaperTitle": "fast poisson solver preconditioned method for robust power grid analysis", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 4.0}}, {"PaperId": 3143856702, "PaperTitle": "fast poisson solver preconditioned method for robust power grid analysis", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling and estimation of power supply noise using linear programming.", "DBLP authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2011, "MAG papers": [{"PaperId": 2027776185, "PaperTitle": "modeling and estimation of power supply noise using linear programming", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 3.0}}, {"PaperId": 3150017234, "PaperTitle": "modeling and estimation of power supply noise using linear programming", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power grid analysis with hierarchical support graphs.", "DBLP authors": ["Xueqian Zhao", "Jia Wang", "Zhuo Feng", "Shiyan Hu"], "year": 2011, "MAG papers": [{"PaperId": 2051989863, "PaperTitle": "power grid analysis with hierarchical support graphs", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"michigan technological university": 4.0}}, {"PaperId": 3150812176, "PaperTitle": "power grid analysis with hierarchical support graphs", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Vectorless verification of RLC power grids with transient current constraints.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2011, "MAG papers": [{"PaperId": 3151372433, "PaperTitle": "vectorless verification of rlc power grids with transient current constraints", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 1988247242, "PaperTitle": "vectorless verification of rlc power grids with transient current constraints", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"illinois institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs.", "DBLP authors": ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 2013376612, "PaperTitle": "electromigration modeling and full chip reliability analysis for beol interconnect in tsv based 3d ics", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 55, "Affiliations": {"university of texas at austin": 2.0, "georgia institute of technology": 2.0}}, {"PaperId": 3142235025, "PaperTitle": "electromigration modeling and full chip reliability analysis for beol interconnect in tsv based 3d ics", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC.", "DBLP authors": ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 3150374759, "PaperTitle": "full chip through silicon via interfacial crack analysis and optimization for 3d ic", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}, {"PaperId": 2072007551, "PaperTitle": "full chip through silicon via interfacial crack analysis and optimization for 3d ic", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"georgia institute of technology": 4.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-aware electromigration analysis of power/ground networks.", "DBLP authors": ["Di-An Li", "Malgorzata Marek-Sadowska"], "year": 2011, "MAG papers": [{"PaperId": 2070483253, "PaperTitle": "variation aware electromigration analysis of power ground networks", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california santa barbara": 2.0}}, {"PaperId": 3145455670, "PaperTitle": "variation aware electromigration analysis of power ground networks", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Low-power multiple-bit upset tolerant memory optimization.", "DBLP authors": ["Seokjoong Kim", "Matthew R. Guthaus"], "year": 2011, "MAG papers": [{"PaperId": 3141557747, "PaperTitle": "low power multiple bit upset tolerant memory optimization", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2091202802, "PaperTitle": "low power multiple bit upset tolerant memory optimization", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "Mitigating FPGA interconnect soft errors by in-place LUT inversion.", "DBLP authors": ["Naifeng Jing", "Ju-Yueh Lee", "Weifeng He", "Zhigang Mao", "Lei He"], "year": 2011, "MAG papers": [{"PaperId": 3146295682, "PaperTitle": "mitigating fpga interconnect soft errors by in place lut inversion", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}, {"PaperId": 2046549786, "PaperTitle": "mitigating fpga interconnect soft errors by in place lut inversion", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california los angeles": 2.0, "shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "Debugging with dominance: On-the-fly RTL debug solution implications.", "DBLP authors": ["Hratch Mangassarian", "Andreas G. Veneris", "Duncan Exon Smith", "Sean Safarpour"], "year": 2011, "MAG papers": [{"PaperId": 2007173800, "PaperTitle": "debugging with dominance on the fly rtl debug solution implications", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 2.0}}, {"PaperId": 3145323637, "PaperTitle": "debugging with dominance on the fly rtl debug solution implications", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Simulation-based signal selection for state restoration in silicon debug.", "DBLP authors": ["Debapriya Chatterjee", "Calvin McCarter", "Valeria Bertacco"], "year": 2011, "MAG papers": [{"PaperId": 2051059258, "PaperTitle": "simulation based signal selection for state restoration in silicon debug", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 88, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3143275871, "PaperTitle": "simulation based signal selection for state restoration in silicon debug", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques.", "DBLP authors": ["Bo-Han Wu", "Chun-Ju Yang", "Chia-Cheng Tso", "Chung-Yang (Ric) Huang"], "year": 2011, "MAG papers": [{"PaperId": 3148472830, "PaperTitle": "toward an extremely high throughput and even distribution pattern generator for the constrained random simulation techniques", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 1.0}}, {"PaperId": 2055823604, "PaperTitle": "toward an extremely high throughput and even distribution pattern generator for the constrained random simulation techniques", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Identifying the optimal energy-efficient operating points of parallel workloads.", "DBLP authors": ["Ryan Cochran", "Can Hankendi", "Ayse K. Coskun", "Sherief Reda"], "year": 2011, "MAG papers": [{"PaperId": 2094795443, "PaperTitle": "identifying the optimal energy efficient operating points of parallel workloads", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"brown university": 2.0, "boston university": 2.0}}, {"PaperId": 3145218983, "PaperTitle": "identifying the optimal energy efficient operating points of parallel workloads", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia.", "DBLP authors": ["Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2011, "MAG papers": [{"PaperId": 2061044831, "PaperTitle": "system level application aware dynamic power management in adaptive pipelined mpsocs for multimedia", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"karlsruhe institute of technology": 2.0, "university of new south wales": 2.0}}, {"PaperId": 3149339508, "PaperTitle": "system level application aware dynamic power management in adaptive pipelined mpsocs for multimedia", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Balanced reconfiguration of storage banks in a hybrid electrical energy storage system.", "DBLP authors": ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 3143457169, "PaperTitle": "balanced reconfiguration of storage banks in a hybrid electrical energy storage system", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}, {"PaperId": 2159537089, "PaperTitle": "balanced reconfiguration of storage banks in a hybrid electrical energy storage system", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 69, "Affiliations": {"seoul national university": 3.0, "university of southern california": 3.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Multilevel tree fusion for robust clock networks.", "DBLP authors": ["Dongjin Lee", "Igor L. Markov"], "year": 2011, "MAG papers": [{"PaperId": 3148362416, "PaperTitle": "multilevel tree fusion for robust clock networks", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 1981802877, "PaperTitle": "multilevel tree fusion for robust clock networks", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power.", "DBLP authors": ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "year": 2011, "MAG papers": [{"PaperId": 1997172759, "PaperTitle": "implementation of pulsed latch and pulsed register circuits to minimize clocking power", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 1.0, "kaist": 2.0}}, {"PaperId": 3150807572, "PaperTitle": "implementation of pulsed latch and pulsed register circuits to minimize clocking power", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Useful-skew clock optimization for multi-power mode designs.", "DBLP authors": ["Hsuan-Ming Chou", "Hao Yu", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 1970984428, "PaperTitle": "useful skew clock optimization for multi power mode designs", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national tsing hua university": 3.0}}, {"PaperId": 3139757448, "PaperTitle": "useful skew clock optimization for multi power mode designs", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ATree-based topology synthesis for on-chip network.", "DBLP authors": ["Jason Cong", "Yuhui Huang", "Bo Yuan"], "year": 2011, "MAG papers": [{"PaperId": 3139777422, "PaperTitle": "atree based topology synthesis for on chip network", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Formal verification of phase-locked loops using reachability analysis and continuization.", "DBLP authors": ["Matthias Althoff", "Soner Yaldiz", "Akshay Rajhans", "Xin Li", "Bruce H. Krogh", "Larry T. Pileggi"], "year": 2011, "MAG papers": [{"PaperId": 3148956571, "PaperTitle": "formal verification of phase locked loops using reachability analysis and continuization", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}, {"PaperId": 2053994043, "PaperTitle": "formal verification of phase locked loops using reachability analysis and continuization", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 93, "Affiliations": {"carnegie mellon university": 6.0}}], "source": "ES"}, {"DBLP title": "MACACO: Modeling and analysis of circuits for approximate computing.", "DBLP authors": ["Rangharajan Venkatesan", "Amit Agarwal", "Kaushik Roy", "Anand Raghunathan"], "year": 2011, "MAG papers": [{"PaperId": 1991735330, "PaperTitle": "macaco modeling and analysis of circuits for approximate computing", "Year": 2011, "CitationCount": 168, "EstimatedCitation": 281, "Affiliations": {"purdue university": 4.0}}, {"PaperId": 3146960355, "PaperTitle": "macaco modeling and analysis of circuits for approximate computing", "Year": 2011, "CitationCount": 86, "EstimatedCitation": 128, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Property-specific sequential invariant extraction for SAT-based unbounded model checking.", "DBLP authors": ["Hu-Hsi Yeh", "Cheng-Yin Wu", "Chung-Yang (Ric) Huang"], "year": 2011, "MAG papers": [{"PaperId": 2007491350, "PaperTitle": "property specific sequential invariant extraction for sat based unbounded model checking", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 3.0}}, {"PaperId": 3141009549, "PaperTitle": "property specific sequential invariant extraction for sat based unbounded model checking", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic formal verification of multithreaded pipelined microprocessors.", "DBLP authors": ["Miroslav N. Velev", "Ping Gao"], "year": 2011, "MAG papers": [{"PaperId": 1976886994, "PaperTitle": "automatic formal verification of multithreaded pipelined microprocessors", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"aries": 2.0}}, {"PaperId": 3145086388, "PaperTitle": "automatic formal verification of multithreaded pipelined microprocessors", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accelerating RTL simulation with GPUs.", "DBLP authors": ["Hao Qian", "Yangdong Deng"], "year": 2011, "MAG papers": [{"PaperId": 3146200412, "PaperTitle": "accelerating rtl simulation with gpus", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2054261835, "PaperTitle": "accelerating rtl simulation with gpus", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques.", "DBLP authors": ["Sheng Li", "Ke Chen", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2011, "MAG papers": [{"PaperId": 3148444620, "PaperTitle": "cacti p architecture level modeling for sram based structures with advanced leakage reduction techniques", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": {}}, {"PaperId": 2133834148, "PaperTitle": "cacti p architecture level modeling for sram based structures with advanced leakage reduction techniques", "Year": 2011, "CitationCount": 148, "EstimatedCitation": 241, "Affiliations": {"hewlett packard": 2.0, "university of notre dame": 2.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "A trace compression algorithm targeting power estimation of long benchmarks.", "DBLP authors": ["Andrey Ayupov", "Steven M. Burns"], "year": 2011, "MAG papers": [{"PaperId": 3150605802, "PaperTitle": "a trace compression algorithm targeting power estimation of long benchmarks", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2017580180, "PaperTitle": "a trace compression algorithm targeting power estimation of long benchmarks", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "A theoretical probabilistic simulation framework for dynamic power estimation.", "DBLP authors": ["Lei Wang", "Markus Olbrich", "Erich Barke", "Thomas B\u00fcchner", "Markus B\u00fchler", "Philipp V. Panitz"], "year": 2011, "MAG papers": [{"PaperId": 3150794076, "PaperTitle": "a theoretical probabilistic simulation framework for dynamic power estimation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2043065147, "PaperTitle": "a theoretical probabilistic simulation framework for dynamic power estimation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"leibniz university of hanover": 3.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Guangdeng Liao", "Rafael Quintanilla", "Ashish Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2044189043, "PaperTitle": "full chip runtime error tolerant thermal estimation and prediction for practical thermal management", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"intel": 2.0, "university of california riverside": 3.0}}, {"PaperId": 3143137622, "PaperTitle": "full chip runtime error tolerant thermal estimation and prediction for practical thermal management", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Gate sizing and device technology selection algorithms for high-performance industrial designs.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Steven M. Burns", "Jiang Hu"], "year": 2011, "MAG papers": [{"PaperId": 2148995793, "PaperTitle": "gate sizing and device technology selection algorithms for high performance industrial designs", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 54, "Affiliations": {"intel": 2.0, "texas a m university": 1.0}}, {"PaperId": 3143743485, "PaperTitle": "gate sizing and device technology selection algorithms for high performance industrial designs", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization.", "DBLP authors": ["Junjun Gu", "Gang Qu", "Lin Yuan", "Cheng Zhuo"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "The approximation scheme for peak power driven voltage partitioning.", "DBLP authors": ["Jia Wang", "Xiaodao Chen", "Chen Liao", "Shiyan Hu"], "year": 2011, "MAG papers": [{"PaperId": 3143452509, "PaperTitle": "the approximation scheme for peak power driven voltage partitioning", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2006510517, "PaperTitle": "the approximation scheme for peak power driven voltage partitioning", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"michigan technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Timing ECO optimization via B\u00e9zier curve smoothing and fixability identification.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs.", "DBLP authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos"], "year": 2011, "MAG papers": [{"PaperId": 2082903242, "PaperTitle": "test data volume and scan power reduction with low ate interface for multi core socs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of ioannina": 2.0}}, {"PaperId": 3148557932, "PaperTitle": "test data volume and scan power reduction with low ate interface for multi core socs", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Post-silicon bug diagnosis with inconsistent executions.", "DBLP authors": ["Andrew DeOrio", "Daya Shanker Khudia", "Valeria Bertacco"], "year": 2011, "MAG papers": [{"PaperId": 1993822809, "PaperTitle": "post silicon bug diagnosis with inconsistent executions", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3150400496, "PaperTitle": "post silicon bug diagnosis with inconsistent executions", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On proving the efficiency of alternative RF tests.", "DBLP authors": ["Nathan Kupp", "Haralampos-G. D. Stratigopoulos", "Petros Drineas", "Yiorgos Makris"], "year": 2011, "MAG papers": [{"PaperId": 3147568738, "PaperTitle": "on proving the efficiency of alternative rf tests", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2054559231, "PaperTitle": "on proving the efficiency of alternative rf tests", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"yale university": 1.0, "university of texas at dallas": 1.0, "rensselaer polytechnic institute": 1.0, "grenoble institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical defect-detection analysis of test sets using readily-available tester data.", "DBLP authors": ["Xiaochun Yu", "R. D. (Shawn) Blanton"], "year": 2011, "MAG papers": [{"PaperId": 3144420675, "PaperTitle": "statistical defect detection analysis of test sets using readily available tester data", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1978212404, "PaperTitle": "statistical defect detection analysis of test sets using readily available tester data", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "A robust architecture for post-silicon skew tuning.", "DBLP authors": ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 2095429165, "PaperTitle": "a robust architecture for post silicon skew tuning", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 3.0}}, {"PaperId": 3145309409, "PaperTitle": "a robust architecture for post silicon skew tuning", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A low-swing crossbar and link generator for low-power networks-on-chip.", "DBLP authors": ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Li-Shiuan Peh"], "year": 2011, "MAG papers": [{"PaperId": 3144542234, "PaperTitle": "a low swing crossbar and link generator for low power networks on chip", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2044318932, "PaperTitle": "a low swing crossbar and link generator for low power networks on chip", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Exploring heterogeneous NoC design space.", "DBLP authors": ["Hui Zhao", "Mahmut T. Kandemir", "Wei Ding", "Mary Jane Irwin"], "year": 2011, "MAG papers": [{"PaperId": 3142344903, "PaperTitle": "exploring heterogeneous noc design space", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2160622451, "PaperTitle": "exploring heterogeneous noc design space", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Synchronous elasticization at a reduced cost: Utilizing the ultra simple fork and controller merging.", "DBLP authors": ["Eliyah Kilada", "Kenneth S. Stevens"], "year": 2011, "MAG papers": [{"PaperId": 2033171494, "PaperTitle": "synchronous elasticization at a reduced cost utilizing the ultra simple fork and controller merging", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Robust passive hardware metering.", "DBLP authors": ["Sheng Wei", "Ani Nahapetian", "Miodrag Potkonjak"], "year": 2011, "MAG papers": [{"PaperId": 3148596285, "PaperTitle": "robust passive hardware metering", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}, {"PaperId": 2038022243, "PaperTitle": "robust passive hardware metering", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "A framework for accelerating neuromorphic-vision algorithms on FPGAs.", "DBLP authors": ["Michael DeBole", "Ahmed Al-Maashri", "Matthew Cotter", "Chi-Li Yu", "Chaitali Chakrabarti", "Vijaykrishnan Narayanan"], "year": 2011, "MAG papers": [{"PaperId": 2060380659, "PaperTitle": "a framework for accelerating neuromorphic vision algorithms on fpgas", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"arizona state university": 3.0, "pennsylvania state university": 3.0}}], "source": "ES"}]