#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015e4d206830 .scope module, "tb_mips_single_cycle" "tb_mips_single_cycle" 2 3;
 .timescale -9 -12;
v0000015e4d267480_0 .var "clk", 0 0;
v0000015e4d268380_0 .var/i "i", 31 0;
v0000015e4d267b60_0 .var "reset", 0 0;
S_0000015e4d1fc1a0 .scope module, "uut" "mips_single_cycle" 2 9, 3 1 0, S_0000015e4d206830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000015e4d1f4ec0 .functor AND 1, v0000015e4d25b420_0, v0000015e4d1bffb0_0, C4<1>, C4<1>;
L_0000015e4d1f46e0 .functor BUFZ 32, L_0000015e4d2675c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015e4d1f4fa0 .functor BUFZ 32, L_0000015e4d2670c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015e4d1f44b0 .functor BUFZ 32, L_0000015e4d267a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015e4d1f4f30 .functor BUFZ 32, L_0000015e4d27b0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015e4d25b4c0_0 .net *"_ivl_1", 3 0, L_0000015e4d268060;  1 drivers
L_0000015e4d3000d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000015e4d25b1a0_0 .net/2u *"_ivl_10", 31 0, L_0000015e4d3000d0;  1 drivers
v0000015e4d25b560_0 .net *"_ivl_12", 31 0, L_0000015e4d266da0;  1 drivers
v0000015e4d25b600_0 .net *"_ivl_14", 31 0, L_0000015e4d267c00;  1 drivers
v0000015e4d25b380_0 .net *"_ivl_16", 29 0, L_0000015e4d266940;  1 drivers
L_0000015e4d300118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015e4d25b7e0_0 .net *"_ivl_18", 1 0, L_0000015e4d300118;  1 drivers
v0000015e4d25ca00_0 .net *"_ivl_20", 31 0, L_0000015e4d266e40;  1 drivers
L_0000015e4d300160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000015e4d25c5a0_0 .net/2u *"_ivl_22", 31 0, L_0000015e4d300160;  1 drivers
v0000015e4d25c1e0_0 .net *"_ivl_24", 31 0, L_0000015e4d267840;  1 drivers
v0000015e4d25c320_0 .net *"_ivl_26", 31 0, L_0000015e4d268600;  1 drivers
v0000015e4d25caa0_0 .net *"_ivl_3", 25 0, L_0000015e4d267ca0;  1 drivers
v0000015e4d25c460_0 .net *"_ivl_30", 31 0, L_0000015e4d2675c0;  1 drivers
v0000015e4d25cb40_0 .net *"_ivl_32", 31 0, L_0000015e4d267020;  1 drivers
v0000015e4d25b880_0 .net *"_ivl_34", 29 0, L_0000015e4d266ee0;  1 drivers
L_0000015e4d3001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015e4d25cbe0_0 .net *"_ivl_36", 1 0, L_0000015e4d3001a8;  1 drivers
L_0000015e4d300088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015e4d25cc80_0 .net/2u *"_ivl_4", 1 0, L_0000015e4d300088;  1 drivers
v0000015e4d25b740_0 .net *"_ivl_40", 31 0, L_0000015e4d2670c0;  1 drivers
v0000015e4d25c0a0_0 .net *"_ivl_43", 4 0, L_0000015e4d267d40;  1 drivers
v0000015e4d25b6a0_0 .net *"_ivl_44", 6 0, L_0000015e4d267200;  1 drivers
L_0000015e4d3001f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015e4d25b9c0_0 .net *"_ivl_47", 1 0, L_0000015e4d3001f0;  1 drivers
v0000015e4d25c6e0_0 .net *"_ivl_50", 31 0, L_0000015e4d267a20;  1 drivers
v0000015e4d25c000_0 .net *"_ivl_53", 4 0, L_0000015e4d2672a0;  1 drivers
v0000015e4d25c280_0 .net *"_ivl_54", 6 0, L_0000015e4d268100;  1 drivers
L_0000015e4d300238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015e4d25cd20_0 .net *"_ivl_57", 1 0, L_0000015e4d300238;  1 drivers
v0000015e4d25cf00_0 .net *"_ivl_6", 31 0, L_0000015e4d268240;  1 drivers
v0000015e4d25b240_0 .net *"_ivl_67", 0 0, L_0000015e4d267de0;  1 drivers
v0000015e4d25ce60_0 .net *"_ivl_68", 15 0, L_0000015e4d2681a0;  1 drivers
v0000015e4d25c3c0_0 .net *"_ivl_71", 15 0, L_0000015e4d2673e0;  1 drivers
v0000015e4d25b060_0 .net *"_ivl_74", 31 0, L_0000015e4d27b0f0;  1 drivers
v0000015e4d25bd80_0 .net *"_ivl_76", 31 0, L_0000015e4d27ba50;  1 drivers
v0000015e4d25bb00_0 .net *"_ivl_78", 29 0, L_0000015e4d27b870;  1 drivers
v0000015e4d25b100_0 .net *"_ivl_8", 0 0, L_0000015e4d1f4ec0;  1 drivers
L_0000015e4d300280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015e4d25b2e0_0 .net *"_ivl_80", 1 0, L_0000015e4d300280;  1 drivers
v0000015e4d25bba0_0 .net "alu_control", 3 0, v0000015e4d1c00f0_0;  1 drivers
o0000015e4d20ae78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000015e4d25bc40_0 .net "alu_input_2", 31 0, o0000015e4d20ae78;  0 drivers
v0000015e4d25bce0_0 .net "alu_op", 1 0, v0000015e4d25cdc0_0;  1 drivers
v0000015e4d25be20_0 .net "alu_result", 31 0, v0000015e4d1bff10_0;  1 drivers
v0000015e4d25c640_0 .net "alu_src", 0 0, v0000015e4d25ba60_0;  1 drivers
v0000015e4d25bf60_0 .net "branch", 0 0, v0000015e4d25b420_0;  1 drivers
v0000015e4d266c60_0 .net "clk", 0 0, v0000015e4d267480_0;  1 drivers
v0000015e4d267fc0 .array "data_memory", 0 1023, 31 0;
v0000015e4d267ac0_0 .var/i "i", 31 0;
v0000015e4d2686a0_0 .net "instruction", 31 0, L_0000015e4d1f46e0;  1 drivers
v0000015e4d268420_0 .net "jump", 0 0, v0000015e4d25c500_0;  1 drivers
v0000015e4d267e80_0 .net "mem_read", 0 0, v0000015e4d25b920_0;  1 drivers
v0000015e4d266b20_0 .net "mem_read_data", 31 0, L_0000015e4d1f4f30;  1 drivers
v0000015e4d266a80_0 .net "mem_to_reg", 0 0, v0000015e4d25c140_0;  1 drivers
v0000015e4d2678e0_0 .net "mem_write", 0 0, v0000015e4d25c820_0;  1 drivers
v0000015e4d267160 .array "memory", 0 1023, 31 0;
v0000015e4d267700_0 .var "pc", 31 0;
v0000015e4d2668a0_0 .net "pc_next", 31 0, L_0000015e4d267f20;  1 drivers
v0000015e4d2669e0_0 .net "read_data_1", 31 0, L_0000015e4d1f4fa0;  1 drivers
v0000015e4d268740_0 .net "read_data_2", 31 0, L_0000015e4d1f44b0;  1 drivers
v0000015e4d266f80_0 .net "reg_dst", 0 0, v0000015e4d25c780_0;  1 drivers
v0000015e4d267980 .array "reg_file", 0 31, 31 0;
v0000015e4d268560_0 .net "reg_write", 0 0, v0000015e4d25c8c0_0;  1 drivers
v0000015e4d2677a0_0 .net "reset", 0 0, v0000015e4d267b60_0;  1 drivers
v0000015e4d266bc0_0 .net "sign_extend", 31 0, L_0000015e4d2682e0;  1 drivers
v0000015e4d267520_0 .net "write_data", 31 0, L_0000015e4d27bff0;  1 drivers
v0000015e4d266d00_0 .net "zero", 0 0, v0000015e4d1bffb0_0;  1 drivers
E_0000015e4d1fe810 .event posedge, v0000015e4d266c60_0;
E_0000015e4d1fde10 .event posedge, v0000015e4d2677a0_0, v0000015e4d266c60_0;
L_0000015e4d268060 .part v0000015e4d267700_0, 28, 4;
L_0000015e4d267ca0 .part L_0000015e4d1f46e0, 0, 26;
L_0000015e4d268240 .concat [ 2 26 4 0], L_0000015e4d300088, L_0000015e4d267ca0, L_0000015e4d268060;
L_0000015e4d266da0 .arith/sum 32, v0000015e4d267700_0, L_0000015e4d3000d0;
L_0000015e4d266940 .part L_0000015e4d2682e0, 0, 30;
L_0000015e4d267c00 .concat [ 2 30 0 0], L_0000015e4d300118, L_0000015e4d266940;
L_0000015e4d266e40 .arith/sum 32, L_0000015e4d266da0, L_0000015e4d267c00;
L_0000015e4d267840 .arith/sum 32, v0000015e4d267700_0, L_0000015e4d300160;
L_0000015e4d268600 .functor MUXZ 32, L_0000015e4d267840, L_0000015e4d266e40, L_0000015e4d1f4ec0, C4<>;
L_0000015e4d267f20 .functor MUXZ 32, L_0000015e4d268600, L_0000015e4d268240, v0000015e4d25c500_0, C4<>;
L_0000015e4d2675c0 .array/port v0000015e4d267160, L_0000015e4d267020;
L_0000015e4d266ee0 .part v0000015e4d267700_0, 2, 30;
L_0000015e4d267020 .concat [ 30 2 0 0], L_0000015e4d266ee0, L_0000015e4d3001a8;
L_0000015e4d2670c0 .array/port v0000015e4d267980, L_0000015e4d267200;
L_0000015e4d267d40 .part L_0000015e4d1f46e0, 21, 5;
L_0000015e4d267200 .concat [ 5 2 0 0], L_0000015e4d267d40, L_0000015e4d3001f0;
L_0000015e4d267a20 .array/port v0000015e4d267980, L_0000015e4d268100;
L_0000015e4d2672a0 .part L_0000015e4d1f46e0, 16, 5;
L_0000015e4d268100 .concat [ 5 2 0 0], L_0000015e4d2672a0, L_0000015e4d300238;
L_0000015e4d267660 .part L_0000015e4d1f46e0, 26, 6;
L_0000015e4d267340 .functor MUXZ 32, L_0000015e4d1f44b0, L_0000015e4d2682e0, v0000015e4d25ba60_0, C4<>;
L_0000015e4d2684c0 .part L_0000015e4d1f46e0, 0, 6;
L_0000015e4d267de0 .part L_0000015e4d1f46e0, 15, 1;
LS_0000015e4d2681a0_0_0 .concat [ 1 1 1 1], L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0;
LS_0000015e4d2681a0_0_4 .concat [ 1 1 1 1], L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0;
LS_0000015e4d2681a0_0_8 .concat [ 1 1 1 1], L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0;
LS_0000015e4d2681a0_0_12 .concat [ 1 1 1 1], L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0, L_0000015e4d267de0;
L_0000015e4d2681a0 .concat [ 4 4 4 4], LS_0000015e4d2681a0_0_0, LS_0000015e4d2681a0_0_4, LS_0000015e4d2681a0_0_8, LS_0000015e4d2681a0_0_12;
L_0000015e4d2673e0 .part L_0000015e4d1f46e0, 0, 16;
L_0000015e4d2682e0 .concat [ 16 16 0 0], L_0000015e4d2673e0, L_0000015e4d2681a0;
L_0000015e4d27b0f0 .array/port v0000015e4d267fc0, L_0000015e4d27ba50;
L_0000015e4d27b870 .part v0000015e4d1bff10_0, 2, 30;
L_0000015e4d27ba50 .concat [ 30 2 0 0], L_0000015e4d27b870, L_0000015e4d300280;
L_0000015e4d27bff0 .functor MUXZ 32, v0000015e4d1bff10_0, L_0000015e4d1f4f30, v0000015e4d25c140_0, C4<>;
S_0000015e4d206160 .scope module, "ALU" "alu" 3 56, 4 1 0, S_0000015e4d1fc1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_1";
    .port_info 1 /INPUT 32 "input_2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000015e4d1bfbf0_0 .net "alu_control", 3 0, v0000015e4d1c00f0_0;  alias, 1 drivers
v0000015e4d1c0050_0 .net "input_1", 31 0, L_0000015e4d1f4fa0;  alias, 1 drivers
v0000015e4d1bfe70_0 .net "input_2", 31 0, L_0000015e4d267340;  1 drivers
v0000015e4d1bff10_0 .var "result", 31 0;
v0000015e4d1bffb0_0 .var "zero", 0 0;
E_0000015e4d1fdfd0 .event anyedge, v0000015e4d1bfbf0_0, v0000015e4d1c0050_0, v0000015e4d1bfe70_0, v0000015e4d1bff10_0;
S_0000015e4d1ce4f0 .scope module, "ALU_CTRL" "alu_control_unit" 3 65, 5 1 0, S_0000015e4d1fc1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0000015e4d1c00f0_0 .var "alu_control", 3 0;
v0000015e4d1c0190_0 .net "alu_op", 1 0, v0000015e4d25cdc0_0;  alias, 1 drivers
v0000015e4d25bec0_0 .net "funct", 5 0, L_0000015e4d2684c0;  1 drivers
E_0000015e4d1fe090 .event anyedge, v0000015e4d1c0190_0, v0000015e4d25bec0_0;
S_0000015e4d1ce680 .scope module, "CU" "control_unit" 3 42, 6 1 0, S_0000015e4d1fc1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 2 "alu_op";
v0000015e4d25cdc0_0 .var "alu_op", 1 0;
v0000015e4d25ba60_0 .var "alu_src", 0 0;
v0000015e4d25b420_0 .var "branch", 0 0;
v0000015e4d25c500_0 .var "jump", 0 0;
v0000015e4d25b920_0 .var "mem_read", 0 0;
v0000015e4d25c140_0 .var "mem_to_reg", 0 0;
v0000015e4d25c820_0 .var "mem_write", 0 0;
v0000015e4d25c960_0 .net "opcode", 5 0, L_0000015e4d267660;  1 drivers
v0000015e4d25c780_0 .var "reg_dst", 0 0;
v0000015e4d25c8c0_0 .var "reg_write", 0 0;
E_0000015e4d1fe0d0 .event anyedge, v0000015e4d25c960_0;
    .scope S_0000015e4d1ce680;
T_0 ;
    %wait E_0000015e4d1fe0d0;
    %load/vec4 v0000015e4d25c960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015e4d25cdc0_0, 0, 2;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25ba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25c8c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000015e4d25cdc0_0, 0, 2;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25b920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25ba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015e4d25cdc0_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25c820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015e4d25cdc0_0, 0, 2;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c8c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000015e4d25cdc0_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d25c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d25c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000015e4d25cdc0_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015e4d206160;
T_1 ;
    %wait E_0000015e4d1fdfd0;
    %load/vec4 v0000015e4d1bfbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015e4d1bff10_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0000015e4d1c0050_0;
    %load/vec4 v0000015e4d1bfe70_0;
    %add;
    %store/vec4 v0000015e4d1bff10_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0000015e4d1c0050_0;
    %load/vec4 v0000015e4d1bfe70_0;
    %sub;
    %store/vec4 v0000015e4d1bff10_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000015e4d1c0050_0;
    %load/vec4 v0000015e4d1bfe70_0;
    %and;
    %store/vec4 v0000015e4d1bff10_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000015e4d1c0050_0;
    %load/vec4 v0000015e4d1bfe70_0;
    %or;
    %store/vec4 v0000015e4d1bff10_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000015e4d1c0050_0;
    %load/vec4 v0000015e4d1bfe70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0000015e4d1bff10_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0000015e4d1bff10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000015e4d1bffb0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015e4d1ce4f0;
T_2 ;
    %wait E_0000015e4d1fe090;
    %load/vec4 v0000015e4d1c0190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000015e4d25bec0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000015e4d1c00f0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000015e4d1fc1a0;
T_3 ;
    %wait E_0000015e4d1fde10;
    %load/vec4 v0000015e4d2677a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015e4d267700_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000015e4d2668a0_0;
    %assign/vec4 v0000015e4d267700_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015e4d1fc1a0;
T_4 ;
    %wait E_0000015e4d1fde10;
    %load/vec4 v0000015e4d2677a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015e4d267ac0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000015e4d267ac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015e4d267ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015e4d267980, 0, 4;
    %load/vec4 v0000015e4d267ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015e4d267ac0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015e4d268560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000015e4d267520_0;
    %load/vec4 v0000015e4d266f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0000015e4d2686a0_0;
    %parti/s 5, 11, 5;
    %jmp/1 T_4.7, 9;
T_4.6 ; End of true expr.
    %load/vec4 v0000015e4d2686a0_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_4.7, 9;
 ; End of false expr.
    %blend;
T_4.7;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015e4d267980, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015e4d1fc1a0;
T_5 ;
    %wait E_0000015e4d1fe810;
    %load/vec4 v0000015e4d2678e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000015e4d268740_0;
    %load/vec4 v0000015e4d25be20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015e4d267fc0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000015e4d206830;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000015e4d267480_0;
    %inv;
    %store/vec4 v0000015e4d267480_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000015e4d206830;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d267480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d267b60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015e4d268380_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000015e4d268380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000015e4d268380_0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %load/vec4 v0000015e4d268380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015e4d268380_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015e4d268380_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000015e4d268380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000015e4d268380_0;
    %store/vec4a v0000015e4d267980, 4, 0;
    %load/vec4 v0000015e4d268380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015e4d268380_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 537526282, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 19546144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 19546146, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 19546148, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 19546149, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 292093954, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000015e4d267160, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d267b60_0, 0, 1;
    %delay 200000, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_7.4, 6;
    %vpi_call 2 47 "$display", "Erro: $t1 deveria ser 5, mas \303\251 %d", &A<v0000015e4d267980, 9> {0 0 0};
T_7.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.6, 6;
    %vpi_call 2 49 "$display", "Erro: $t2 deveria ser 10, mas \303\251 %d", &A<v0000015e4d267980, 10> {0 0 0};
T_7.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %add;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %add;
    %vpi_call 2 51 "$display", "Erro: $t0 deveria ser %d, mas \303\251 %d", S<0,vec4,u32>, &A<v0000015e4d267980, 8> {1 0 0};
T_7.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267160, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %cmp/ne;
    %jmp/0xz  T_7.10, 6;
    %vpi_call 2 53 "$display", "Erro: Mem\303\263ria[0] deveria ser %d, mas \303\251 %d", &A<v0000015e4d267980, 10>, &A<v0000015e4d267160, 0> {0 0 0};
T_7.10 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267980, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000015e4d267160, 4;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %vpi_call 2 55 "$display", "Erro: $t3 deveria conter %d ap\303\263s lw, mas cont\303\251m %d", &A<v0000015e4d267160, 0>, &A<v0000015e4d267980, 11> {0 0 0};
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015e4d267b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015e4d267b60_0, 0, 1;
    %load/vec4 v0000015e4d267700_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 6;
    %vpi_call 2 62 "$display", "Erro: PC deveria ser 0 ap\303\263s reset, mas \303\251 %h", v0000015e4d267700_0 {0 0 0};
T_7.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015e4d268380_0, 0, 32;
T_7.16 ;
    %load/vec4 v0000015e4d268380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.17, 5;
    %ix/getv/s 4, v0000015e4d268380_0;
    %load/vec4a v0000015e4d267980, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.18, 6;
    %vpi_call 2 65 "$display", "Erro: Reg[%0d] deveria ser 0 ap\303\263s reset, mas \303\251 %h", v0000015e4d268380_0, &A<v0000015e4d267980, v0000015e4d268380_0 > {0 0 0};
T_7.18 ;
    %load/vec4 v0000015e4d268380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015e4d268380_0, 0, 32;
    %jmp T_7.16;
T_7.17 ;
    %vpi_call 2 69 "$display", "Simula\303\247\303\243o conclu\303\255da." {0 0 0};
    %vpi_call 2 70 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000015e4d206830;
T_8 ;
    %wait E_0000015e4d1fe810;
    %vpi_call 2 75 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$display", "Ciclo de Clock: %0t", $time {0 0 0};
    %vpi_call 2 77 "$display", "PC = %h", v0000015e4d267700_0 {0 0 0};
    %vpi_call 2 78 "$display", "Instru\303\247\303\243o = %h", v0000015e4d2686a0_0 {0 0 0};
    %vpi_call 2 79 "$display", "Read Data 1 (Reg[rs]) = %h", v0000015e4d2669e0_0 {0 0 0};
    %vpi_call 2 80 "$display", "Read Data 2 (Reg[rt]) = %h", v0000015e4d268740_0 {0 0 0};
    %vpi_call 2 81 "$display", "Sign Extend = %h", v0000015e4d266bc0_0 {0 0 0};
    %vpi_call 2 82 "$display", "ALU Input 2 = %h", v0000015e4d25bc40_0 {0 0 0};
    %vpi_call 2 83 "$display", "ALU Control = %b", v0000015e4d25bba0_0 {0 0 0};
    %vpi_call 2 84 "$display", "ALU Result = %h", v0000015e4d25be20_0 {0 0 0};
    %vpi_call 2 85 "$display", "Zero Flag = %b", v0000015e4d266d00_0 {0 0 0};
    %vpi_call 2 86 "$display", "Mem Read Data = %h", v0000015e4d266b20_0 {0 0 0};
    %vpi_call 2 87 "$display", "Write Data (Reg[rd]/Reg[rt]) = %h", v0000015e4d267520_0 {0 0 0};
    %vpi_call 2 88 "$display", "Reg[8] ($t0) = %h", &A<v0000015e4d267980, 8> {0 0 0};
    %vpi_call 2 89 "$display", "Reg[9] ($t1) = %h", &A<v0000015e4d267980, 9> {0 0 0};
    %vpi_call 2 90 "$display", "Reg[10] ($t2) = %h", &A<v0000015e4d267980, 10> {0 0 0};
    %vpi_call 2 91 "$display", "Reg[11] ($t3) = %h", &A<v0000015e4d267980, 11> {0 0 0};
    %vpi_call 2 92 "$display", "--------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_mips_single_cycle.v";
    "mips_single_cycle.v";
    "alu.v";
    "alu_control_unit.v";
    "control_unit.v";
