<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1986' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2047' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2795' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='137' c='_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='436' u='r' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='137' u='r' c='_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='286' u='r' c='_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11024' u='r' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11041' u='r' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11043' u='r' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11046' u='r' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11147' u='r' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5722' u='r' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='429' u='r' c='_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='579' u='r' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='671' u='r' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='688' u='r' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='443' u='r' c='_ZL29dropInstructionKeepingImpDefsRN4llvm12MachineInstrEPKNS_11SIInstrInfoE'/>
