
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003625                       # Number of seconds simulated
sim_ticks                                  3624792099                       # Number of ticks simulated
final_tick                               533196136353                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 339623                       # Simulator instruction rate (inst/s)
host_op_rate                                   439819                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 310842                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917164                       # Number of bytes of host memory used
host_seconds                                 11661.22                       # Real time elapsed on the host
sim_insts                                  3960419908                       # Number of instructions simulated
sim_ops                                    5128826153                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       513024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       395520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       557952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       381056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1868928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       359680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            359680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4008                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3090                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2977                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14601                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2810                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2810                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1483120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    141531979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1518432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    109115223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1447807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    153926621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1447807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    105124926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               515595915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1483120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1518432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1447807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1447807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5897166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          99227760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               99227760                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          99227760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1483120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    141531979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1518432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    109115223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1447807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    153926621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1447807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    105124926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              614823675                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8692548                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088499                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535862                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206830                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1246734                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1191918                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8848                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16801470                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088499                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492074                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039856                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        755264                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8502667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.424912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4907211     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354790      4.17%     61.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333458      3.92%     65.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315026      3.71%     69.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260429      3.06%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188115      2.21%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134748      1.58%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210465      2.48%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798425     21.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8502667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355304                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932859                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477968                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       721502                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435618                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41604                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825972                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496862                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19975428                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10424                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825972                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660345                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         358727                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81169                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288174                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376282                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           90                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155603                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26871146                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90257959                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90257959                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10075976                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3638                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1900                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707097                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901704                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23574                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412946                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18054579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610256                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23026                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5721332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17490483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8502667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3023000     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710710     20.12%     55.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355571     15.94%     71.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816393      9.60%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835103      9.82%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379982      4.47%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244545      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67271      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70092      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8502667                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64158     58.15%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21650     19.62%     77.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24519     22.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015349     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200595      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544470     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848248      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610256                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.680779                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110327                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007551                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37856529                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23779655                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720583                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45661                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669342                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232888                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825972                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         271926                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14685                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18058090                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85455                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901704                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014859                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1889                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1379                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238944                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368833                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465423                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241420                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300218                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018849                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834795                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653006                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248399                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237957                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203617                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24905459                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.637950                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369542                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5819704                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206005                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7676695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3088379     40.23%     40.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047977     26.68%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850146     11.07%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429973      5.60%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450925      5.87%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225727      2.94%     92.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155287      2.02%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89302      1.16%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338979      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7676695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338979                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25396455                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36944337                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 189881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869255                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869255                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150411                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150411                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64946508                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485830                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18737519                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8692548                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3076749                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678053                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201957                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1548448                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1485707                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218537                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6221                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3750109                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17059252                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3076749                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1704244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3618613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938305                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        400020                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1844648                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8503835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.315981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4885222     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643890      7.57%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320183      3.77%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236575      2.78%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199474      2.35%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170751      2.01%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59496      0.70%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213836      2.51%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1774408     20.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8503835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353952                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.962515                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3884403                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       373986                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3495908                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17502                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732032                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341413                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3075                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19100393                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4656                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732032                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4045845                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         173848                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43964                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3350545                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157597                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18502950                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77149                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24528902                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84291140                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84291140                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16139020                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8389858                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           398720                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2813680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647141                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8253                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       213558                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17412418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14853665                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4993062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13634249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          143                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8503835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746702                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3039151     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1814429     21.34%     57.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       924563     10.87%     67.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1070337     12.59%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       803322      9.45%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514762      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220114      2.59%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65939      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51218      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8503835                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63439     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13457     15.51%     88.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9886     11.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11671944     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119165      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2525338     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536130      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14853665                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.708781                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86782                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005842                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38317337                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22407958                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14344496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14940447                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24297                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       784333                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168899                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732032                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101734                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8518                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17414779                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2813680                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647141                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1255                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221276                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14534761                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2416766                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2938773                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2177171                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            522007                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.672094                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14370995                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14344496                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8646344                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21373687                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.650206                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404532                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10805633                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12300178                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5114737                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200057                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7771803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.582667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.293203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3622041     46.60%     46.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1662943     21.40%     68.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900459     11.59%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329200      4.24%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284260      3.66%     87.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126357      1.63%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305318      3.93%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81816      1.05%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       459409      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7771803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10805633                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12300178                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2507586                       # Number of memory references committed
system.switch_cpus1.commit.loads              2029344                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1922699                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10745036                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168170                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       459409                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24727205                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35562828                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 188713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10805633                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12300178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10805633                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.804446                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.804446                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.243092                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.243092                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67266950                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18848014                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19664983                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2212                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8692548                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3132042                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2539614                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213261                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1304674                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1232694                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332803                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9166                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3277133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17248564                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3132042                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1565497                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3642012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1121229                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        607254                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1612381                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8429508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.522816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.323596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4787496     56.79%     56.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227612      2.70%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259800      3.08%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          473235      5.61%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215702      2.56%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          327399      3.88%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177597      2.11%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151539      1.80%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1809128     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8429508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360313                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.984293                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3459064                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       558886                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3474957                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35547                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        901051                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       533605                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3052                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20529453                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4788                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        901051                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3647423                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         157622                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       141221                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3317636                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       264548                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19727322                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5453                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141545                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1765                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27621399                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91895955                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91895955                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16989021                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10632353                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4138                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2490                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           677048                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1839909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       939920                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13156                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       278229                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18531140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14923513                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29441                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6258486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18728132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8429508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770390                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.923414                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2966349     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1790329     21.24%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1203617     14.28%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       842088      9.99%     80.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       709406      8.42%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       380222      4.51%     93.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375744      4.46%     98.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87536      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74217      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8429508                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108368     76.51%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15098     10.66%     87.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18173     12.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12440097     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211050      1.41%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1643      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1487674      9.97%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       783049      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14923513                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716817                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141640                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009491                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38447614                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24793920                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14488879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15065153                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29380                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       719286                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237663                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        901051                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          64271                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9945                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18535290                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1839909                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       939920                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2472                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248341                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14638912                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1387685                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       284600                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2139113                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2073235                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            751428                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.684076                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14500445                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14488879                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9479479                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26602768                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666816                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356334                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9957735                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12230010                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6305308                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3358                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216005                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7528457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624504                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161530                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2989289     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2042709     27.13%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838322     11.14%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418010      5.55%     83.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       426555      5.67%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166501      2.21%     91.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182095      2.42%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94476      1.25%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370500      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7528457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9957735                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12230010                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1822877                       # Number of memory references committed
system.switch_cpus2.commit.loads              1120620                       # Number of loads committed
system.switch_cpus2.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1758282                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11018277                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       248844                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370500                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25693106                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37972557                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 263040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9957735                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12230010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9957735                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.872944                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.872944                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.145548                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.145548                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65813807                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20026188                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18998095                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3350                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8692548                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3114618                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2536149                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208857                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1272656                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1204770                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328538                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9285                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3108046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17204567                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3114618                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1533308                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3785794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1121683                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        686378                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1521340                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8489188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.506911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4703394     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332371      3.92%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269161      3.17%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          649790      7.65%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172862      2.04%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          234383      2.76%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162087      1.91%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95428      1.12%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1869712     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8489188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.358309                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.979232                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3244137                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       672518                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3640723                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23153                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        908655                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529877                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20606213                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        908655                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3481834                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         115923                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       213762                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3421358                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       347651                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19878554                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          345                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        138683                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27796366                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92813022                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92813022                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17071736                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10724512                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4264                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2596                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           975582                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1867084                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19609                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       268069                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18774114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4275                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14900861                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30863                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6453928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19866285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8489188                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755275                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899107                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2998194     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1823944     21.49%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1145138     13.49%     70.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876011     10.32%     80.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768767      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       394369      4.65%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341801      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66823      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74141      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8489188                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88348     69.56%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19278     15.18%     84.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19379     15.26%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12381395     83.09%     83.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207844      1.39%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1664      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1488405      9.99%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       821553      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14900861                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.714211                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127007                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008523                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38448778                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25232505                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14517810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15027868                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56918                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       736155                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246371                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        908655                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66057                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8379                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18778392                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1867084                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971517                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2579                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245207                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14663786                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1394311                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       237073                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2193692                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065662                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            799381                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.686938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14527756                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14517810                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9440521                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26825751                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.670144                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351920                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10004318                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12296418                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6481954                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212276                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7580533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622105                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145924                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2967165     39.14%     39.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2089326     27.56%     66.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844784     11.14%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485158      6.40%     84.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       385151      5.08%     89.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160020      2.11%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188187      2.48%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        93712      1.24%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       367030      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7580533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10004318                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12296418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1856067                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130924                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1763838                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11082910                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250711                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       367030                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25991706                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38466056                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 203360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10004318                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12296418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10004318                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.868880                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.868880                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.150907                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.150907                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65974725                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20045975                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19007779                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3396                       # number of misc regfile writes
system.l2.replacements                          14617                       # number of replacements
system.l2.tagsinuse                       4093.433341                       # Cycle average of tags in use
system.l2.total_refs                            67459                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18710                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.605505                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            36.139831                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.587585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    837.335529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.575813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    657.426925                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.399140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    822.778574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.552909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    657.350189                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            389.387628                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            201.071432                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            224.211388                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            232.616398                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008823                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.204428                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.160505                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002051                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.200874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.160486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.095065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.049090                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.054739                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.056791                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999373                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6348                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2548                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3154                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2580                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14639                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4136                       # number of Writeback hits
system.l2.Writeback_hits::total                  4136                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   183                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6396                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2570                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2632                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14822                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6396                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2570                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3215                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2632                       # number of overall hits
system.l2.overall_hits::total                   14822                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4008                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3088                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4359                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2977                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14599                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4008                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4359                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2977                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14601                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4008                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3090                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4359                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2977                       # number of overall misses
system.l2.overall_misses::total                 14601                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2093933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    199782365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2143948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    141155793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2177181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    198788908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1984486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    131802771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       679929385                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       131539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        131539                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2093933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    199782365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2143948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    141287332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2177181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    198788908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1984486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    131802771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        680060924                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2093933                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    199782365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2143948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    141287332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2177181                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    198788908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1984486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    131802771                       # number of overall miss cycles
system.l2.overall_miss_latency::total       680060924                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29238                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4136                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4136                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               185                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5660                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29423                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5660                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29423                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.387022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.547906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.580194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.535721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.499316                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.083333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010811                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.385236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.545936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.575522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.530754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496244                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.385236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.545936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.575522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.530754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496244                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49855.547619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49845.899451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49859.255814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45711.072863                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53101.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45604.245928                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48402.097561                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44273.688613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46573.695801                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 65769.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65769.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49855.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49845.899451                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49859.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45724.055663                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53101.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45604.245928                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48402.097561                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44273.688613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46576.325183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49855.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49845.899451                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49859.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45724.055663                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53101.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45604.245928                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48402.097561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44273.688613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46576.325183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2810                       # number of writebacks
system.l2.writebacks::total                      2810                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4008                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2977                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14599                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14601                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1857400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    177012081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1900705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    123308544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1945756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    173741797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1752054                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    114562444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    596080781                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       120857                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       120857                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1857400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    177012081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1900705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    123429401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1945756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    173741797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1752054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    114562444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    596201638                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1857400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    177012081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1900705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    123429401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1945756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    173741797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1752054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    114562444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    596201638                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.387022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.547906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.580194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.535721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.499316                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.083333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010811                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.385236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.545936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.575522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.530754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.496244                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.385236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.545936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.575522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.530754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.496244                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44223.809524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44164.690868                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44202.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39931.523316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47457.463415                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39858.177793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42733.024390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38482.513940                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40830.247346                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 60428.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60428.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44223.809524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44164.690868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44202.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39944.789968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 47457.463415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39858.177793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42733.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38482.513940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40832.931854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44223.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44164.690868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44202.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39944.789968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 47457.463415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39858.177793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42733.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38482.513940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40832.931854                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.403163                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642978                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715142.085616                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.603646                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.799517                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063467                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861858                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925326                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634284                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634284                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634284                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634284                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634284                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634284                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3037400                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3037400                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3037400                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3037400                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3037400                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3037400                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634341                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53287.719298                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53287.719298                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53287.719298                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53287.719298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53287.719298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53287.719298                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2434579                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2434579                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2434579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2434579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2434579                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2434579                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56618.116279                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56618.116279                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56618.116279                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56618.116279                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56618.116279                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56618.116279                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10404                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373434                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10660                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16357.733021                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.145542                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.854458                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128682                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778482                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907164                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37487                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37650                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37650                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37650                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37650                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1365351191                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1365351191                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4656962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4656962                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1370008153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1370008153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1370008153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1370008153                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944814                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944814                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944814                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032145                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032145                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019359                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019359                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019359                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019359                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36421.991384                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36421.991384                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28570.319018                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28570.319018                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36387.998752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36387.998752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36387.998752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36387.998752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu0.dcache.writebacks::total              940                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27131                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27246                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27246                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27246                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27246                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10356                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10404                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10404                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    268955976                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    268955976                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       933173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       933173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    269889149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    269889149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    269889149                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    269889149                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005350                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005350                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005350                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005350                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25971.028969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25971.028969                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19441.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19441.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25940.902441                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25940.902441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25940.902441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25940.902441                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               557.298063                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913285905                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619301.250000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.960315                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.337748                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067244                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825862                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893106                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1844596                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1844596                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1844596                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1844596                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1844596                       # number of overall hits
system.cpu1.icache.overall_hits::total        1844596                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2930547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2930547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2930547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2930547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2930547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2930547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1844648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1844648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1844648                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1844648                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1844648                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1844648                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56356.673077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56356.673077                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56356.673077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56356.673077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56356.673077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56356.673077                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574003                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55956.586957                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55956.586957                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55956.586957                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55956.586957                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55956.586957                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55956.586957                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5660                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206883072                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5916                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34970.093306                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.393216                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.606784                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.798411                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.201589                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2196382                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2196382                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475888                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475888                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1230                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1106                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2672270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2672270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2672270                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2672270                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20073                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20145                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20145                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    905875722                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    905875722                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2616367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2616367                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    908492089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    908492089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    908492089                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    908492089                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216455                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216455                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2692415                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2692415                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2692415                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2692415                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009056                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009056                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007482                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007482                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007482                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007482                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45129.065013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45129.065013                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36338.430556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36338.430556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45097.646513                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45097.646513                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45097.646513                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45097.646513                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          626                       # number of writebacks
system.cpu1.dcache.writebacks::total              626                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14437                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14485                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14485                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14485                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14485                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5636                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5660                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5660                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5660                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5660                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    172547925                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    172547925                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       626316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       626316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    173174241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    173174241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    173174241                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    173174241                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30615.316714                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30615.316714                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26096.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26096.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30596.155654                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30596.155654                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30596.155654                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30596.155654                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.641527                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006656574                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1947111.361702                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.641527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063528                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819938                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1612328                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1612328                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1612328                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1612328                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1612328                       # number of overall hits
system.cpu2.icache.overall_hits::total        1612328                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3280879                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3280879                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3280879                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3280879                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3280879                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3280879                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1612381                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1612381                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1612381                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1612381                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1612381                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1612381                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61903.377358                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61903.377358                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61903.377358                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61903.377358                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61903.377358                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61903.377358                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2742611                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2742611                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2742611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2742611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2742611                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2742611                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 60946.911111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60946.911111                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 60946.911111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60946.911111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 60946.911111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60946.911111                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7574                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165339396                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7830                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21116.142529                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.948276                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.051724                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886517                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113483                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1081180                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1081180                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       698624                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        698624                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2399                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2399                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1675                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1675                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1779804                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1779804                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1779804                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1779804                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15302                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          211                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15513                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15513                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15513                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15513                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    637587975                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    637587975                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8801235                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8801235                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    646389210                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    646389210                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    646389210                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    646389210                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1096482                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1096482                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       698835                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       698835                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1795317                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1795317                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1795317                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1795317                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013956                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013956                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000302                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008641                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008641                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008641                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008641                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 41666.970004                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 41666.970004                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41712.014218                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41712.014218                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41667.582673                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41667.582673                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 41667.582673                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41667.582673                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          832                       # number of writebacks
system.cpu2.dcache.writebacks::total              832                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7789                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7789                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          150                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7939                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7939                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7939                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7939                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7513                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7513                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7574                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7574                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7574                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7574                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    242404458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    242404458                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1753471                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1753471                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    244157929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    244157929                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    244157929                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    244157929                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004219                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004219                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004219                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004219                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 32264.668974                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32264.668974                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28745.426230                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28745.426230                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 32236.325456                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32236.325456                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 32236.325456                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32236.325456                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.963825                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004737951                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947166.571705                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.963825                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062442                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822057                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1521287                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1521287                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1521287                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1521287                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1521287                       # number of overall hits
system.cpu3.icache.overall_hits::total        1521287                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2714250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2714250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2714250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2714250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2714250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2714250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1521340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1521340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1521340                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1521340                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1521340                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1521340                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51212.264151                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51212.264151                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51212.264151                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51212.264151                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51212.264151                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51212.264151                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2190362                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2190362                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2190362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2190362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2190362                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2190362                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52151.476190                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52151.476190                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52151.476190                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52151.476190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52151.476190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52151.476190                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158196138                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26972.913555                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.677206                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.322794                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881552                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118448                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1057788                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1057788                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721147                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1904                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1904                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1778935                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1778935                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1778935                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1778935                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14825                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14825                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          426                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          426                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15251                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15251                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15251                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15251                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    672816441                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    672816441                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18979173                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18979173                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    691795614                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    691795614                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    691795614                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    691795614                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1072613                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1072613                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1794186                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1794186                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1794186                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1794186                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013821                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013821                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000590                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000590                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008500                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008500                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008500                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008500                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45383.908331                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45383.908331                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 44552.049296                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44552.049296                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45360.672349                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45360.672349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45360.672349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45360.672349                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        56403                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        18801                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1738                       # number of writebacks
system.cpu3.dcache.writebacks::total             1738                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          374                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          374                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9642                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9642                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9642                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9642                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5557                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5557                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    167761231                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    167761231                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1179384                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1179384                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    168940615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    168940615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    168940615                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    168940615                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005181                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005181                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003126                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003126                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003126                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003126                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 30189.172395                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30189.172395                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22680.461538                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22680.461538                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 30119.560528                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30119.560528                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 30119.560528                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30119.560528                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
