

================================================================
== Vitis HLS Report for 'atan2_generic_double_s'
================================================================
* Date:           Wed Dec 14 18:16:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        inversekinematics
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       94|  10.000 ns|  0.940 us|    1|   94|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       89|       89|         2|          1|          1|    88|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 7 28 2 
2 --> 3 
3 --> 4 2 
4 --> 5 28 
5 --> 6 
6 --> 28 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.28>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677]   --->   Operation 29 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %y_in" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677]   --->   Operation 30 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 31 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 32 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %y_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 33 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 34 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1300 = zext i11 %tmp_49"   --->   Operation 35 'zext' 'zext_ln1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.94ns)   --->   "%ret = add i12 %zext_ln1300, i12 27"   --->   Operation 36 'add' 'ret' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln832 = zext i11 %tmp_48"   --->   Operation 37 'zext' 'zext_ln832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln832 = icmp_ult  i12 %ret, i12 %zext_ln832"   --->   Operation 38 'icmp' 'icmp_ln832' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln684 = br i1 %icmp_ln832, void, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:684]   --->   Operation 39 'br' 'br_ln684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln824 = icmp_eq  i11 %tmp_49, i11 0"   --->   Operation 40 'icmp' 'icmp_ln824' <Predicate = (!icmp_ln832)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.54ns)   --->   "%br_ln691 = br i1 %icmp_ln824, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:691]   --->   Operation 41 'br' 'br_ln691' <Predicate = (!icmp_ln832)> <Delay = 0.54>
ST_1 : Operation 42 [1/1] (0.94ns)   --->   "%ret_6 = sub i12 %zext_ln832, i12 %zext_ln1300"   --->   Operation 42 'sub' 'ret_6' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_25 = trunc i64 %data_V"   --->   Operation 43 'trunc' 'p_Result_25' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_V = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33, i1 1, i52 %p_Result_25, i33 0"   --->   Operation 44 'bitconcatenate' 'x_V' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln710 = zext i86 %x_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:710]   --->   Operation 45 'zext' 'zext_ln710' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_26 = trunc i64 %data_V_1"   --->   Operation 46 'trunc' 'p_Result_26' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%y_V = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33, i1 1, i52 %p_Result_26, i33 0"   --->   Operation 47 'bitconcatenate' 'y_V' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln710_1 = zext i86 %y_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:710]   --->   Operation 48 'zext' 'zext_ln710_1' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %ret_6, i32 11"   --->   Operation 49 'bitselect' 'isNeg' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.96ns)   --->   "%sub_ln1321 = sub i12 0, i12 %ret_6"   --->   Operation 50 'sub' 'sub_ln1321' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.43ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1321, i12 %ret_6"   --->   Operation 51 'select' 'ush' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 52 'sext' 'sh_prom_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast"   --->   Operation 53 'zext' 'sh_prom_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V_53)   --->   "%r_V = shl i89 %zext_ln710_1, i89 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 54 'shl' 'r_V' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r_V_53)   --->   "%r_V_49 = lshr i89 %zext_ln710_1, i89 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 55 'lshr' 'r_V_49' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_53 = select i1 %isNeg, i89 %r_V, i89 %r_V_49"   --->   Operation 56 'select' 'r_V_53' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 1.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.48ns)   --->   "%br_ln167 = br void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167]   --->   Operation 57 'br' 'br_ln167' <Predicate = (!icmp_ln832 & !icmp_ln824)> <Delay = 0.48>
ST_1 : Operation 58 [22/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 58 'ddiv' 'div_i' <Predicate = (icmp_ln832)> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%k = phi i7 0, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i7 %add_ln167, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167]   --->   Operation 59 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i89 %r_V_53, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i89 %y_V_3, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region"   --->   Operation 60 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%x_V_1 = phi i89 %zext_ln710, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i89 %x_V_2, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region"   --->   Operation 61 'phi' 'x_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.89ns)   --->   "%add_ln167 = add i7 %k, i7 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167]   --->   Operation 62 'add' 'add_ln167' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln167 = icmp_eq  i7 %k, i7 88" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167]   --->   Operation 63 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region, void %_ZN7cordic_14cordic_circ_v1ILi88ELi1ELi0ELi0ELi89ELi4ELi86ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167]   --->   Operation 64 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%k_cast = zext i7 %k" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167]   --->   Operation 65 'zext' 'k_cast' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i89.i32, i89 %p_Val2_21, i32 88"   --->   Operation 66 'bitselect' 'p_Result_27' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i7 %k"   --->   Operation 67 'zext' 'zext_ln1287' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.71ns)   --->   "%r_V_54 = ashr i89 %p_Val2_21, i89 %zext_ln1287"   --->   Operation 68 'ashr' 'r_V_54' <Predicate = (!icmp_ln167)> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189]   --->   Operation 69 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:118->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189]   --->   Operation 70 'speclatency' 'speclatency_ln118' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.56ns)   --->   "%sub_ln130 = sub i89 %x_V_1, i89 %r_V_54" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189]   --->   Operation 71 'sub' 'sub_ln130' <Predicate = (!icmp_ln167)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.56ns)   --->   "%add_ln130 = add i89 %r_V_54, i89 %x_V_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189]   --->   Operation 72 'add' 'add_ln130' <Predicate = (!icmp_ln167)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.46ns)   --->   "%x_V_2 = select i1 %p_Result_27, i89 %sub_ln130, i89 %add_ln130" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189]   --->   Operation 73 'select' 'x_V_2' <Predicate = (!icmp_ln167)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin"   --->   Operation 74 'specregionend' 'rend' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.71ns)   --->   "%r_V_55 = ashr i89 %x_V_1, i89 %zext_ln1287"   --->   Operation 75 'ashr' 'r_V_55' <Predicate = (!icmp_ln167)> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 76 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:118->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 77 'speclatency' 'speclatency_ln118' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.56ns)   --->   "%sub_ln130_1 = sub i89 %p_Val2_21, i89 %r_V_55" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 78 'sub' 'sub_ln130_1' <Predicate = (!icmp_ln167)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.56ns)   --->   "%add_ln130_1 = add i89 %r_V_55, i89 %p_Val2_21" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 79 'add' 'add_ln130_1' <Predicate = (!icmp_ln167)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.46ns)   --->   "%y_V_3 = select i1 %p_Result_27, i89 %add_ln130_1, i89 %sub_ln130_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:191]   --->   Operation 80 'select' 'y_V_3' <Predicate = (!icmp_ln167)> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_89_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st, i32 %rbegin1"   --->   Operation 81 'specregionend' 'rend18' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%cordic_ctab_table_128_V_addr = getelementptr i126 %cordic_ctab_table_128_V, i64 0, i64 %k_cast"   --->   Operation 82 'getelementptr' 'cordic_ctab_table_128_V_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.35ns)   --->   "%p_Val2_s = load i7 %cordic_ctab_table_128_V_addr"   --->   Operation 83 'load' 'p_Val2_s' <Predicate = (!icmp_ln167)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>

State 3 <SV = 2> <Delay = 4.92>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%z_V = phi i86 0, void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit56, i86 %z_V_1, void %cordic_::addsub<0, 0, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<89, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region"   --->   Operation 84 'phi' 'z_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88, i64 88, i64 88"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.35ns)   --->   "%p_Val2_s = load i7 %cordic_ctab_table_128_V_addr"   --->   Operation 87 'load' 'p_Val2_s' <Predicate = (!icmp_ln167)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i85 @_ssdm_op_PartSelect.i85.i126.i32.i32, i126 %p_Val2_s, i32 41, i32 125"   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i126.i32, i126 %p_Val2_s, i32 40"   --->   Operation 89 'bitselect' 'tmp_43' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i1 %tmp_43"   --->   Operation 90 'zext' 'zext_ln369' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.55ns)   --->   "%add_ln369 = add i85 %zext_ln369, i85 %trunc_ln"   --->   Operation 91 'add' 'add_ln369' <Predicate = (!icmp_ln167)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i85 %add_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193]   --->   Operation 92 'zext' 'zext_ln193' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_0_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193]   --->   Operation 93 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:118->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193]   --->   Operation 94 'speclatency' 'speclatency_ln118' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.55ns)   --->   "%sub_ln130_2 = sub i86 %z_V, i86 %zext_ln193" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193]   --->   Operation 95 'sub' 'sub_ln130_2' <Predicate = (!icmp_ln167 & p_Result_27)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.55ns)   --->   "%add_ln130_2 = add i86 %zext_ln193, i86 %z_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193]   --->   Operation 96 'add' 'add_ln130_2' <Predicate = (!icmp_ln167 & !p_Result_27)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.47ns)   --->   "%z_V_1 = select i1 %p_Result_27, i86 %sub_ln130_2, i86 %add_ln130_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193]   --->   Operation 97 'select' 'z_V_1' <Predicate = (!icmp_ln167)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_86_MC_AC_1_MC_AC_IC_ap_q_mode_JC_0_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin2"   --->   Operation 98 'specregionend' 'rend23' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi89ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi90ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 100 [1/1] (1.47ns)   --->   "%icmp_ln839 = icmp_eq  i86 %z_V, i86 0"   --->   Operation 100 'icmp' 'icmp_ln839' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.54ns)   --->   "%br_ln839 = br i1 %icmp_ln839, void %_ifconv, void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit"   --->   Operation 101 'br' 'br_ln839' <Predicate = true> <Delay = 0.54>
ST_4 : Operation 102 [1/1] (1.55ns)   --->   "%tmp_V = sub i86 0, i86 %z_V"   --->   Operation 102 'sub' 'tmp_V' <Predicate = (!icmp_ln839)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.68>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %z_V, i32 85"   --->   Operation 103 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.47ns)   --->   "%tmp_V_4 = select i1 %p_Result_28, i86 %tmp_V, i86 %z_V"   --->   Operation 104 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i86.i32.i32, i86 %tmp_V_4, i32 22, i32 85"   --->   Operation 105 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 106 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp"   --->   Operation 107 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.48ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 108 'icmp' 'hitNonZero' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1026 = trunc i86 %tmp_V_4"   --->   Operation 109 'trunc' 'trunc_ln1026' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i22.i42, i22 %trunc_ln1026, i42 4398046511103"   --->   Operation 110 'bitconcatenate' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_29, i1 1"   --->   Operation 111 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1028 = trunc i64 %tmp_s"   --->   Operation 112 'trunc' 'trunc_ln1028' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.20ns)   --->   "%NZeros_4 = add i32 %trunc_ln1028, i32 %NZeros"   --->   Operation 113 'add' 'NZeros_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.52ns)   --->   "%NZeros_6 = select i1 %hitNonZero, i32 %NZeros_4, i32 %NZeros"   --->   Operation 114 'select' 'NZeros_6' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.20ns)   --->   "%sub_ln848 = sub i32 86, i32 %NZeros_6"   --->   Operation 115 'sub' 'sub_ln848' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln848, i32 4294967243"   --->   Operation 116 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 117 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.09ns)   --->   "%icmp_ln850 = icmp_sgt  i31 %tmp_45, i31 0"   --->   Operation 118 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %sub_ln848"   --->   Operation 119 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.89ns)   --->   "%sub_ln851 = sub i7 12, i7 %trunc_ln851"   --->   Operation 120 'sub' 'sub_ln851' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%zext_ln851 = zext i7 %sub_ln851"   --->   Operation 121 'zext' 'zext_ln851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%lshr_ln851 = lshr i86 77371252455336267181195263, i86 %zext_ln851"   --->   Operation 122 'lshr' 'lshr_ln851' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%zext_ln853 = zext i32 %lsb_index"   --->   Operation 123 'zext' 'zext_ln853' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%shl_ln853 = shl i86 1, i86 %zext_ln853"   --->   Operation 124 'shl' 'shl_ln853' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%or_ln853_2 = or i86 %lshr_ln851, i86 %shl_ln853"   --->   Operation 125 'or' 'or_ln853_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%and_ln853 = and i86 %tmp_V_4, i86 %or_ln853_2"   --->   Operation 126 'and' 'and_ln853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.47ns) (out node of the LUT)   --->   "%icmp_ln853 = icmp_ne  i86 %and_ln853, i86 0"   --->   Operation 127 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 128 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%xor_ln853 = xor i1 %tmp_46, i1 1"   --->   Operation 129 'xor' 'xor_ln853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i86.i32, i86 %tmp_V_4, i32 %lsb_index"   --->   Operation 130 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.11ns)   --->   "%icmp_ln858 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 131 'icmp' 'icmp_ln858' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%and_ln853_1 = and i1 %p_Result_30, i1 %xor_ln853"   --->   Operation 132 'and' 'and_ln853_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%select_ln850 = select i1 %icmp_ln850, i1 %icmp_ln853, i1 %p_Result_30"   --->   Operation 133 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln858 = select i1 %icmp_ln858, i1 %select_ln850, i1 %and_ln853_1"   --->   Operation 134 'select' 'select_ln858' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln847 = trunc i32 %NZeros_6"   --->   Operation 135 'trunc' 'trunc_ln847' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 136 [1/1] (1.20ns)   --->   "%sub_ln859 = sub i32 54, i32 %sub_ln848"   --->   Operation 136 'sub' 'sub_ln859' <Predicate = (!icmp_ln858)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln859 = zext i32 %sub_ln859"   --->   Operation 137 'zext' 'zext_ln859' <Predicate = (!icmp_ln858)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln859 = shl i86 %tmp_V_4, i86 %zext_ln859"   --->   Operation 138 'shl' 'shl_ln859' <Predicate = (!icmp_ln858)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (1.20ns)   --->   "%add_ln858 = add i32 %sub_ln848, i32 4294967242"   --->   Operation 139 'add' 'add_ln858' <Predicate = (icmp_ln858)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln858 = zext i32 %add_ln858"   --->   Operation 140 'zext' 'zext_ln858' <Predicate = (icmp_ln858)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln858 = lshr i86 %tmp_V_4, i86 %zext_ln858"   --->   Operation 141 'lshr' 'lshr_ln858' <Predicate = (icmp_ln858)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln859 = trunc i86 %lshr_ln858"   --->   Operation 142 'trunc' 'trunc_ln859' <Predicate = (icmp_ln858)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln859_2 = trunc i86 %shl_ln859"   --->   Operation 143 'trunc' 'trunc_ln859_2' <Predicate = (!icmp_ln858)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln858, i64 %trunc_ln859, i64 %trunc_ln859_2"   --->   Operation 144 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln865 = zext i1 %select_ln858"   --->   Operation 145 'zext' 'zext_ln865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.71ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln865"   --->   Operation 146 'add' 'm_5' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%m_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 147 'partselect' 'm_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln866 = zext i63 %m_7"   --->   Operation 148 'zext' 'zext_ln866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 149 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.45ns)   --->   "%select_ln847 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 150 'select' 'select_ln847' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln869 = sub i11 1, i11 %trunc_ln847"   --->   Operation 151 'sub' 'sub_ln869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 152 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln869 = add i11 %sub_ln869, i11 %select_ln847"   --->   Operation 152 'add' 'add_ln869' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_28, i11 %add_ln869"   --->   Operation 153 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_31 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln866, i12 %tmp_5, i32 52, i32 63"   --->   Operation 154 'partset' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln688 = bitcast i64 %p_Result_31"   --->   Operation 155 'bitcast' 'bitcast_ln688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.54ns)   --->   "%br_ln878 = br void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit"   --->   Operation 156 'br' 'br_ln878' <Predicate = true> <Delay = 0.54>

State 7 <SV = 1> <Delay = 7.28>
ST_7 : Operation 157 [21/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 157 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 2> <Delay = 7.28>
ST_8 : Operation 158 [20/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 158 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 3> <Delay = 7.28>
ST_9 : Operation 159 [19/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 159 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 4> <Delay = 7.28>
ST_10 : Operation 160 [18/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 160 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 7.28>
ST_11 : Operation 161 [17/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 161 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 7.28>
ST_12 : Operation 162 [16/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 162 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 7.28>
ST_13 : Operation 163 [15/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 163 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 7.28>
ST_14 : Operation 164 [14/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 164 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 7.28>
ST_15 : Operation 165 [13/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 165 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 7.28>
ST_16 : Operation 166 [12/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 166 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 7.28>
ST_17 : Operation 167 [11/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 167 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 7.28>
ST_18 : Operation 168 [10/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 168 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 7.28>
ST_19 : Operation 169 [9/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 169 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 7.28>
ST_20 : Operation 170 [8/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 170 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 7.28>
ST_21 : Operation 171 [7/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 171 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 7.28>
ST_22 : Operation 172 [6/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 172 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 7.28>
ST_23 : Operation 173 [5/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 173 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 7.28>
ST_24 : Operation 174 [4/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 174 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 7.28>
ST_25 : Operation 175 [3/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 175 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 7.28>
ST_26 : Operation 176 [2/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 176 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 7.28>
ST_27 : Operation 177 [1/22] (7.28ns)   --->   "%div_i = ddiv i64 %y_in_read, i64 %x_in_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 177 'ddiv' 'div_i' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 0.54>
ST_28 : Operation 178 [1/1] (0.54ns)   --->   "%br_ln689 = br void %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:689]   --->   Operation 178 'br' 'br_ln689' <Predicate = (icmp_ln832)> <Delay = 0.54>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %div_i, void, i64 %bitcast_ln688, void %_ifconv, i64 0, void, i64 0, void %_ZN7cordic_14cordic_circ_v1ILi88ELi1ELi0ELi0ELi89ELi4ELi86ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568]   --->   Operation 179 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln732 = ret i64 %retval_0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:732]   --->   Operation 180 'ret' 'ret_ln732' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.29ns
The critical path consists of the following:
	wire read on port 'x_in' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677) [5]  (0 ns)
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'phi' operation ('k', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167) with incoming values : ('add_ln167', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:167) [37]  (0 ns)
	'ashr' operation ('r.V') [50]  (1.72 ns)
	'sub' operation ('sub_ln130', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189) [53]  (1.57 ns)
	'select' operation ('x.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:189) [55]  (0.47 ns)

 <State 3>: 4.93ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'cordic_ctab_table_128_V' [65]  (1.35 ns)
	'add' operation ('add_ln369') [69]  (1.55 ns)
	'sub' operation ('sub_ln130_2', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193) [73]  (1.56 ns)
	'select' operation ('z.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:193) [75]  (0.471 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln839') [79]  (1.47 ns)
	multiplexor before 'phi' operation ('retval_0', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) with incoming values : ('bitcast_ln688') ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [141]  (0.547 ns)

 <State 5>: 6.69ns
The critical path consists of the following:
	'select' operation ('tmp.V') [84]  (0.471 ns)
	'icmp' operation ('hitNonZero') [88]  (1.48 ns)
	'select' operation ('NZeros') [94]  (0.525 ns)
	'sub' operation ('sub_ln848') [95]  (1.2 ns)
	'add' operation ('lsb_index') [96]  (1.2 ns)
	'shl' operation ('shl_ln853') [104]  (0 ns)
	'or' operation ('or_ln853_2') [105]  (0 ns)
	'and' operation ('and_ln853') [106]  (0 ns)
	'icmp' operation ('icmp_ln853') [107]  (1.47 ns)
	'select' operation ('select_ln850') [116]  (0 ns)
	'select' operation ('select_ln858') [120]  (0.331 ns)

 <State 6>: 4.44ns
The critical path consists of the following:
	'sub' operation ('sub_ln859') [113]  (1.2 ns)
	'shl' operation ('shl_ln859') [115]  (0 ns)
	'select' operation ('m') [123]  (0 ns)
	'add' operation ('m') [125]  (1.72 ns)
	'select' operation ('select_ln847') [129]  (0.451 ns)
	'add' operation ('add_ln869') [132]  (1.07 ns)

 <State 7>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 8>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 9>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 10>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 12>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 13>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 14>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 16>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 17>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 19>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 20>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 21>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 22>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 23>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 24>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 25>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 26>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 27>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [138]  (7.29 ns)

 <State 28>: 0.547ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) with incoming values : ('bitcast_ln688') ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [141]  (0.547 ns)
	'phi' operation ('retval_0', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) with incoming values : ('bitcast_ln688') ('div_i', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:568) [141]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
