- ğŸ‘‹ Hi, Iâ€™m @janardhanreddyhosuru
- ğŸ‘€ Iâ€™m intrested in VLSI INDUSTRY domain of Design and Verification Engineer.
- ğŸŒ± Iâ€™m currently learning intensive training in Functional Verification,focusing on methodologies and techniques used in the VLSI industry,including verilog and system verilog.
- ğŸ’ï¸ Iâ€™m seeking to get a job  on VLSI SEMICONDUCTOR industry
- ğŸ“« Below are my credentials to reach out me
-                janardhanreddyhosuru@gmail.com
-                +919177065964
<!---
janardhanreddyhosuru/janardhanreddyhosuru is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
