--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ee201_numlock_top.twx ee201_numlock_top.ncd -o
ee201_numlock_top.twr ee201_numlock_top.pcf -ucf ee201l_number_lock_top.ucf

Design file:              ee201_numlock_top.ncd
Physical constraint file: ee201_numlock_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.899ns.
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_25 (SLICE_X24Y30.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X24Y24.A5      net (fanout=1)        0.337   DIV_CLK<0>
    SLICE_X24Y24.COUT    Topcya                0.395   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X24Y30.CLK     Tcinck                0.329   DIV_CLK<25>
                                                       Mcount_DIV_CLK_xor<25>
                                                       DIV_CLK_25
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.512ns logic, 0.355ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.154 - 0.153)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.408   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X24Y25.A5      net (fanout=1)        0.337   DIV_CLK<4>
    SLICE_X24Y25.COUT    Topcya                0.395   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X24Y30.CLK     Tcinck                0.329   DIV_CLK<25>
                                                       Mcount_DIV_CLK_xor<25>
                                                       DIV_CLK_25
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.436ns logic, 0.352ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.DQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X24Y24.D5      net (fanout=1)        0.372   DIV_CLK<3>
    SLICE_X24Y24.COUT    Topcyd                0.260   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X24Y30.CLK     Tcinck                0.329   DIV_CLK<25>
                                                       Mcount_DIV_CLK_xor<25>
                                                       DIV_CLK_25
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (1.377ns logic, 0.390ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_22 (SLICE_X24Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X24Y24.A5      net (fanout=1)        0.337   DIV_CLK<0>
    SLICE_X24Y24.COUT    Topcya                0.395   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CLK     Tcinck                0.341   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_22
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.408   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X24Y25.A5      net (fanout=1)        0.337   DIV_CLK<4>
    SLICE_X24Y25.COUT    Topcya                0.395   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CLK     Tcinck                0.341   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_22
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.DQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X24Y24.D5      net (fanout=1)        0.372   DIV_CLK<3>
    SLICE_X24Y24.COUT    Topcyd                0.260   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CLK     Tcinck                0.341   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_22
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (1.313ns logic, 0.387ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_23 (SLICE_X24Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X24Y24.A5      net (fanout=1)        0.337   DIV_CLK<0>
    SLICE_X24Y24.COUT    Topcya                0.395   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CLK     Tcinck                0.341   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.448ns logic, 0.352ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.AQ      Tcko                  0.408   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X24Y25.A5      net (fanout=1)        0.337   DIV_CLK<4>
    SLICE_X24Y25.COUT    Topcya                0.395   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CLK     Tcinck                0.341   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (1.372ns logic, 0.349ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.DQ      Tcko                  0.408   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X24Y24.D5      net (fanout=1)        0.372   DIV_CLK<3>
    SLICE_X24Y24.COUT    Topcyd                0.260   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X24Y29.CLK     Tcinck                0.341   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (1.313ns logic, 0.387ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_1 (SLICE_X24Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_1 (FF)
  Destination:          DIV_CLK_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_1 to DIV_CLK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.BQ      Tcko                  0.200   DIV_CLK<3>
                                                       DIV_CLK_1
    SLICE_X24Y24.B5      net (fanout=1)        0.070   DIV_CLK<1>
    SLICE_X24Y24.CLK     Tah         (-Th)    -0.234   DIV_CLK<3>
                                                       DIV_CLK<1>_rt
                                                       Mcount_DIV_CLK_cy<3>
                                                       DIV_CLK_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_5 (SLICE_X24Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_5 (FF)
  Destination:          DIV_CLK_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_5 to DIV_CLK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.200   DIV_CLK<7>
                                                       DIV_CLK_5
    SLICE_X24Y25.B5      net (fanout=1)        0.070   DIV_CLK<5>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.234   DIV_CLK<7>
                                                       DIV_CLK<5>_rt
                                                       Mcount_DIV_CLK_cy<7>
                                                       DIV_CLK_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_9 (SLICE_X24Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_9 (FF)
  Destination:          DIV_CLK_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_9 to DIV_CLK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.BQ      Tcko                  0.200   DIV_CLK<11>
                                                       DIV_CLK_9
    SLICE_X24Y26.B5      net (fanout=1)        0.070   DIV_CLK<9>
    SLICE_X24Y26.CLK     Tah         (-Th)    -0.234   DIV_CLK<11>
                                                       DIV_CLK<9>_rt
                                                       Mcount_DIV_CLK_cy<11>
                                                       DIV_CLK_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X24Y24.SR
  Clock network: BtnC_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.899|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   1.899ns{1}   (Maximum frequency: 526.593MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 14 13:55:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



