# fifo
Designed and implemented a 16-word First-In-First-Out (FIFO) memory module using Verilog
