$date
	Sun Oct 23 02:35:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#823501
b10100 !
1"
#823502
b10100 &
b10100 %
1$
#823503
0"
#823506
b1010 &
b1010 %
#823510
b101 &
b101 %
#823514
b10000 &
b10000 %
#823518
b1000 &
b1000 %
#823522
b100 &
b100 %
#823526
b10 &
b10 %
#823530
b1 &
b1 %
1#
#823534
b0 &
0#
b0 %
0$
#1836255
b1100 !
1"
#1836258
b1100 &
b1100 %
1$
#1836259
0"
#1836262
b110 &
b110 %
#1836266
b11 &
b11 %
#1836270
b1010 &
b1010 %
#1836274
b101 &
b101 %
#1836278
b10000 &
b10000 %
#1836282
b1000 &
b1000 %
#1836286
b100 &
b100 %
#1836290
b10 &
b10 %
#1836294
b1 &
1#
b1 %
#1836298
b0 &
b0 %
0#
0$
#2843341
b1001 !
1"
#2843342
b1001 &
b1001 %
1$
#2843343
0"
#2843346
b11100 &
b11100 %
#2843350
b1110 &
b1110 %
#2843354
b111 &
b111 %
#2843358
b10110 &
b10110 %
#2843362
b1011 &
b1011 %
#2843366
b100010 &
b100010 %
#2843370
b10001 &
b10001 %
#2843374
b110100 &
b110100 %
#2843378
b11010 &
b11010 %
#2843382
b1101 &
b1101 %
#2843386
b101000 &
b101000 %
#2843390
b10100 &
b10100 %
#2843394
b1010 &
b1010 %
#2843398
b101 &
b101 %
#2843402
b10000 &
b10000 %
#2843406
b1000 &
b1000 %
#2843410
b100 &
b100 %
#2843414
b10 &
b10 %
#2843418
b1 &
b1 %
1#
#2843422
b0 &
0#
b0 %
0$
#4500012
