<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Clock Domain Analysis &mdash; SpyDrNet TMR 1.3.0 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/sg_gallery.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/sg_gallery-binder.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/sg_gallery-dataframe.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/sg_gallery-rendered-html.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Apply TMR Terminator" href="apply_tmr_terminator.html" />
    <link rel="prev" title="Decompose_v2" href="decompose_v2.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> SpyDrNet TMR
          </a>
              <div class="version">
                1.3
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../install.html">Install</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tutorial.html">Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../reference/index.html">Reference</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Examples</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#basic">Basic</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#advanced">Advanced</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../basic/index.html">Basic</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">Advanced</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="utilization_statistics.html">Utilization Statistics</a></li>
<li class="toctree-l4"><a class="reference internal" href="TMR_all_components_including_io.html">TMR All Components Including IO</a></li>
<li class="toctree-l4"><a class="reference internal" href="nexys4ddr.html">nexys4ddr</a></li>
<li class="toctree-l4"><a class="reference internal" href="evaluate_graph.html">Evaluate Graph</a></li>
<li class="toctree-l4"><a class="reference internal" href="netfpga_switch_partial_tmr.html">Xilinx TMR</a></li>
<li class="toctree-l4"><a class="reference internal" href="maximize_protected_routes.html">Maximize Protected Routes</a></li>
<li class="toctree-l4"><a class="reference internal" href="cisco_hotspring_dwc.html">Cisco DWC Example</a></li>
<li class="toctree-l4"><a class="reference internal" href="decompose.html">Decompose</a></li>
<li class="toctree-l4"><a class="reference internal" href="decompose_v2.html">Decompose_v2</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">Clock Domain Analysis</a></li>
<li class="toctree-l4"><a class="reference internal" href="apply_tmr_terminator.html">Apply TMR Terminator</a></li>
<li class="toctree-l4"><a class="reference internal" href="apply_tmr.html">Apply TMR</a></li>
<li class="toctree-l4"><a class="reference internal" href="spydrnet_example_orig_terminator.html">SpyDrNet Example Original</a></li>
<li class="toctree-l4"><a class="reference internal" href="spydrnet_example.html">SpyDrNet Example</a></li>
<li class="toctree-l4"><a class="reference internal" href="spydrnet_example_terminator.html">SpyDrNet Example Terminator</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../simpleCounter/index.html">TMR Walkthrough</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../f4pga/index.html">SpyDrNet-TMR and F4PGA</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../developer/index.html">Developer’s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../license.html">License</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpyDrNet TMR</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Examples</a></li>
          <li class="breadcrumb-item"><a href="index.html">Advanced</a></li>
      <li class="breadcrumb-item active">Clock Domain Analysis</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/auto_examples/more_advanced/clock_domain_analysis.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="sphx-glr-download-link-note admonition note">
<p class="admonition-title">Note</p>
<p>Click <a class="reference internal" href="#sphx-glr-download-auto-examples-more-advanced-clock-domain-analysis-py"><span class="std std-ref">here</span></a>
to download the full example code</p>
</div>
<section class="sphx-glr-example-title" id="clock-domain-analysis">
<span id="sphx-glr-auto-examples-more-advanced-clock-domain-analysis-py"></span><h1>Clock Domain Analysis<a class="headerlink" href="#clock-domain-analysis" title="Permalink to this heading"></a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span> <span class="nn">spydrnet</span> <span class="k">as</span> <span class="nn">sdn</span>
<span class="kn">import</span> <span class="nn">spydrnet_tmr</span> <span class="k">as</span> <span class="nn">sdn_tmr</span>

<span class="n">netlist_filename</span> <span class="o">=</span> <span class="sa">r</span><span class="s2">&quot;reference_switch-baseline-pblock-20180511.edf&quot;</span>
<span class="n">primitive_info_filename</span> <span class="o">=</span> <span class="sa">r</span><span class="s2">&quot;primitive_info_db.json&quot;</span>

<span class="c1"># netlist = None</span>
<span class="n">primitive_info</span> <span class="o">=</span> <span class="kc">None</span>
<span class="n">leaf_cells</span> <span class="o">=</span> <span class="kc">None</span>
<span class="n">known_clock_ports</span> <span class="o">=</span> <span class="kc">None</span>
<span class="n">clock_srcs</span> <span class="o">=</span> <span class="kc">None</span>
<span class="n">clock_endpoints</span> <span class="o">=</span> <span class="kc">None</span>

<span class="k">def</span> <span class="nf">run</span><span class="p">():</span>
    <span class="n">parse_netlist</span><span class="p">()</span>
    <span class="n">parse_primitive_info</span><span class="p">()</span>

    <span class="n">find_all_leaf_cells</span><span class="p">()</span>
    <span class="n">report_leaf_count</span><span class="p">()</span>

    <span class="n">identify_known_clock_ports</span><span class="p">()</span>

    <span class="n">identify_clock_srcs</span><span class="p">()</span>

    <span class="n">identify_clock_endpoints</span><span class="p">()</span>
    <span class="n">report_clock_endpoints_count</span><span class="p">()</span>

    <span class="n">propagate_clocks</span><span class="p">()</span>

    <span class="c1">#propagate_power_ground()</span>

    <span class="n">propagate_blackbox_drivers</span><span class="p">()</span>

    <span class="n">find_synchronizers</span><span class="p">()</span>

    <span class="n">find_immediate_registers</span><span class="p">()</span>

    <span class="n">find_selection</span><span class="p">()</span>

    <span class="n">save_selection</span><span class="p">(</span><span class="s1">&#39;aggressive_nmr_selection_rev3.txt&#39;</span><span class="p">)</span>

    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;party_time&quot;</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">parse_netlist</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">netlist</span>
    <span class="k">if</span> <span class="s1">&#39;netlist&#39;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="nb">globals</span><span class="p">()</span> <span class="ow">or</span> <span class="n">netlist</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
        <span class="n">netlist</span> <span class="o">=</span> <span class="n">sdn</span><span class="o">.</span><span class="n">parse</span><span class="p">(</span><span class="n">netlist_filename</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">parse_primitive_info</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">primitive_info</span>
    <span class="n">primitive_info</span> <span class="o">=</span> <span class="n">sdn_tmr</span><span class="o">.</span><span class="n">load_primitive_info</span><span class="p">(</span><span class="n">netlist</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">find_all_leaf_cells</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">leaf_cells</span>
    <span class="n">leaf_cells</span> <span class="o">=</span> <span class="n">sdn_tmr</span><span class="o">.</span><span class="n">find_all_leaf_cells</span><span class="p">(</span><span class="n">netlist</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">report_leaf_count</span><span class="p">():</span>
    <span class="n">leaf_count</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>
    <span class="k">for</span> <span class="n">leaf_cell</span> <span class="ow">in</span> <span class="n">leaf_cells</span><span class="p">:</span>
        <span class="n">ref_name</span> <span class="o">=</span> <span class="n">leaf_cell</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span>
        <span class="k">if</span> <span class="n">ref_name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">leaf_count</span><span class="p">:</span>
            <span class="n">leaf_count</span><span class="p">[</span><span class="n">ref_name</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="n">leaf_count</span><span class="p">[</span><span class="n">ref_name</span><span class="p">]</span> <span class="o">+=</span> <span class="mi">1</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;REPORT: Leaf Count&quot;</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">ref_name</span><span class="p">,</span> <span class="n">count</span> <span class="ow">in</span> <span class="n">leaf_count</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;  </span><span class="si">{}</span><span class="s2">: </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">ref_name</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>


<span class="k">def</span> <span class="nf">identify_known_clock_ports</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">known_clock_ports</span>
    <span class="n">known_clock_ports</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>

    <span class="k">for</span> <span class="n">leaf_cell</span> <span class="ow">in</span> <span class="n">leaf_cells</span><span class="p">:</span>
        <span class="n">ref</span> <span class="o">=</span> <span class="n">leaf_cell</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span>
        <span class="k">if</span> <span class="n">ref</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">]:</span>
            <span class="n">ref_info</span> <span class="o">=</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">][</span><span class="n">ref</span><span class="p">]</span>
            <span class="n">clk_pins</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">leaf_cell</span><span class="o">.</span><span class="n">get_hports</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span> <span class="ow">in</span> <span class="n">ref_info</span><span class="p">[</span><span class="s1">&#39;clk_ports&#39;</span><span class="p">]))</span>
            <span class="n">known_clock_ports</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">clk_pins</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">identify_clock_srcs</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">clock_srcs</span>

    <span class="n">clock_wires</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hwires</span><span class="p">(</span><span class="n">known_clock_ports</span><span class="p">,</span> <span class="n">selection</span><span class="o">=</span><span class="s2">&quot;ALL&quot;</span><span class="p">))</span>
    <span class="n">clock_pins</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">clock_wires</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span> <span class="ow">and</span>
                                                                 <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="ow">and</span>
                                                                 <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="p">{</span><span class="s2">&quot;GND&quot;</span><span class="p">,</span> <span class="s2">&quot;VCC&quot;</span><span class="p">}))</span>
    <span class="n">clock_srcs</span> <span class="o">=</span> <span class="n">clock_pins</span>


<span class="k">def</span> <span class="nf">identify_clock_endpoints</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">clock_endpoints</span>
    <span class="n">clock_endpoints</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>

    <span class="k">for</span> <span class="n">clock_src</span> <span class="ow">in</span> <span class="n">clock_srcs</span><span class="p">:</span>
        <span class="n">clock_nets</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">clock_src</span><span class="o">.</span><span class="n">get_hwires</span><span class="p">(</span><span class="n">selection</span><span class="o">=</span><span class="s2">&quot;ALL&quot;</span><span class="p">))</span>
        <span class="n">endpoints</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hports</span><span class="p">(</span><span class="n">clock_nets</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">IN</span> <span class="ow">and</span>
                                                                    <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()))</span>
        <span class="n">clock_endpoints</span><span class="p">[</span><span class="n">clock_src</span><span class="p">]</span> <span class="o">=</span> <span class="n">endpoints</span>


<span class="k">def</span> <span class="nf">report_clock_endpoints_count</span><span class="p">():</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;REPORT: Clock endpoints count&quot;</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">clock_src</span><span class="p">,</span> <span class="n">endpoints</span> <span class="ow">in</span> <span class="n">clock_endpoints</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;  </span><span class="si">{}</span><span class="s2">: </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">clock_src</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">endpoints</span><span class="p">)))</span>


<span class="k">def</span> <span class="nf">propagate_clocks</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">pin_clock_domains</span>
    <span class="n">pin_clock_domains</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>

    <span class="k">for</span> <span class="n">clock_src</span><span class="p">,</span> <span class="n">endpoints</span> <span class="ow">in</span> <span class="n">clock_endpoints</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
        <span class="n">sync_drivers</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>
        <span class="k">for</span> <span class="n">endpoint</span> <span class="ow">in</span> <span class="n">endpoints</span><span class="p">:</span>
            <span class="n">definition</span> <span class="o">=</span> <span class="n">endpoint</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">definition</span>
            <span class="k">if</span> <span class="n">definition</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">]:</span>
                <span class="n">seq_cell_info</span> <span class="o">=</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">][</span><span class="n">definition</span><span class="p">]</span>
                <span class="n">clk_port_info</span> <span class="o">=</span> <span class="n">seq_cell_info</span><span class="p">[</span><span class="s1">&#39;clk_ports&#39;</span><span class="p">][</span><span class="n">endpoint</span><span class="o">.</span><span class="n">item</span><span class="p">]</span>
                <span class="n">instance</span> <span class="o">=</span> <span class="n">endpoint</span><span class="o">.</span><span class="n">parent</span>
                <span class="n">sink_ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">instance</span><span class="o">.</span><span class="n">get_hports</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span><span class="n">x</span><span class="o">.</span><span class="n">item</span> <span class="ow">in</span> <span class="n">clk_port_info</span><span class="p">[</span><span class="s1">&#39;sync_ports&#39;</span><span class="p">]</span> <span class="ow">and</span>
                                                                  <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">IN</span><span class="p">))</span>
                <span class="n">sink_pins</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">sink_ports</span><span class="p">))</span>
                <span class="k">for</span> <span class="n">sink_pin</span> <span class="ow">in</span> <span class="n">sink_pins</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">sink_pin</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">:</span>
                        <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span><span class="n">clock_src</span><span class="p">]</span>
                    <span class="k">elif</span> <span class="n">clock_src</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]:</span>
                        <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">clock_src</span><span class="p">)</span>
                <span class="n">driver_ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">instance</span><span class="o">.</span><span class="n">get_hports</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span><span class="n">x</span><span class="o">.</span><span class="n">item</span> <span class="ow">in</span> <span class="n">clk_port_info</span><span class="p">[</span><span class="s1">&#39;sync_ports&#39;</span><span class="p">]</span> <span class="ow">and</span>
                                                                  <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span><span class="p">))</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">driver_ports</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
                    <span class="n">sync_drivers</span> <span class="o">+=</span> <span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">driver_ports</span><span class="p">)</span>
        <span class="n">propagate_clock_from_drivers</span><span class="p">(</span><span class="n">clock_src</span><span class="p">,</span> <span class="n">sync_drivers</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">propagate_power_ground</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">pin_clock_domains</span>
    <span class="k">global</span> <span class="n">power_ground_drivers</span>

    <span class="n">pwr_gnd_prims</span> <span class="o">=</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;power_ground_cells&#39;</span><span class="p">]</span>
    <span class="n">power_ground_cells</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_hinstances</span><span class="p">(</span><span class="n">recursive</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span> <span class="ow">in</span> <span class="n">pwr_gnd_prims</span><span class="p">))</span>
    <span class="n">power_ground_drivers</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">power_ground_cells</span><span class="p">))</span>

    <span class="k">for</span> <span class="n">power_ground_driver</span> <span class="ow">in</span> <span class="n">power_ground_drivers</span><span class="p">:</span>
        <span class="n">power_ground_wires</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hwires</span><span class="p">(</span><span class="n">power_ground_driver</span><span class="p">,</span> <span class="n">selection</span><span class="o">=</span><span class="s2">&quot;ALL&quot;</span><span class="p">))</span>
        <span class="n">power_ground_sinks</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">power_ground_wires</span><span class="p">,</span>
                                                <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="ow">and</span>
                                                                 <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">IN</span><span class="p">))</span>
        <span class="k">for</span> <span class="n">sink_pin</span> <span class="ow">in</span> <span class="n">power_ground_sinks</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">sink_pin</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">:</span>
                <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span><span class="n">power_ground_driver</span><span class="p">]</span>
            <span class="k">elif</span> <span class="n">power_ground_driver</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]:</span>
                <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">power_ground_driver</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">propagate_blackbox_drivers</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">blackbox_drivers</span>

    <span class="n">known_cell_types</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
    <span class="n">known_cell_types</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;power_ground_cells&#39;</span><span class="p">])</span>
    <span class="n">known_cell_types</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;combinational_cells&#39;</span><span class="p">])</span>
    <span class="n">known_cell_types</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">])</span>

    <span class="n">blackbox_drivers</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">recursive</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="ow">and</span>
                                                       <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span> <span class="ow">and</span>
                                                       <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">known_cell_types</span><span class="p">))</span>

    <span class="k">for</span> <span class="n">blackbox_driver</span> <span class="ow">in</span> <span class="n">blackbox_drivers</span><span class="p">:</span>
        <span class="n">propagate_clock_from_drivers</span><span class="p">(</span><span class="n">blackbox_driver</span><span class="p">,</span> <span class="p">[</span><span class="n">blackbox_driver</span><span class="p">])</span>


<span class="k">def</span> <span class="nf">propagate_clock_from_drivers</span><span class="p">(</span><span class="n">clock_src</span><span class="p">,</span> <span class="n">drivers</span><span class="p">):</span>
    <span class="k">global</span> <span class="n">pin_clock_domains</span>

    <span class="n">hop_count</span> <span class="o">=</span> <span class="mi">0</span>
    <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="n">drivers</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
        <span class="n">hop_count</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="n">filtered_drivers</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>
        <span class="k">for</span> <span class="n">driver</span> <span class="ow">in</span> <span class="n">drivers</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">driver</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">:</span>
                <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">driver</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span><span class="n">clock_src</span><span class="p">]</span>
            <span class="k">elif</span> <span class="n">clock_src</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">driver</span><span class="p">]:</span>
                <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">driver</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">clock_src</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">continue</span>
            <span class="n">filtered_drivers</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">driver</span><span class="p">)</span>

        <span class="n">drivers</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>

        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">filtered_drivers</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">connected_wires</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hwires</span><span class="p">(</span><span class="n">filtered_drivers</span><span class="p">,</span> <span class="n">selection</span><span class="o">=</span><span class="s2">&quot;ALL&quot;</span><span class="p">))</span>
            <span class="n">sink_pins</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">connected_wires</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="ow">and</span>
                                                                         <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">IN</span><span class="p">))</span>
            <span class="n">filtered_sync_pins</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>
            <span class="k">for</span> <span class="n">sink_pin</span> <span class="ow">in</span> <span class="n">sink_pins</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">sink_pin</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">:</span>
                    <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span><span class="n">clock_src</span><span class="p">]</span>
                <span class="k">elif</span> <span class="n">clock_src</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]:</span>
                    <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sink_pin</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">clock_src</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="k">continue</span>
                <span class="n">filtered_sync_pins</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">sink_pin</span><span class="p">)</span>

            <span class="k">for</span> <span class="n">filtered_sync_pin</span> <span class="ow">in</span> <span class="n">filtered_sync_pins</span><span class="p">:</span>
                <span class="n">definition</span> <span class="o">=</span> <span class="n">filtered_sync_pin</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span>
                <span class="k">if</span> <span class="n">definition</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;combinational_cells&#39;</span><span class="p">]:</span>
                    <span class="n">port</span> <span class="o">=</span> <span class="n">filtered_sync_pin</span><span class="o">.</span><span class="n">parent</span>
                    <span class="n">instance</span> <span class="o">=</span> <span class="n">port</span><span class="o">.</span><span class="n">parent</span>
                    <span class="n">drivers</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">instance</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span><span class="p">))</span>
                <span class="k">elif</span> <span class="n">definition</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">]:</span>
                    <span class="n">seq_cell_info</span> <span class="o">=</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">][</span><span class="n">definition</span><span class="p">]</span>
                    <span class="k">if</span> <span class="s1">&#39;async_ports&#39;</span> <span class="ow">in</span> <span class="n">seq_cell_info</span><span class="p">:</span>
                        <span class="n">async_ports</span> <span class="o">=</span> <span class="n">seq_cell_info</span><span class="p">[</span><span class="s1">&#39;async_ports&#39;</span><span class="p">]</span>
                        <span class="k">if</span> <span class="n">filtered_sync_pin</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span> <span class="ow">in</span> <span class="n">async_ports</span><span class="p">:</span>
                            <span class="n">port</span> <span class="o">=</span> <span class="n">filtered_sync_pin</span><span class="o">.</span><span class="n">parent</span>
                            <span class="n">instance</span> <span class="o">=</span> <span class="n">port</span><span class="o">.</span><span class="n">parent</span>
                            <span class="n">drivers</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">instance</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span> <span class="ow">and</span>
                                                                               <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span> <span class="ow">in</span> <span class="n">async_ports</span><span class="p">))</span>


<span class="k">def</span> <span class="nf">find_synchronizers</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">synchronizer_chains</span>
    <span class="n">multiple_clocks</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span> <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">x</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
    <span class="n">multiple_clocks_seq</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">parent</span><span class="o">.</span><span class="n">parent</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">multiple_clocks</span> <span class="k">if</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span> <span class="ow">in</span>
                              <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">])</span>
    <span class="n">flip_flop_search</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">multiple_clocks_seq</span> <span class="k">if</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">startswith</span><span class="p">(</span><span class="s1">&#39;FD&#39;</span><span class="p">))</span>
    <span class="n">synchronizer_head</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>
    <span class="n">synchronizer_tail</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>
    <span class="n">found</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
    <span class="k">while</span> <span class="n">flip_flop_search</span><span class="p">:</span>
        <span class="n">flip_flop</span> <span class="o">=</span> <span class="n">flip_flop_search</span><span class="o">.</span><span class="n">pop</span><span class="p">()</span>
        <span class="k">if</span> <span class="n">flip_flop</span> <span class="ow">in</span> <span class="n">found</span><span class="p">:</span>
            <span class="k">continue</span>
        <span class="n">found</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">flip_flop</span><span class="p">)</span>
        <span class="n">output_pins</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">flip_flop</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span><span class="p">))</span>
        <span class="n">driven_wires</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hwires</span><span class="p">(</span><span class="n">output_pins</span><span class="p">,</span> <span class="n">selection</span><span class="o">=</span><span class="s2">&quot;ALL&quot;</span><span class="p">))</span>
        <span class="n">input_pins</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">driven_wires</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="ow">and</span>
                                        <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">IN</span><span class="p">))</span>
        <span class="n">sync_nodes</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hinstances</span><span class="p">(</span><span class="n">input_pins</span><span class="p">))</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">sync_nodes</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="ow">and</span> <span class="nb">all</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">startswith</span><span class="p">(</span><span class="s1">&#39;FD&#39;</span><span class="p">)</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">sync_nodes</span><span class="p">):</span>
            <span class="n">sync_node</span> <span class="o">=</span> <span class="n">sync_nodes</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>

            <span class="n">flip_flop_clock_pin</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">flip_flop</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="s2">&quot;C&quot;</span><span class="p">))</span>
            <span class="n">sync_node_clock_pin</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">sync_node</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="s2">&quot;C&quot;</span><span class="p">))</span>
            <span class="n">flip_flop_clocks</span> <span class="o">=</span> <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">flip_flop_clock_pin</span><span class="p">]</span>
            <span class="n">sync_node_clocks</span> <span class="o">=</span> <span class="n">pin_clock_domains</span><span class="p">[</span><span class="n">sync_node_clock_pin</span><span class="p">]</span>
            <span class="k">if</span> <span class="nb">frozenset</span><span class="p">(</span><span class="n">flip_flop_clocks</span><span class="p">)</span> <span class="o">!=</span> <span class="nb">frozenset</span><span class="p">(</span><span class="n">sync_node_clocks</span><span class="p">):</span>
                <span class="k">continue</span>

            <span class="k">if</span> <span class="n">sync_node</span> <span class="ow">in</span> <span class="n">synchronizer_head</span><span class="p">:</span>
                <span class="n">chain</span> <span class="o">=</span> <span class="n">synchronizer_head</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="n">sync_node</span><span class="p">)</span>
                <span class="n">chain</span><span class="o">.</span><span class="n">insert</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="n">flip_flop</span><span class="p">)</span>
                <span class="n">synchronizer_head</span><span class="p">[</span><span class="n">flip_flop</span><span class="p">]</span> <span class="o">=</span> <span class="n">chain</span>
            <span class="k">elif</span> <span class="n">flip_flop</span> <span class="ow">in</span> <span class="n">synchronizer_tail</span><span class="p">:</span>
                <span class="n">chain</span> <span class="o">=</span> <span class="n">synchronizer_tail</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="n">flip_flop</span><span class="p">)</span>
                <span class="n">chain</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">sync_node</span><span class="p">)</span>
                <span class="n">synchronizer_tail</span><span class="p">[</span><span class="n">sync_node</span><span class="p">]</span> <span class="o">=</span> <span class="n">chain</span>
                <span class="n">flip_flop_search</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">sync_node</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">chain</span> <span class="o">=</span> <span class="p">[</span><span class="n">flip_flop</span><span class="p">,</span> <span class="n">sync_node</span><span class="p">]</span>
                <span class="n">synchronizer_head</span><span class="p">[</span><span class="n">flip_flop</span><span class="p">]</span> <span class="o">=</span> <span class="n">chain</span>
                <span class="n">synchronizer_tail</span><span class="p">[</span><span class="n">sync_node</span><span class="p">]</span> <span class="o">=</span> <span class="n">chain</span>
                <span class="n">flip_flop_search</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">sync_node</span><span class="p">)</span>
    <span class="n">synchronizer_chains</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">synchronizer_head</span><span class="o">.</span><span class="n">values</span><span class="p">())</span>


<span class="k">def</span> <span class="nf">find_immediate_registers</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">immediate_registers</span>
    <span class="n">currently_excluded</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
    <span class="k">for</span> <span class="n">chain</span> <span class="ow">in</span> <span class="n">synchronizer_chains</span><span class="p">:</span>
        <span class="n">currently_excluded</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">chain</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">leaf_cell</span> <span class="ow">in</span> <span class="n">leaf_cells</span><span class="p">:</span>
        <span class="n">reference</span> <span class="o">=</span> <span class="n">leaf_cell</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span>
        <span class="k">if</span> <span class="n">reference</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;combinational_cells&#39;</span><span class="p">]</span> <span class="ow">and</span> \
            <span class="n">reference</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">]:</span>
            <span class="n">currently_excluded</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">leaf_cell</span><span class="p">)</span>

    <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hports</span><span class="p">(</span><span class="n">currently_excluded</span><span class="p">))</span>
    <span class="n">nets</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hwires</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">selection</span><span class="o">=</span><span class="s2">&quot;ALL&quot;</span><span class="p">))</span>
    <span class="n">drivers</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hpins</span><span class="p">(</span><span class="n">nets</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">definition</span><span class="o">.</span><span class="n">is_leaf</span><span class="p">()</span> <span class="ow">and</span>
                                   <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">port</span><span class="o">.</span><span class="n">direction</span> <span class="ow">is</span> <span class="n">sdn</span><span class="o">.</span><span class="n">OUT</span><span class="p">))</span>
    <span class="n">driver_instances</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">sdn</span><span class="o">.</span><span class="n">get_hinstances</span><span class="p">(</span><span class="n">drivers</span><span class="p">,</span> <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">currently_excluded</span> <span class="ow">and</span>
                                                                            <span class="n">x</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">startswith</span><span class="p">(</span><span class="s1">&#39;FD&#39;</span><span class="p">)))</span>
    <span class="n">immediate_registers</span> <span class="o">=</span> <span class="n">driver_instances</span>


<span class="k">def</span> <span class="nf">find_selection</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">selection</span>
    <span class="n">selection</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>

    <span class="n">multiple_clock_domain_leaf_cells</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">parent</span><span class="o">.</span><span class="n">parent</span> <span class="k">for</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span> <span class="ow">in</span> <span class="n">pin_clock_domains</span><span class="o">.</span><span class="n">items</span><span class="p">()</span> <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">y</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Multiple clock domain cells: &quot;</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">multiple_clock_domain_leaf_cells</span><span class="p">))</span>
    <span class="n">synchronizers</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
    <span class="k">for</span> <span class="n">chain</span> <span class="ow">in</span> <span class="n">synchronizer_chains</span><span class="p">:</span>
        <span class="n">synchronizers</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">chain</span><span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Synchronizers: &quot;</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">synchronizers</span><span class="p">))</span>

    <span class="k">for</span> <span class="n">leaf_cell</span> <span class="ow">in</span> <span class="n">leaf_cells</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">leaf_cell</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">synchronizers</span> <span class="ow">and</span> <span class="n">leaf_cell</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">multiple_clock_domain_leaf_cells</span><span class="p">:</span>
            <span class="n">reference</span> <span class="o">=</span> <span class="n">leaf_cell</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span>
            <span class="k">if</span> <span class="n">reference</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;combinational_cells&#39;</span><span class="p">]</span> <span class="ow">or</span> <span class="n">reference</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">]:</span>
                <span class="n">selection</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">leaf_cell</span><span class="p">)</span>

    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Leaf Cells in Selection: &quot;</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">selection</span><span class="p">))</span>



<span class="k">def</span> <span class="nf">find_selection_rev2</span><span class="p">():</span>
    <span class="k">global</span> <span class="n">selection</span>
    <span class="n">selection</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>

    <span class="n">synchronizers</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
    <span class="k">for</span> <span class="n">chain</span> <span class="ow">in</span> <span class="n">synchronizer_chains</span><span class="p">:</span>
        <span class="n">synchronizers</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">chain</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">leaf_cell</span> <span class="ow">in</span> <span class="n">leaf_cells</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">leaf_cell</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">synchronizers</span> <span class="ow">and</span> <span class="n">leaf_cell</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">immediate_registers</span><span class="p">:</span>
            <span class="n">reference</span> <span class="o">=</span> <span class="n">leaf_cell</span><span class="o">.</span><span class="n">item</span><span class="o">.</span><span class="n">reference</span>
            <span class="k">if</span> <span class="n">reference</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;combinational_cells&#39;</span><span class="p">]</span> <span class="ow">or</span> <span class="n">reference</span> <span class="ow">in</span> <span class="n">primitive_info</span><span class="p">[</span><span class="s1">&#39;sequential_cells&#39;</span><span class="p">]:</span>
                <span class="n">selection</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">leaf_cell</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">save_selection</span><span class="p">(</span><span class="n">filename</span><span class="p">):</span>
    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">filename</span><span class="p">,</span> <span class="s1">&#39;w&#39;</span><span class="p">)</span> <span class="k">as</span> <span class="n">fi</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">cell</span> <span class="ow">in</span> <span class="n">selection</span><span class="p">:</span>
            <span class="n">fi</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">cell</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s1">&#39;</span><span class="se">\n</span><span class="s1">&#39;</span><span class="p">)</span>


<span class="n">run</span><span class="p">()</span>
</pre></div>
</div>
<p class="sphx-glr-timing"><strong>Total running time of the script:</strong> ( 0 minutes  0.000 seconds)</p>
<div class="sphx-glr-footer sphx-glr-footer-example docutils container" id="sphx-glr-download-auto-examples-more-advanced-clock-domain-analysis-py">
<div class="sphx-glr-download sphx-glr-download-python docutils container">
<p><a class="reference download internal" download="" href="../../_downloads/28c5c48ee1073ee1f5322c52efa9a08d/clock_domain_analysis.py"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Python</span> <span class="pre">source</span> <span class="pre">code:</span> <span class="pre">clock_domain_analysis.py</span></code></a></p>
</div>
<div class="sphx-glr-download sphx-glr-download-jupyter docutils container">
<p><a class="reference download internal" download="" href="../../_downloads/e8cb30e302597ec65de0d002f6e4b1e9/clock_domain_analysis.ipynb"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Jupyter</span> <span class="pre">notebook:</span> <span class="pre">clock_domain_analysis.ipynb</span></code></a></p>
</div>
</div>
<p class="sphx-glr-signature"><a class="reference external" href="https://sphinx-gallery.github.io">Gallery generated by Sphinx-Gallery</a></p>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="decompose_v2.html" class="btn btn-neutral float-left" title="Decompose_v2" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="apply_tmr_terminator.html" class="btn btn-neutral float-right" title="Apply TMR Terminator" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2020, BYU Configurable Computing Lab.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>