

================================================================
== Vivado HLS Report for 'assignment5'
================================================================
* Date:           Thu Mar 27 08:01:41 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 5.406 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105| 2.625 us | 2.625 us |  105|  105|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      104|      104|        26|          -|          -|     4|    no    |
        | + Loop 1.1      |       24|       24|         6|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        4|        4|         1|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       60|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|     1060|     1515|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      198|    -|
|Register             |        -|      -|       23|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|     1083|     1773|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+------+------+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------+----------------------------+---------+-------+------+------+-----+
    |assignment5_AXILiteS_s_axi_U  |assignment5_AXILiteS_s_axi  |        0|      0|  1060|  1320|    0|
    |assignment5_mux_1bkb_U1       |assignment5_mux_1bkb        |        0|      0|     0|    65|    0|
    |assignment5_mux_1bkb_U2       |assignment5_mux_1bkb        |        0|      0|     0|    65|    0|
    |assignment5_mux_1bkb_U3       |assignment5_mux_1bkb        |        0|      0|     0|    65|    0|
    +------------------------------+----------------------------+---------+-------+------+------+-----+
    |Total                         |                            |        0|      0|  1060|  1515|    0|
    +------------------------------+----------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |assignment5_mac_mcud_U4  |assignment5_mac_mcud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_573_p2          |     +    |      0|  0|  11|           3|           1|
    |j_fu_589_p2          |     +    |      0|  0|  11|           3|           1|
    |k_fu_605_p2          |     +    |      0|  0|  11|           3|           1|
    |icmp_ln16_fu_567_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln17_fu_583_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln18_fu_599_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  60|          18|          15|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  27|          5|    1|          5|
    |ap_arr_mult_0_0_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_0_1_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_0_2_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_0_3_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_1_0_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_1_1_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_1_2_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_1_3_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_2_0_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_2_1_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_2_2_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_2_3_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_3_0_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_3_1_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_3_2_V_o  |   9|          2|   10|         20|
    |ap_arr_mult_3_3_V_o  |   9|          2|   10|         20|
    |i_0_reg_534          |   9|          2|    3|          6|
    |j_0_reg_545          |   9|          2|    3|          6|
    |k_0_reg_556          |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 198|         43|  170|        343|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  4|   0|    4|          0|
    |i_0_reg_534            |  3|   0|    3|          0|
    |i_reg_788              |  3|   0|    3|          0|
    |j_0_reg_545            |  3|   0|    3|          0|
    |j_reg_802              |  3|   0|    3|          0|
    |k_0_reg_556            |  3|   0|    3|          0|
    |trunc_ln700_1_reg_807  |  2|   0|    2|          0|
    |trunc_ln700_reg_793    |  2|   0|    2|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 23|   0|   23|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |  assignment5 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  assignment5 | return value |
|interrupt               | out |    1| ap_ctrl_hs |  assignment5 | return value |
+------------------------+-----+-----+------------+--------------+--------------+

