/*
 * Generated by Bluespec Compiler, version 2023.01 (build 52adafa5)
 * 
 * On Thu Mar  7 15:36:37 UTC 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkProc.h"


/* String declarations */
static std::string const __str_literal_43("", 0u);
static std::string const __str_literal_51("\n", 1u);
static std::string const __str_literal_45(" [r%d 0x%0x] = r%d", 18u);
static std::string const __str_literal_46(" r%d = [r%d 0x%0x]", 18u);
static std::string const __str_literal_49(" r%d = r%d ", 11u);
static std::string const __str_literal_48(" r%d = r%d r%d", 14u);
static std::string const __str_literal_44(" r%d csr0x%0x r%d", 17u);
static std::string const __str_literal_47(" r%d r%d 0x%0x", 14u);
static std::string const __str_literal_50("0x%0x", 5u);
static std::string const __str_literal_52("ERROR: Executing unsupported instruction at pc: %x. Exiting\n",
					  60u);
static std::string const __str_literal_53("STARTING AT PC: %h", 18u);
static std::string const __str_literal_12("add", 3u);
static std::string const __str_literal_2("addi", 4u);
static std::string const __str_literal_15("and", 3u);
static std::string const __str_literal_5("andi", 4u);
static std::string const __str_literal_22("auipc r%d 0x%0x", 15u);
static std::string const __str_literal_25("beq", 3u);
static std::string const __str_literal_29("bge", 3u);
static std::string const __str_literal_30("bgeu", 4u);
static std::string const __str_literal_27("blt", 3u);
static std::string const __str_literal_28("bltu", 4u);
static std::string const __str_literal_26("bne", 3u);
static std::string const __str_literal_39("csrrs", 5u);
static std::string const __str_literal_38("csrrw", 5u);
static std::string const __str_literal_23("jal r%d 0x%0x", 13u);
static std::string const __str_literal_24("jalr r%d [r%d 0x%0x]", 20u);
static std::string const __str_literal_21("lui r%d 0x%0x", 13u);
static std::string const __str_literal_32("lw", 2u);
static std::string const __str_literal_16("or", 2u);
static std::string const __str_literal_6("ori", 3u);
static std::string const __str_literal_1("pc:%h inst:(%h) expanded: ", 26u);
static std::string const __str_literal_18("sll", 3u);
static std::string const __str_literal_8("slli", 4u);
static std::string const __str_literal_13("slt", 3u);
static std::string const __str_literal_3("slti", 4u);
static std::string const __str_literal_4("sltiu", 5u);
static std::string const __str_literal_14("sltu", 4u);
static std::string const __str_literal_19("sra", 3u);
static std::string const __str_literal_9("srai", 4u);
static std::string const __str_literal_20("srl", 3u);
static std::string const __str_literal_10("srli", 4u);
static std::string const __str_literal_11("sub", 3u);
static std::string const __str_literal_34("sw", 2u);
static std::string const __str_literal_42("unsupport 0x%0x", 15u);
static std::string const __str_literal_37("unsupport Amo 0x%0x", 19u);
static std::string const __str_literal_31("unsupport Branch 0x%0x", 22u);
static std::string const __str_literal_33("unsupport Load 0x%0x", 20u);
static std::string const __str_literal_36("unsupport MiscMem 0x%0x", 23u);
static std::string const __str_literal_35("unsupport Store 0x%0x", 21u);
static std::string const __str_literal_41("unsupport System 0x%0x", 22u);
static std::string const __str_literal_40("unsupport System PRIV 0x%0x", 27u);
static std::string const __str_literal_17("xor", 3u);
static std::string const __str_literal_7("xori", 4u);


/* Constructor */
MOD_mkProc::MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_csrf(simHdl, "csrf", this),
    INST_dMem(simHdl, "dMem", this),
    INST_iMem(simHdl, "iMem", this),
    INST_pc(simHdl, "pc", this, 32u),
    INST_rf(simHdl, "rf", this),
    INST_instance_exec_1(simHdl, "instance_exec_1", this),
    INST_instance_decode_0(simHdl, "instance_decode_0", this),
    PORT_RST_N((tUInt8)1u),
    DEF_exec___d18(89u),
    DEF_decode___d5(75u),
    DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197(65u)
{
  PORT_EN_cpuToHost = false;
  PORT_EN_dMemInit_request_put = false;
  PORT_EN_iMemInit_request_put = false;
  PORT_EN_hostToCpu = false;
  PORT_dMemInit_request_put.setSize(65u);
  PORT_dMemInit_request_put.clear();
  PORT_iMemInit_request_put.setSize(65u);
  PORT_iMemInit_request_put.clear();
  PORT_hostToCpu_startpc = 0u;
  PORT_cpuToHost = 0u;
  PORT_RDY_cpuToHost = false;
  PORT_dMemInit_done = false;
  PORT_iMemInit_done = false;
  PORT_RDY_hostToCpu = false;
  PORT_RDY_iMemInit_request_put = false;
  PORT_RDY_iMemInit_done = false;
  PORT_RDY_dMemInit_request_put = false;
  PORT_RDY_dMemInit_done = false;
  symbol_count = 42u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkProc::init_symbols_0()
{
  init_symbol(&symbols[0u], "CAN_FIRE_cpuToHost", SYM_DEF, &DEF_CAN_FIRE_cpuToHost, 1u);
  init_symbol(&symbols[1u], "CAN_FIRE_dMemInit_done", SYM_DEF, &DEF_CAN_FIRE_dMemInit_done, 1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_dMemInit_request_put",
	      SYM_DEF,
	      &DEF_CAN_FIRE_dMemInit_request_put,
	      1u);
  init_symbol(&symbols[3u], "CAN_FIRE_hostToCpu", SYM_DEF, &DEF_CAN_FIRE_hostToCpu, 1u);
  init_symbol(&symbols[4u], "CAN_FIRE_iMemInit_done", SYM_DEF, &DEF_CAN_FIRE_iMemInit_done, 1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_iMemInit_request_put",
	      SYM_DEF,
	      &DEF_CAN_FIRE_iMemInit_request_put,
	      1u);
  init_symbol(&symbols[6u], "CAN_FIRE_RL_doProc", SYM_DEF, &DEF_CAN_FIRE_RL_doProc, 1u);
  init_symbol(&symbols[7u], "cpuToHost", SYM_PORT, &PORT_cpuToHost, 18u);
  init_symbol(&symbols[8u], "csrf", SYM_MODULE, &INST_csrf);
  init_symbol(&symbols[9u], "csrVal__h314", SYM_DEF, &DEF_csrVal__h314, 32u);
  init_symbol(&symbols[10u], "dMem", SYM_MODULE, &INST_dMem);
  init_symbol(&symbols[11u], "dMemInit_done", SYM_PORT, &PORT_dMemInit_done, 1u);
  init_symbol(&symbols[12u], "dMemInit_request_put", SYM_PORT, &PORT_dMemInit_request_put, 65u);
  init_symbol(&symbols[13u], "EN_cpuToHost", SYM_PORT, &PORT_EN_cpuToHost, 1u);
  init_symbol(&symbols[14u], "EN_dMemInit_request_put", SYM_PORT, &PORT_EN_dMemInit_request_put, 1u);
  init_symbol(&symbols[15u], "EN_hostToCpu", SYM_PORT, &PORT_EN_hostToCpu, 1u);
  init_symbol(&symbols[16u], "EN_iMemInit_request_put", SYM_PORT, &PORT_EN_iMemInit_request_put, 1u);
  init_symbol(&symbols[17u], "hostToCpu_startpc", SYM_PORT, &PORT_hostToCpu_startpc, 32u);
  init_symbol(&symbols[18u], "iMem", SYM_MODULE, &INST_iMem);
  init_symbol(&symbols[19u], "iMemInit_done", SYM_PORT, &PORT_iMemInit_done, 1u);
  init_symbol(&symbols[20u], "iMemInit_request_put", SYM_PORT, &PORT_iMemInit_request_put, 65u);
  init_symbol(&symbols[21u], "instance_decode_0", SYM_MODULE, &INST_instance_decode_0);
  init_symbol(&symbols[22u], "instance_exec_1", SYM_MODULE, &INST_instance_exec_1);
  init_symbol(&symbols[23u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[24u], "RDY_cpuToHost", SYM_PORT, &PORT_RDY_cpuToHost, 1u);
  init_symbol(&symbols[25u], "RDY_dMemInit_done", SYM_PORT, &PORT_RDY_dMemInit_done, 1u);
  init_symbol(&symbols[26u],
	      "RDY_dMemInit_request_put",
	      SYM_PORT,
	      &PORT_RDY_dMemInit_request_put,
	      1u);
  init_symbol(&symbols[27u], "RDY_hostToCpu", SYM_PORT, &PORT_RDY_hostToCpu, 1u);
  init_symbol(&symbols[28u], "RDY_iMemInit_done", SYM_PORT, &PORT_RDY_iMemInit_done, 1u);
  init_symbol(&symbols[29u],
	      "RDY_iMemInit_request_put",
	      SYM_PORT,
	      &PORT_RDY_iMemInit_request_put,
	      1u);
  init_symbol(&symbols[30u], "RL_doProc", SYM_RULE);
  init_symbol(&symbols[31u], "rf", SYM_MODULE, &INST_rf);
  init_symbol(&symbols[32u], "rVal1__h312", SYM_DEF, &DEF_rVal1__h312, 32u);
  init_symbol(&symbols[33u], "rVal2__h313", SYM_DEF, &DEF_rVal2__h313, 32u);
  init_symbol(&symbols[34u], "WILL_FIRE_cpuToHost", SYM_DEF, &DEF_WILL_FIRE_cpuToHost, 1u);
  init_symbol(&symbols[35u],
	      "WILL_FIRE_dMemInit_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_dMemInit_request_put,
	      1u);
  init_symbol(&symbols[36u], "WILL_FIRE_hostToCpu", SYM_DEF, &DEF_WILL_FIRE_hostToCpu, 1u);
  init_symbol(&symbols[37u],
	      "WILL_FIRE_iMemInit_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_iMemInit_request_put,
	      1u);
  init_symbol(&symbols[38u], "WILL_FIRE_RL_doProc", SYM_DEF, &DEF_WILL_FIRE_RL_doProc, 1u);
  init_symbol(&symbols[39u], "x__h1329", SYM_DEF, &DEF_x__h1329, 5u);
  init_symbol(&symbols[40u], "x__h1398", SYM_DEF, &DEF_x__h1398, 5u);
  init_symbol(&symbols[41u], "x__h1472", SYM_DEF, &DEF_x__h1472, 12u);
}


/* Rule actions */

void MOD_mkProc::RL_doProc()
{
  tUInt32 DEF_exec_8_BITS_88_TO_85_9_EQ_8_05_AND_exec_8_BIT__ETC___d209;
  tUInt32 DEF_immU__h367;
  tUInt32 DEF_x__h975;
  tUInt32 DEF_immS__h365;
  tUInt32 DEF_x__h870;
  tUInt32 DEF_immB__h366;
  tUInt32 DEF_x__h719;
  tUInt32 DEF_immJ__h368;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d42;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d40;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d44;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d46;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d48;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d50;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d52;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d56;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d59;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d185;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_NOT_ETC___d188;
  tUInt8 DEF_NOT_iMem_req_pc_BIT_30_4___d57;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d65;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d66;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d67;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d68;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d69;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d70;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_iMe_ETC___d55;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d71;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_NOT_ETC___d58;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d72;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d64;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d62;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d91;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d96;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d94;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d93;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d92;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d95;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_N_ETC___d108;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3___d101;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1___d98;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09_AND_iMem__ETC___d110;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09_AND_NOT_i_ETC___d112;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13_AND_i_ETC___d114;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10_1___d111;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13_AND_N_ETC___d115;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d120;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d121;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d119;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d151;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d124;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d149;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0_9___d97;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1_8_AND_ETC___d122;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13___d133;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09___d132;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0___d131;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111_6___d130;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111_8___d129;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111_7___d128;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111_3___d127;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d183;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d147;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d163;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d170;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d182;
  tUInt8 DEF_exec_8_BITS_88_TO_85_9_EQ_2_0_OR_exec_8_BITS_8_ETC___d190;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b11___d43;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b100___d49;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b110___d47;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b111___d45;
  tUInt8 DEF_exec_8_BITS_88_TO_85_9_EQ_0___d189;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1111___d116;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b101111___d117;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118;
  tUInt8 DEF_rindx__h1980;
  tUInt32 DEF_data__h1981;
  tUInt32 DEF_x__h2037;
  tUInt8 DEF_iMem_req_pc_BIT_30___d54;
  tUInt8 DEF_iMem_req_pc_BIT_31___d79;
  tUInt8 DEF_funct3__h360;
  tUInt8 DEF_rd__h359;
  tUInt8 DEF_rs1__h361;
  tUInt8 DEF_rs2__h362;
  tUInt8 DEF_SEXT_iMem_req_pc_BITS_31_TO_20_8_9_BITS_4_TO_0___d186;
  tUInt8 DEF_x__h2001;
  tUInt8 DEF_opcode__h358;
  tUInt32 DEF_x__h570;
  tUInt32 DEF_immI__h364;
  tUInt32 DEF_SEXT_iMem_req_pc_BITS_31_TO_20_8_9_BITS_11_TO_0___d150;
  tUInt32 DEF_x__h2143;
  tUInt32 DEF_x__h1857;
  tUInt32 DEF_eInst_data__h1163;
  tUInt32 DEF_v__h1764;
  tUInt32 DEF_AVMeth_dMem_req;
  DEF_pc___d3 = INST_pc.METH_read();
  DEF_iMem_req_pc___d4 = INST_iMem.METH_req(DEF_pc___d3);
  DEF_decode___d5 = INST_instance_decode_0.METH_decode(DEF_iMem_req_pc___d4);
  DEF_x__h1472 = DEF_decode___d5.get_bits_in_word32(1u, 1u, 12u);
  DEF_csrVal__h314 = INST_csrf.METH_rd(DEF_x__h1472);
  DEF_x__h570 = (tUInt32)(DEF_iMem_req_pc___d4 >> 20u);
  DEF_immI__h364 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h570));
  DEF_SEXT_iMem_req_pc_BITS_31_TO_20_8_9_BITS_11_TO_0___d150 = (tUInt32)(4095u & DEF_immI__h364);
  DEF_opcode__h358 = (tUInt8)((tUInt8)127u & DEF_iMem_req_pc___d4);
  DEF_x__h1329 = DEF_decode___d5.get_bits_in_word8(1u, 20u, 5u);
  DEF_rVal1__h312 = INST_rf.METH_rd1(DEF_x__h1329);
  DEF_x__h1398 = DEF_decode___d5.get_bits_in_word8(1u, 14u, 5u);
  DEF_rVal2__h313 = INST_rf.METH_rd2(DEF_x__h1398);
  DEF_exec___d18 = INST_instance_exec_1.METH_exec(DEF_decode___d5,
						  DEF_rVal1__h312,
						  DEF_rVal2__h313,
						  DEF_pc___d3,
						  2863311530u,
						  DEF_csrVal__h314);
  DEF_eInst_data__h1163 = primExtract32(32u, 89u, DEF_exec___d18, 32u, 65u, 32u, 34u);
  DEF_x__h1857 = primExtract32(32u, 89u, DEF_exec___d18, 32u, 33u, 32u, 2u);
  DEF_x__h2143 = DEF_exec___d18.get_bits_in_word32(2u, 2u, 12u);
  DEF_x__h2001 = DEF_exec___d18.get_bits_in_word8(2u, 15u, 5u);
  DEF_SEXT_iMem_req_pc_BITS_31_TO_20_8_9_BITS_4_TO_0___d186 = (tUInt8)((tUInt8)31u & DEF_immI__h364);
  DEF_rs1__h361 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc___d4 >> 15u));
  DEF_rs2__h362 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc___d4 >> 20u));
  DEF_rd__h359 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc___d4 >> 7u));
  DEF_exec_8_BITS_88_TO_85___d19 = DEF_exec___d18.get_bits_in_word8(2u, 21u, 4u);
  DEF_funct3__h360 = (tUInt8)((tUInt8)7u & (DEF_iMem_req_pc___d4 >> 12u));
  DEF_exec_8_BIT_84___d26 = DEF_exec___d18.get_bits_in_word8(2u, 20u, 1u);
  DEF_iMem_req_pc_BIT_30___d54 = (tUInt8)((tUInt8)1u & (DEF_iMem_req_pc___d4 >> 30u));
  DEF_iMem_req_pc_BIT_31___d79 = (tUInt8)(DEF_iMem_req_pc___d4 >> 31u);
  DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 = DEF_exec_8_BITS_88_TO_85___d19 == (tUInt8)2u;
  DEF_x__h2037 = DEF_exec___d18.get_bits_in_word8(0u, 0u, 1u) ? DEF_x__h1857 : DEF_pc___d3 + 4u;
  DEF_rindx__h1980 = DEF_x__h2001;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 = DEF_opcode__h358 == (tUInt8)115u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78 = DEF_opcode__h358 == (tUInt8)111u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86 = DEF_opcode__h358 == (tUInt8)103u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 = DEF_opcode__h358 == (tUInt8)99u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 = DEF_opcode__h358 == (tUInt8)51u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73 = DEF_opcode__h358 == (tUInt8)55u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b101111___d117 = DEF_opcode__h358 == (tUInt8)47u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113 = DEF_opcode__h358 == (tUInt8)35u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77 = DEF_opcode__h358 == (tUInt8)23u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 = DEF_opcode__h358 == (tUInt8)19u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1111___d116 = DEF_opcode__h358 == (tUInt8)15u;
  DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22 = DEF_exec_8_BITS_88_TO_85___d19 == (tUInt8)3u;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109 = DEF_opcode__h358 == (tUInt8)3u;
  DEF_exec_8_BITS_88_TO_85_9_EQ_0___d189 = DEF_exec_8_BITS_88_TO_85___d19 == (tUInt8)0u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b111___d45 = DEF_funct3__h360 == (tUInt8)7u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b110___d47 = DEF_funct3__h360 == (tUInt8)6u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53 = DEF_funct3__h360 == (tUInt8)5u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b100___d49 = DEF_funct3__h360 == (tUInt8)4u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b11___d43 = DEF_funct3__h360 == (tUInt8)3u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39 = DEF_funct3__h360 == (tUInt8)0u;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41 = DEF_funct3__h360 == (tUInt8)2u;
  DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28 = !DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20;
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51 = DEF_funct3__h360 == (tUInt8)1u;
  DEF_exec_8_BITS_88_TO_85_9_EQ_2_0_OR_exec_8_BITS_8_ETC___d190 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 || DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d183 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111_3___d127 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111_7___d128 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111_8___d129 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111_6___d130 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0___d131 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d182 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111_3___d127 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111_7___d128 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111_8___d129 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111_6___d130 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0___d131)))));
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13___d133 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09___d132 = !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d170 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111_3___d127 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111_7___d128 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111_8___d129 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111_6___d130 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0___d131 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09___d132))))));
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d163 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111_3___d127 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111_7___d128 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111_8___d129 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111_6___d130 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0___d131 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09___d132 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13___d133)))))));
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d147 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0___d126 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111_3___d127 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111_7___d128 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111_8___d129 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111_6___d130 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0___d131 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09___d132 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13___d133 && (!DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1111___d116 && (!DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b101111___d117 && !DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118))))))))));
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0_9___d97 = !DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d149 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 && (DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51 || DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41);
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d120 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d119 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d121 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10_1___d111 = !DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13_AND_N_ETC___d115 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10_1___d111;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13_AND_i_ETC___d114 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09_AND_NOT_i_ETC___d112 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10_1___d111;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09_AND_iMem__ETC___d110 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1___d98 = !DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1_8_AND_ETC___d122 = DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1___d98 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10_1___d111;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d124 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1_8_AND_ETC___d122 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0_9___d97);
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d151 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011___d118 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1_8_AND_ETC___d122;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3___d101 = !DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_N_ETC___d108 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0_9___d97 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1___d98 && (!DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b100___d49 && (!DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b110___d47 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3___d101 && !DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b111___d45)))));
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d95 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d92 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d93 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b100___d49;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d94 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b110___d47;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d96 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b111___d45;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d91 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d62 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && (DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39 && DEF_iMem_req_pc_BIT_30___d54);
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_iMe_ETC___d55 = DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53 && DEF_iMem_req_pc_BIT_30___d54;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d71 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_iMe_ETC___d55;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d70 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d69 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b100___d49;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d68 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b110___d47;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d67 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b111___d45;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d66 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b11___d43;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d65 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  DEF_NOT_iMem_req_pc_BIT_30_4___d57 = !DEF_iMem_req_pc_BIT_30___d54;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d64 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && (DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39 && DEF_NOT_iMem_req_pc_BIT_30_4___d57);
  DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_NOT_ETC___d58 = DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53 && DEF_NOT_iMem_req_pc_BIT_30_4___d57;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d72 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_NOT_ETC___d58;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_NOT_ETC___d188 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1_1___d98 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3___d101);
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d185 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && (DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51 || DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101___d53);
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d59 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_NOT_ETC___d58;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d56 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b101_3_AND_iMe_ETC___d55;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d52 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b1___d51;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d50 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b100___d49;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d48 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b110___d47;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d46 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b111___d45;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d44 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b11___d43;
  DEF_x__h719 = 2097151u & (((((((tUInt32)(DEF_iMem_req_pc_BIT_31___d79)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_iMem_req_pc___d4 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc___d4 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_iMem_req_pc___d4 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d40 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b0___d39;
  DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d42 = DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37 && DEF_iMem_req_pc_BITS_14_TO_12_8_EQ_0b10___d41;
  DEF_immJ__h368 = primSignExt32(32u, 21u, (tUInt32)(DEF_x__h719));
  DEF_x__h870 = 8191u & (((((((tUInt32)(DEF_iMem_req_pc_BIT_31___d79)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc___d4 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_iMem_req_pc___d4 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_iMem_req_pc___d4 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_immB__h366 = primSignExt32(32u, 13u, (tUInt32)(DEF_x__h870));
  DEF_x__h975 = 4095u & ((((tUInt32)((tUInt8)(DEF_iMem_req_pc___d4 >> 25u))) << 5u) | (tUInt32)(DEF_rd__h359));
  DEF_immS__h365 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h975));
  DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28)) << 32u) | (tUInt64)((tUInt32)((DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 ? (primExtract64(34u,
																													      89u,
																													      DEF_exec___d18,
																													      32u,
																													      33u,
																													      32u,
																													      0u) << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF_x__h1857)) << 32u) | (tUInt64)(DEF_eInst_data__h1163)) >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 ? (primExtract64(34u,
																				  89u,
																				  DEF_exec___d18,
																				  32u,
																				  33u,
																				  32u,
																				  0u) << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF_x__h1857)) << 32u) | (tUInt64)(DEF_eInst_data__h1163)),
												 0u);
  DEF_immU__h367 = ((tUInt32)(DEF_iMem_req_pc___d4 >> 12u)) << 12u;
  DEF_exec_8_BITS_88_TO_85_9_EQ_8_05_AND_exec_8_BIT__ETC___d209 = 8191u & ((((tUInt32)(DEF_exec_8_BITS_88_TO_85___d19 == (tUInt8)8u && DEF_exec___d18.get_bits_in_word8(2u,
																					14u,
																					1u))) << 12u) | DEF_x__h2143);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,32,32", &__str_literal_1, DEF_pc___d3, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d40)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d42)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d44)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d46)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d50)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d52)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d56)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d59)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d62)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d64)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d65)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d66)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d67)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d68)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d69)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d70)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011_0_AND_iM_ETC___d72)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_21, DEF_rd__h359, DEF_immU__h367);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_22, DEF_rd__h359, DEF_immU__h367);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_23, DEF_rd__h359, DEF_immJ__h368);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_24,
		   DEF_rd__h359,
		   DEF_rs1__h361,
		   DEF_immI__h364);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d91)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d92)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d93)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d94)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d95)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_i_ETC___d96)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011_0_AND_N_ETC___d108)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_31, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09_AND_iMem__ETC___d110)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11_09_AND_NOT_i_ETC___d112)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13_AND_i_ETC___d114)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011_13_AND_N_ETC___d115)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_35, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1111___d116)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_36, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b101111___d117)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_37, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d119)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d120)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d121)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_40, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d124)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_41, DEF_iMem_req_pc___d4);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d147)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_42, DEF_iMem_req_pc___d4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1111___d116)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b101111___d117)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d149)
      dollar_write(sim_hdl,
		   this,
		   "s,5,12,5",
		   &__str_literal_44,
		   DEF_rd__h359,
		   DEF_SEXT_iMem_req_pc_BITS_31_TO_20_8_9_BITS_11_TO_0___d150,
		   DEF_rs1__h361);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1110011_18_AND__ETC___d151)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d147)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b100011___d113)
      dollar_write(sim_hdl,
		   this,
		   "s,5,32,5",
		   &__str_literal_45,
		   DEF_rs1__h361,
		   DEF_immS__h365,
		   DEF_rs2__h362);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d163)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b11___d109)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_46,
		   DEF_rd__h359,
		   DEF_rs1__h361,
		   DEF_immI__h364);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d170)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110111___d73)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10111___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1101111___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100111___d86)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b1100011___d90)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_47,
		   DEF_rs1__h361,
		   DEF_rs2__h362,
		   DEF_immB__h366);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d182)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b110011___d60)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,5",
		   &__str_literal_48,
		   DEF_rd__h359,
		   DEF_rs1__h361,
		   DEF_rs2__h362);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_25__ETC___d183)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011___d37)
      dollar_write(sim_hdl, this, "s,5,5", &__str_literal_49, DEF_rd__h359, DEF_rs1__h361);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_iMe_ETC___d185)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_50,
		   DEF_SEXT_iMem_req_pc_BITS_31_TO_20_8_9_BITS_4_TO_0___d186);
    if (DEF_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7_AND_NOT_ETC___d188)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_50, DEF_immI__h364);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_6_EQ_0b10011_7___d125)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    dollar_write(sim_hdl, this, "s", &__str_literal_51);
    dollar_fflush("32", 2147483649u);
    if (DEF_exec_8_BITS_88_TO_85_9_EQ_0___d189)
      dollar_fwrite(sim_hdl, this, "32,s,32", 2147483650u, &__str_literal_52, DEF_pc___d3);
    if (DEF_exec_8_BITS_88_TO_85_9_EQ_0___d189)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_exec_8_BITS_88_TO_85_9_EQ_2_0_OR_exec_8_BITS_8_ETC___d190)
    DEF_AVMeth_dMem_req = INST_dMem.METH_req(DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197);
  else
    DEF_AVMeth_dMem_req = 2863311530u;
  DEF_v__h1764 = DEF_AVMeth_dMem_req;
  DEF_data__h1981 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 ? DEF_v__h1764 : DEF_eInst_data__h1163;
  if (DEF_exec_8_BIT_84___d26)
    INST_rf.METH_wr(DEF_rindx__h1980, DEF_data__h1981);
  INST_pc.METH_write(DEF_x__h2037);
  INST_csrf.METH_wr(DEF_exec_8_BITS_88_TO_85_9_EQ_8_05_AND_exec_8_BIT__ETC___d209, DEF_data__h1981);
}


/* Methods */

tUInt32 MOD_mkProc::METH_cpuToHost()
{
  PORT_EN_cpuToHost = (tUInt8)1u;
  DEF_WILL_FIRE_cpuToHost = (tUInt8)1u;
  tUInt32 DEF_AVMeth_csrf_cpuToHost;
  DEF_AVMeth_csrf_cpuToHost = INST_csrf.METH_cpuToHost();
  PORT_cpuToHost = DEF_AVMeth_csrf_cpuToHost;
  return PORT_cpuToHost;
}

tUInt8 MOD_mkProc::METH_RDY_cpuToHost()
{
  DEF_CAN_FIRE_cpuToHost = INST_csrf.METH_RDY_cpuToHost();
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}

void MOD_mkProc::METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc)
{
  PORT_EN_hostToCpu = (tUInt8)1u;
  DEF_WILL_FIRE_hostToCpu = (tUInt8)1u;
  PORT_hostToCpu_startpc = ARG_hostToCpu_startpc;
  INST_csrf.METH_start(0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,32", &__str_literal_53, ARG_hostToCpu_startpc);
    dollar_fflush("32", 2147483649u);
  }
  INST_pc.METH_write(ARG_hostToCpu_startpc);
}

tUInt8 MOD_mkProc::METH_RDY_hostToCpu()
{
  DEF_csrf_started____d34 = INST_csrf.METH_started();
  DEF_dMem_init_done____d212 = INST_dMem.METH_init_done();
  DEF_iMem_init_done____d211 = INST_iMem.METH_init_done();
  DEF_CAN_FIRE_hostToCpu = (!DEF_csrf_started____d34 && (DEF_iMem_init_done____d211 && DEF_dMem_init_done____d212)) && INST_csrf.METH_RDY_start();
  PORT_RDY_hostToCpu = DEF_CAN_FIRE_hostToCpu;
  return PORT_RDY_hostToCpu;
}

void MOD_mkProc::METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put)
{
  PORT_EN_iMemInit_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_iMemInit_request_put = (tUInt8)1u;
  PORT_iMemInit_request_put = ARG_iMemInit_request_put;
  INST_iMem.METH_init_request_put(ARG_iMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_request_put()
{
  DEF_CAN_FIRE_iMemInit_request_put = INST_iMem.METH_RDY_init_request_put();
  PORT_RDY_iMemInit_request_put = DEF_CAN_FIRE_iMemInit_request_put;
  return PORT_RDY_iMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_iMemInit_done()
{
  DEF_iMem_init_done____d211 = INST_iMem.METH_init_done();
  PORT_iMemInit_done = DEF_iMem_init_done____d211;
  return PORT_iMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_done()
{
  DEF_CAN_FIRE_iMemInit_done = (tUInt8)1u;
  PORT_RDY_iMemInit_done = DEF_CAN_FIRE_iMemInit_done;
  return PORT_RDY_iMemInit_done;
}

void MOD_mkProc::METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put)
{
  PORT_EN_dMemInit_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_dMemInit_request_put = (tUInt8)1u;
  PORT_dMemInit_request_put = ARG_dMemInit_request_put;
  INST_dMem.METH_init_request_put(ARG_dMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_request_put()
{
  DEF_CAN_FIRE_dMemInit_request_put = INST_dMem.METH_RDY_init_request_put();
  PORT_RDY_dMemInit_request_put = DEF_CAN_FIRE_dMemInit_request_put;
  return PORT_RDY_dMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_dMemInit_done()
{
  DEF_dMem_init_done____d212 = INST_dMem.METH_init_done();
  PORT_dMemInit_done = DEF_dMem_init_done____d212;
  return PORT_dMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_done()
{
  DEF_CAN_FIRE_dMemInit_done = (tUInt8)1u;
  PORT_RDY_dMemInit_done = DEF_CAN_FIRE_dMemInit_done;
  return PORT_RDY_dMemInit_done;
}


/* Reset routines */

void MOD_mkProc::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rf.reset_RST_N(ARG_rst_in);
  INST_iMem.reset_RST_N(ARG_rst_in);
  INST_dMem.reset_RST_N(ARG_rst_in);
  INST_csrf.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkProc::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkProc::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_csrf.dump_state(indent + 2u);
  INST_dMem.dump_state(indent + 2u);
  INST_iMem.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_rf.dump_state(indent + 2u);
  INST_instance_exec_1.dump_state(indent + 2u);
  INST_instance_decode_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkProc::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 49u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_doProc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_cpuToHost", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_dMemInit_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_hostToCpu", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_iMemInit_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_doProc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_cpuToHost", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_hostToCpu", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrVal__h314", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrf_started____d34", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMem_init_done____d212", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "decode___d5", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BITS_88_TO_85_9_EQ_2___d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BITS_88_TO_85_9_EQ_3___d22", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BITS_88_TO_85___d19", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_8_BIT_84___d26", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec___d18", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_init_done____d211", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_req_pc___d4", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pc___d3", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rVal1__h312", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rVal2__h313", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1329", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1398", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1472", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_cpuToHost", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_hostToCpu", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_cpuToHost", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_dMemInit_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_hostToCpu", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_iMemInit_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cpuToHost", 18u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemInit_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemInit_request_put", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hostToCpu_startpc", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemInit_done", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemInit_request_put", 65u);
  num = INST_pc.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_csrf.dump_VCD_defs(l);
    num = INST_dMem.dump_VCD_defs(l);
    num = INST_iMem.dump_VCD_defs(l);
    num = INST_instance_decode_0.dump_VCD_defs(l);
    num = INST_instance_exec_1.dump_VCD_defs(l);
    num = INST_rf.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkProc::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkProc::vcd_defs(tVCDDumpType dt, MOD_mkProc &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 18u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_doProc) != DEF_CAN_FIRE_RL_doProc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_doProc, 1u);
	backing.DEF_CAN_FIRE_RL_doProc = DEF_CAN_FIRE_RL_doProc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_cpuToHost) != DEF_CAN_FIRE_cpuToHost)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_cpuToHost, 1u);
	backing.DEF_CAN_FIRE_cpuToHost = DEF_CAN_FIRE_cpuToHost;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_dMemInit_done) != DEF_CAN_FIRE_dMemInit_done)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_dMemInit_done, 1u);
	backing.DEF_CAN_FIRE_dMemInit_done = DEF_CAN_FIRE_dMemInit_done;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_dMemInit_request_put) != DEF_CAN_FIRE_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_dMemInit_request_put, 1u);
	backing.DEF_CAN_FIRE_dMemInit_request_put = DEF_CAN_FIRE_dMemInit_request_put;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_hostToCpu) != DEF_CAN_FIRE_hostToCpu)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_hostToCpu, 1u);
	backing.DEF_CAN_FIRE_hostToCpu = DEF_CAN_FIRE_hostToCpu;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_iMemInit_done) != DEF_CAN_FIRE_iMemInit_done)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_iMemInit_done, 1u);
	backing.DEF_CAN_FIRE_iMemInit_done = DEF_CAN_FIRE_iMemInit_done;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_iMemInit_request_put) != DEF_CAN_FIRE_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_iMemInit_request_put, 1u);
	backing.DEF_CAN_FIRE_iMemInit_request_put = DEF_CAN_FIRE_iMemInit_request_put;
      }
      ++num;
      if ((backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197) != DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197, 65u);
	backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197;
      }
      ++num;
      if ((backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28) != DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28, 1u);
	backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_doProc) != DEF_WILL_FIRE_RL_doProc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_doProc, 1u);
	backing.DEF_WILL_FIRE_RL_doProc = DEF_WILL_FIRE_RL_doProc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_cpuToHost) != DEF_WILL_FIRE_cpuToHost)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_cpuToHost, 1u);
	backing.DEF_WILL_FIRE_cpuToHost = DEF_WILL_FIRE_cpuToHost;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_dMemInit_request_put) != DEF_WILL_FIRE_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_dMemInit_request_put, 1u);
	backing.DEF_WILL_FIRE_dMemInit_request_put = DEF_WILL_FIRE_dMemInit_request_put;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_hostToCpu) != DEF_WILL_FIRE_hostToCpu)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_hostToCpu, 1u);
	backing.DEF_WILL_FIRE_hostToCpu = DEF_WILL_FIRE_hostToCpu;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_iMemInit_request_put) != DEF_WILL_FIRE_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_iMemInit_request_put, 1u);
	backing.DEF_WILL_FIRE_iMemInit_request_put = DEF_WILL_FIRE_iMemInit_request_put;
      }
      ++num;
      if ((backing.DEF_csrVal__h314) != DEF_csrVal__h314)
      {
	vcd_write_val(sim_hdl, num, DEF_csrVal__h314, 32u);
	backing.DEF_csrVal__h314 = DEF_csrVal__h314;
      }
      ++num;
      if ((backing.DEF_csrf_started____d34) != DEF_csrf_started____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_csrf_started____d34, 1u);
	backing.DEF_csrf_started____d34 = DEF_csrf_started____d34;
      }
      ++num;
      if ((backing.DEF_dMem_init_done____d212) != DEF_dMem_init_done____d212)
      {
	vcd_write_val(sim_hdl, num, DEF_dMem_init_done____d212, 1u);
	backing.DEF_dMem_init_done____d212 = DEF_dMem_init_done____d212;
      }
      ++num;
      if ((backing.DEF_decode___d5) != DEF_decode___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_decode___d5, 75u);
	backing.DEF_decode___d5 = DEF_decode___d5;
      }
      ++num;
      if ((backing.DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20) != DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20, 1u);
	backing.DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20;
      }
      ++num;
      if ((backing.DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22) != DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22, 1u);
	backing.DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22 = DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22;
      }
      ++num;
      if ((backing.DEF_exec_8_BITS_88_TO_85___d19) != DEF_exec_8_BITS_88_TO_85___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BITS_88_TO_85___d19, 4u);
	backing.DEF_exec_8_BITS_88_TO_85___d19 = DEF_exec_8_BITS_88_TO_85___d19;
      }
      ++num;
      if ((backing.DEF_exec_8_BIT_84___d26) != DEF_exec_8_BIT_84___d26)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_8_BIT_84___d26, 1u);
	backing.DEF_exec_8_BIT_84___d26 = DEF_exec_8_BIT_84___d26;
      }
      ++num;
      if ((backing.DEF_exec___d18) != DEF_exec___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_exec___d18, 89u);
	backing.DEF_exec___d18 = DEF_exec___d18;
      }
      ++num;
      if ((backing.DEF_iMem_init_done____d211) != DEF_iMem_init_done____d211)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_init_done____d211, 1u);
	backing.DEF_iMem_init_done____d211 = DEF_iMem_init_done____d211;
      }
      ++num;
      if ((backing.DEF_iMem_req_pc___d4) != DEF_iMem_req_pc___d4)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_req_pc___d4, 32u);
	backing.DEF_iMem_req_pc___d4 = DEF_iMem_req_pc___d4;
      }
      ++num;
      if ((backing.DEF_pc___d3) != DEF_pc___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_pc___d3, 32u);
	backing.DEF_pc___d3 = DEF_pc___d3;
      }
      ++num;
      if ((backing.DEF_rVal1__h312) != DEF_rVal1__h312)
      {
	vcd_write_val(sim_hdl, num, DEF_rVal1__h312, 32u);
	backing.DEF_rVal1__h312 = DEF_rVal1__h312;
      }
      ++num;
      if ((backing.DEF_rVal2__h313) != DEF_rVal2__h313)
      {
	vcd_write_val(sim_hdl, num, DEF_rVal2__h313, 32u);
	backing.DEF_rVal2__h313 = DEF_rVal2__h313;
      }
      ++num;
      if ((backing.DEF_x__h1329) != DEF_x__h1329)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1329, 5u);
	backing.DEF_x__h1329 = DEF_x__h1329;
      }
      ++num;
      if ((backing.DEF_x__h1398) != DEF_x__h1398)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1398, 5u);
	backing.DEF_x__h1398 = DEF_x__h1398;
      }
      ++num;
      if ((backing.DEF_x__h1472) != DEF_x__h1472)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1472, 12u);
	backing.DEF_x__h1472 = DEF_x__h1472;
      }
      ++num;
      if ((backing.PORT_EN_cpuToHost) != PORT_EN_cpuToHost)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_cpuToHost, 1u);
	backing.PORT_EN_cpuToHost = PORT_EN_cpuToHost;
      }
      ++num;
      if ((backing.PORT_EN_dMemInit_request_put) != PORT_EN_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_dMemInit_request_put, 1u);
	backing.PORT_EN_dMemInit_request_put = PORT_EN_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_EN_hostToCpu) != PORT_EN_hostToCpu)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_hostToCpu, 1u);
	backing.PORT_EN_hostToCpu = PORT_EN_hostToCpu;
      }
      ++num;
      if ((backing.PORT_EN_iMemInit_request_put) != PORT_EN_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_iMemInit_request_put, 1u);
	backing.PORT_EN_iMemInit_request_put = PORT_EN_iMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_RDY_cpuToHost) != PORT_RDY_cpuToHost)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_cpuToHost, 1u);
	backing.PORT_RDY_cpuToHost = PORT_RDY_cpuToHost;
      }
      ++num;
      if ((backing.PORT_RDY_dMemInit_done) != PORT_RDY_dMemInit_done)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_dMemInit_done, 1u);
	backing.PORT_RDY_dMemInit_done = PORT_RDY_dMemInit_done;
      }
      ++num;
      if ((backing.PORT_RDY_dMemInit_request_put) != PORT_RDY_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_dMemInit_request_put, 1u);
	backing.PORT_RDY_dMemInit_request_put = PORT_RDY_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_RDY_hostToCpu) != PORT_RDY_hostToCpu)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_hostToCpu, 1u);
	backing.PORT_RDY_hostToCpu = PORT_RDY_hostToCpu;
      }
      ++num;
      if ((backing.PORT_RDY_iMemInit_done) != PORT_RDY_iMemInit_done)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_iMemInit_done, 1u);
	backing.PORT_RDY_iMemInit_done = PORT_RDY_iMemInit_done;
      }
      ++num;
      if ((backing.PORT_RDY_iMemInit_request_put) != PORT_RDY_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_iMemInit_request_put, 1u);
	backing.PORT_RDY_iMemInit_request_put = PORT_RDY_iMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_cpuToHost) != PORT_cpuToHost)
      {
	vcd_write_val(sim_hdl, num, PORT_cpuToHost, 18u);
	backing.PORT_cpuToHost = PORT_cpuToHost;
      }
      ++num;
      if ((backing.PORT_dMemInit_done) != PORT_dMemInit_done)
      {
	vcd_write_val(sim_hdl, num, PORT_dMemInit_done, 1u);
	backing.PORT_dMemInit_done = PORT_dMemInit_done;
      }
      ++num;
      if ((backing.PORT_dMemInit_request_put) != PORT_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_dMemInit_request_put, 65u);
	backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_hostToCpu_startpc) != PORT_hostToCpu_startpc)
      {
	vcd_write_val(sim_hdl, num, PORT_hostToCpu_startpc, 32u);
	backing.PORT_hostToCpu_startpc = PORT_hostToCpu_startpc;
      }
      ++num;
      if ((backing.PORT_iMemInit_done) != PORT_iMemInit_done)
      {
	vcd_write_val(sim_hdl, num, PORT_iMemInit_done, 1u);
	backing.PORT_iMemInit_done = PORT_iMemInit_done;
      }
      ++num;
      if ((backing.PORT_iMemInit_request_put) != PORT_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_iMemInit_request_put, 65u);
	backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_doProc, 1u);
      backing.DEF_CAN_FIRE_RL_doProc = DEF_CAN_FIRE_RL_doProc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_cpuToHost, 1u);
      backing.DEF_CAN_FIRE_cpuToHost = DEF_CAN_FIRE_cpuToHost;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_dMemInit_done, 1u);
      backing.DEF_CAN_FIRE_dMemInit_done = DEF_CAN_FIRE_dMemInit_done;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_dMemInit_request_put, 1u);
      backing.DEF_CAN_FIRE_dMemInit_request_put = DEF_CAN_FIRE_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_hostToCpu, 1u);
      backing.DEF_CAN_FIRE_hostToCpu = DEF_CAN_FIRE_hostToCpu;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_iMemInit_done, 1u);
      backing.DEF_CAN_FIRE_iMemInit_done = DEF_CAN_FIRE_iMemInit_done;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_iMemInit_request_put, 1u);
      backing.DEF_CAN_FIRE_iMemInit_request_put = DEF_CAN_FIRE_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197, 65u);
      backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0_8_CONCAT_IF__ETC___d197;
      vcd_write_val(sim_hdl, num++, DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28, 1u);
      backing.DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28 = DEF_NOT_exec_8_BITS_88_TO_85_9_EQ_2_0___d28;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_doProc, 1u);
      backing.DEF_WILL_FIRE_RL_doProc = DEF_WILL_FIRE_RL_doProc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_cpuToHost, 1u);
      backing.DEF_WILL_FIRE_cpuToHost = DEF_WILL_FIRE_cpuToHost;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_dMemInit_request_put, 1u);
      backing.DEF_WILL_FIRE_dMemInit_request_put = DEF_WILL_FIRE_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_hostToCpu, 1u);
      backing.DEF_WILL_FIRE_hostToCpu = DEF_WILL_FIRE_hostToCpu;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_iMemInit_request_put, 1u);
      backing.DEF_WILL_FIRE_iMemInit_request_put = DEF_WILL_FIRE_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF_csrVal__h314, 32u);
      backing.DEF_csrVal__h314 = DEF_csrVal__h314;
      vcd_write_val(sim_hdl, num++, DEF_csrf_started____d34, 1u);
      backing.DEF_csrf_started____d34 = DEF_csrf_started____d34;
      vcd_write_val(sim_hdl, num++, DEF_dMem_init_done____d212, 1u);
      backing.DEF_dMem_init_done____d212 = DEF_dMem_init_done____d212;
      vcd_write_val(sim_hdl, num++, DEF_decode___d5, 75u);
      backing.DEF_decode___d5 = DEF_decode___d5;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20, 1u);
      backing.DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20 = DEF_exec_8_BITS_88_TO_85_9_EQ_2___d20;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22, 1u);
      backing.DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22 = DEF_exec_8_BITS_88_TO_85_9_EQ_3___d22;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BITS_88_TO_85___d19, 4u);
      backing.DEF_exec_8_BITS_88_TO_85___d19 = DEF_exec_8_BITS_88_TO_85___d19;
      vcd_write_val(sim_hdl, num++, DEF_exec_8_BIT_84___d26, 1u);
      backing.DEF_exec_8_BIT_84___d26 = DEF_exec_8_BIT_84___d26;
      vcd_write_val(sim_hdl, num++, DEF_exec___d18, 89u);
      backing.DEF_exec___d18 = DEF_exec___d18;
      vcd_write_val(sim_hdl, num++, DEF_iMem_init_done____d211, 1u);
      backing.DEF_iMem_init_done____d211 = DEF_iMem_init_done____d211;
      vcd_write_val(sim_hdl, num++, DEF_iMem_req_pc___d4, 32u);
      backing.DEF_iMem_req_pc___d4 = DEF_iMem_req_pc___d4;
      vcd_write_val(sim_hdl, num++, DEF_pc___d3, 32u);
      backing.DEF_pc___d3 = DEF_pc___d3;
      vcd_write_val(sim_hdl, num++, DEF_rVal1__h312, 32u);
      backing.DEF_rVal1__h312 = DEF_rVal1__h312;
      vcd_write_val(sim_hdl, num++, DEF_rVal2__h313, 32u);
      backing.DEF_rVal2__h313 = DEF_rVal2__h313;
      vcd_write_val(sim_hdl, num++, DEF_x__h1329, 5u);
      backing.DEF_x__h1329 = DEF_x__h1329;
      vcd_write_val(sim_hdl, num++, DEF_x__h1398, 5u);
      backing.DEF_x__h1398 = DEF_x__h1398;
      vcd_write_val(sim_hdl, num++, DEF_x__h1472, 12u);
      backing.DEF_x__h1472 = DEF_x__h1472;
      vcd_write_val(sim_hdl, num++, PORT_EN_cpuToHost, 1u);
      backing.PORT_EN_cpuToHost = PORT_EN_cpuToHost;
      vcd_write_val(sim_hdl, num++, PORT_EN_dMemInit_request_put, 1u);
      backing.PORT_EN_dMemInit_request_put = PORT_EN_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_EN_hostToCpu, 1u);
      backing.PORT_EN_hostToCpu = PORT_EN_hostToCpu;
      vcd_write_val(sim_hdl, num++, PORT_EN_iMemInit_request_put, 1u);
      backing.PORT_EN_iMemInit_request_put = PORT_EN_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_RDY_cpuToHost, 1u);
      backing.PORT_RDY_cpuToHost = PORT_RDY_cpuToHost;
      vcd_write_val(sim_hdl, num++, PORT_RDY_dMemInit_done, 1u);
      backing.PORT_RDY_dMemInit_done = PORT_RDY_dMemInit_done;
      vcd_write_val(sim_hdl, num++, PORT_RDY_dMemInit_request_put, 1u);
      backing.PORT_RDY_dMemInit_request_put = PORT_RDY_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_RDY_hostToCpu, 1u);
      backing.PORT_RDY_hostToCpu = PORT_RDY_hostToCpu;
      vcd_write_val(sim_hdl, num++, PORT_RDY_iMemInit_done, 1u);
      backing.PORT_RDY_iMemInit_done = PORT_RDY_iMemInit_done;
      vcd_write_val(sim_hdl, num++, PORT_RDY_iMemInit_request_put, 1u);
      backing.PORT_RDY_iMemInit_request_put = PORT_RDY_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_cpuToHost, 18u);
      backing.PORT_cpuToHost = PORT_cpuToHost;
      vcd_write_val(sim_hdl, num++, PORT_dMemInit_done, 1u);
      backing.PORT_dMemInit_done = PORT_dMemInit_done;
      vcd_write_val(sim_hdl, num++, PORT_dMemInit_request_put, 65u);
      backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_hostToCpu_startpc, 32u);
      backing.PORT_hostToCpu_startpc = PORT_hostToCpu_startpc;
      vcd_write_val(sim_hdl, num++, PORT_iMemInit_done, 1u);
      backing.PORT_iMemInit_done = PORT_iMemInit_done;
      vcd_write_val(sim_hdl, num++, PORT_iMemInit_request_put, 65u);
      backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
    }
}

void MOD_mkProc::vcd_prims(tVCDDumpType dt, MOD_mkProc &backing)
{
  INST_pc.dump_VCD(dt, backing.INST_pc);
}

void MOD_mkProc::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  INST_csrf.dump_VCD(dt, levels, backing.INST_csrf);
  INST_dMem.dump_VCD(dt, levels, backing.INST_dMem);
  INST_iMem.dump_VCD(dt, levels, backing.INST_iMem);
  INST_instance_decode_0.dump_VCD(dt, levels, backing.INST_instance_decode_0);
  INST_instance_exec_1.dump_VCD(dt, levels, backing.INST_instance_exec_1);
  INST_rf.dump_VCD(dt, levels, backing.INST_rf);
}
