{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701869484607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701869484607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:31:24 2023 " "Processing started: Wed Dec 06 22:31:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701869484607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869484607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CED_Project -c CED_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CED_Project -c CED_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869484607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701869486337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701869486337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bus " "Found entity 1: tb_bus" {  } { { "tb_bus.v" "" { Text "C:/Users/kk200/verilog/CED_Project/tb_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506960 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mx3_64bits.v(11) " "Verilog HDL warning at mx3_64bits.v(11): extended using \"x\" or \"z\"" {  } { { "mx3_64bits.v" "" { Text "C:/Users/kk200/verilog/CED_Project/mx3_64bits.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869506960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx3_64bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mx3_64bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx3_64bits " "Found entity 1: mx3_64bits" {  } { { "mx3_64bits.v" "" { Text "C:/Users/kk200/verilog/CED_Project/mx3_64bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbit " "Found entity 1: bus_arbit" {  } { { "bus_arbit.v" "" { Text "C:/Users/kk200/verilog/CED_Project/bus_arbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr " "Found entity 1: bus_addr" {  } { { "bus_addr.v" "" { Text "C:/Users/kk200/verilog/CED_Project/bus_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "BUS.v" "" { Text "C:/Users/kk200/verilog/CED_Project/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/kk200/verilog/CED_Project/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(54) " "Verilog HDL warning at multiplier.v(54): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869506976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(65) " "Verilog HDL warning at multiplier.v(65): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869506976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(90) " "Verilog HDL warning at multiplier.v(90): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869506976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 11 11 " "Found 11 design units, including 11 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and3 " "Found entity 3: _and3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "4 _and4 " "Found entity 4: _and4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "5 _and5 " "Found entity 5: _and5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "6 _or2 " "Found entity 6: _or2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "7 _or3 " "Found entity 7: _or3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or4 " "Found entity 8: _or4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or5 " "Found entity 9: _or5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "10 _nand2 " "Found entity 10: _nand2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""} { "Info" "ISGN_ENTITY_NAME" "11 _xor2 " "Found entity 11: _xor2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/kk200/verilog/CED_Project/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869506995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869506995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla128.v 1 1 " "Found 1 design units, including 1 entities, in source file cla128.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla128 " "Found entity 1: cla128" {  } { { "cla128.v" "" { Text "C:/Users/kk200/verilog/CED_Project/cla128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/kk200/verilog/CED_Project/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "cla8.v" "" { Text "C:/Users/kk200/verilog/CED_Project/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/kk200/verilog/CED_Project/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cal_radix4.v(22) " "Verilog HDL warning at cal_radix4.v(22): extended using \"x\" or \"z\"" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/CED_Project/cal_radix4.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_radix4.v 1 1 " "Found 1 design units, including 1 entities, in source file cal_radix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_radix4 " "Found entity 1: cal_radix4" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/CED_Project/cal_radix4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(60) " "Verilog HDL warning at FactoCore.v(60): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507008 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(131) " "Verilog HDL warning at FactoCore.v(131): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(132) " "Verilog HDL warning at FactoCore.v(132): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(133) " "Verilog HDL warning at FactoCore.v(133): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(134) " "Verilog HDL warning at FactoCore.v(134): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(163) " "Verilog HDL warning at FactoCore.v(163): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(164) " "Verilog HDL warning at FactoCore.v(164): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FactoCore.v(165) " "Verilog HDL warning at FactoCore.v(165): extended using \"x\" or \"z\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factocore.v 1 1 " "Found 1 design units, including 1 entities, in source file factocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FactoCore " "Found entity 1: FactoCore" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top " "Found entity 1: tb_Top" {  } { { "tb_Top.v" "" { Text "C:/Users/kk200/verilog/CED_Project/tb_Top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869507039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701869507133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:U0_Bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:U0_Bus\"" {  } { { "Top.v" "U0_Bus" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx3_64bits Bus:U0_Bus\|mx3_64bits:U5_data_to_master " "Elaborating entity \"mx3_64bits\" for hierarchy \"Bus:U0_Bus\|mx3_64bits:U5_data_to_master\"" {  } { { "BUS.v" "U5_data_to_master" { Text "C:/Users/kk200/verilog/CED_Project/BUS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbit Bus:U0_Bus\|bus_arbit:U0 " "Elaborating entity \"bus_arbit\" for hierarchy \"Bus:U0_Bus\|bus_arbit:U0\"" {  } { { "BUS.v" "U0" { Text "C:/Users/kk200/verilog/CED_Project/BUS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr Bus:U0_Bus\|bus_addr:U1 " "Elaborating entity \"bus_addr\" for hierarchy \"Bus:U0_Bus\|bus_addr:U1\"" {  } { { "BUS.v" "U1" { Text "C:/Users/kk200/verilog/CED_Project/BUS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U1_ram " "Elaborating entity \"ram\" for hierarchy \"ram:U1_ram\"" {  } { { "Top.v" "U1_ram" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FactoCore FactoCore:U2_FactoCore " "Elaborating entity \"FactoCore\" for hierarchy \"FactoCore:U2_FactoCore\"" {  } { { "Top.v" "U2_FactoCore" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opstart FactoCore.v(11) " "Verilog HDL or VHDL warning at FactoCore.v(11): object \"opstart\" assigned a value but never read" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opclear FactoCore.v(12) " "Verilog HDL or VHDL warning at FactoCore.v(12): object \"opclear\" assigned a value but never read" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operand FactoCore.v(14) " "Verilog HDL or VHDL warning at FactoCore.v(14): object \"operand\" assigned a value but never read" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FactoCore.v(70) " "Verilog HDL Case Statement warning at FactoCore.v(70): incomplete case statement has no default case item" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FactoCore.v(83) " "Verilog HDL Case Statement warning at FactoCore.v(83): incomplete case statement has no default case item" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 83 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_opstart FactoCore.v(65) " "Verilog HDL Always Construct warning at FactoCore.v(65): inferring latch(es) for variable \"next_opstart\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_operand FactoCore.v(65) " "Verilog HDL Always Construct warning at FactoCore.v(65): inferring latch(es) for variable \"next_operand\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_intrEn FactoCore.v(65) " "Verilog HDL Always Construct warning at FactoCore.v(65): inferring latch(es) for variable \"next_intrEn\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_opclear FactoCore.v(65) " "Verilog HDL Always Construct warning at FactoCore.v(65): inferring latch(es) for variable \"next_opclear\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507275 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "muldone FactoCore.v(152) " "Verilog HDL Always Construct warning at FactoCore.v(152): variable \"muldone\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result FactoCore.v(153) " "Verilog HDL Always Construct warning at FactoCore.v(153): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result FactoCore.v(154) " "Verilog HDL Always Construct warning at FactoCore.v(154): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opdone FactoCore.v(141) " "Verilog HDL Always Construct warning at FactoCore.v(141): inferring latch(es) for variable \"opdone\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_h FactoCore.v(141) " "Verilog HDL Always Construct warning at FactoCore.v(141): inferring latch(es) for variable \"result_h\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_l FactoCore.v(141) " "Verilog HDL Always Construct warning at FactoCore.v(141): inferring latch(es) for variable \"result_l\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_in_operand FactoCore.v(171) " "Verilog HDL Always Construct warning at FactoCore.v(171): inferring latch(es) for variable \"next_in_operand\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_in_operand FactoCore.v(189) " "Verilog HDL Always Construct warning at FactoCore.v(189): variable \"next_in_operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_l FactoCore.v(194) " "Verilog HDL Always Construct warning at FactoCore.v(194): variable \"result_l\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_h FactoCore.v(194) " "Verilog HDL Always Construct warning at FactoCore.v(194): variable \"result_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_l FactoCore.v(195) " "Verilog HDL Always Construct warning at FactoCore.v(195): variable \"result_l\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_operand FactoCore.v(177) " "Verilog HDL Always Construct warning at FactoCore.v(177): inferring latch(es) for variable \"in_operand\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicand FactoCore.v(177) " "Verilog HDL Always Construct warning at FactoCore.v(177): inferring latch(es) for variable \"multiplicand\", which holds its previous value in one or more paths through the always construct" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507296 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[0\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[0\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[1\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[1\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[2\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[2\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[3\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[3\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[4\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[4\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[5\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[5\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[6\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[6\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[7\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[7\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[8\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[8\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[9\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[9\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[10\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[10\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[11\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[11\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[12\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[12\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[13\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[13\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[14\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[14\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[15\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[15\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[16\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[16\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[17\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[17\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[18\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[18\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[19\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[19\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[20\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[20\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[21\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[21\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[22\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[22\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[23\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[23\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[24\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[24\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[25\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[25\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[26\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[26\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[27\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[27\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[28\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[28\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[29\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[29\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[30\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[30\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[31\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[31\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[32\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[32\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[33\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[33\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[34\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[34\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[35\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[35\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[36\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[36\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[37\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[37\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[38\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[38\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[39\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[39\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[40\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[40\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[41\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[41\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[42\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[42\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[43\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[43\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[44\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[44\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[45\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[45\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[46\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[46\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[47\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[47\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[48\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[48\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[49\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[49\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[50\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[50\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[51\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[51\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[52\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[52\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[53\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[53\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[54\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[54\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[55\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[55\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[56\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[56\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[57\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[57\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[58\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[58\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[59\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[59\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[60\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[60\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[61\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[61\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[62\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[62\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[63\] FactoCore.v(177) " "Inferred latch for \"multiplicand\[63\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[0\] FactoCore.v(177) " "Inferred latch for \"in_operand\[0\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[1\] FactoCore.v(177) " "Inferred latch for \"in_operand\[1\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[2\] FactoCore.v(177) " "Inferred latch for \"in_operand\[2\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[3\] FactoCore.v(177) " "Inferred latch for \"in_operand\[3\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[4\] FactoCore.v(177) " "Inferred latch for \"in_operand\[4\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[5\] FactoCore.v(177) " "Inferred latch for \"in_operand\[5\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[6\] FactoCore.v(177) " "Inferred latch for \"in_operand\[6\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[7\] FactoCore.v(177) " "Inferred latch for \"in_operand\[7\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[8\] FactoCore.v(177) " "Inferred latch for \"in_operand\[8\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[9\] FactoCore.v(177) " "Inferred latch for \"in_operand\[9\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[10\] FactoCore.v(177) " "Inferred latch for \"in_operand\[10\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[11\] FactoCore.v(177) " "Inferred latch for \"in_operand\[11\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[12\] FactoCore.v(177) " "Inferred latch for \"in_operand\[12\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[13\] FactoCore.v(177) " "Inferred latch for \"in_operand\[13\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[14\] FactoCore.v(177) " "Inferred latch for \"in_operand\[14\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[15\] FactoCore.v(177) " "Inferred latch for \"in_operand\[15\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[16\] FactoCore.v(177) " "Inferred latch for \"in_operand\[16\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[17\] FactoCore.v(177) " "Inferred latch for \"in_operand\[17\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[18\] FactoCore.v(177) " "Inferred latch for \"in_operand\[18\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[19\] FactoCore.v(177) " "Inferred latch for \"in_operand\[19\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[20\] FactoCore.v(177) " "Inferred latch for \"in_operand\[20\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[21\] FactoCore.v(177) " "Inferred latch for \"in_operand\[21\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[22\] FactoCore.v(177) " "Inferred latch for \"in_operand\[22\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[23\] FactoCore.v(177) " "Inferred latch for \"in_operand\[23\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[24\] FactoCore.v(177) " "Inferred latch for \"in_operand\[24\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[25\] FactoCore.v(177) " "Inferred latch for \"in_operand\[25\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[26\] FactoCore.v(177) " "Inferred latch for \"in_operand\[26\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[27\] FactoCore.v(177) " "Inferred latch for \"in_operand\[27\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[28\] FactoCore.v(177) " "Inferred latch for \"in_operand\[28\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[29\] FactoCore.v(177) " "Inferred latch for \"in_operand\[29\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[30\] FactoCore.v(177) " "Inferred latch for \"in_operand\[30\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[31\] FactoCore.v(177) " "Inferred latch for \"in_operand\[31\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[32\] FactoCore.v(177) " "Inferred latch for \"in_operand\[32\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[33\] FactoCore.v(177) " "Inferred latch for \"in_operand\[33\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[34\] FactoCore.v(177) " "Inferred latch for \"in_operand\[34\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[35\] FactoCore.v(177) " "Inferred latch for \"in_operand\[35\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[36\] FactoCore.v(177) " "Inferred latch for \"in_operand\[36\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[37\] FactoCore.v(177) " "Inferred latch for \"in_operand\[37\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[38\] FactoCore.v(177) " "Inferred latch for \"in_operand\[38\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[39\] FactoCore.v(177) " "Inferred latch for \"in_operand\[39\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[40\] FactoCore.v(177) " "Inferred latch for \"in_operand\[40\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[41\] FactoCore.v(177) " "Inferred latch for \"in_operand\[41\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[42\] FactoCore.v(177) " "Inferred latch for \"in_operand\[42\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[43\] FactoCore.v(177) " "Inferred latch for \"in_operand\[43\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[44\] FactoCore.v(177) " "Inferred latch for \"in_operand\[44\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[45\] FactoCore.v(177) " "Inferred latch for \"in_operand\[45\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507307 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[46\] FactoCore.v(177) " "Inferred latch for \"in_operand\[46\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[47\] FactoCore.v(177) " "Inferred latch for \"in_operand\[47\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[48\] FactoCore.v(177) " "Inferred latch for \"in_operand\[48\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[49\] FactoCore.v(177) " "Inferred latch for \"in_operand\[49\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[50\] FactoCore.v(177) " "Inferred latch for \"in_operand\[50\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[51\] FactoCore.v(177) " "Inferred latch for \"in_operand\[51\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[52\] FactoCore.v(177) " "Inferred latch for \"in_operand\[52\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[53\] FactoCore.v(177) " "Inferred latch for \"in_operand\[53\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[54\] FactoCore.v(177) " "Inferred latch for \"in_operand\[54\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[55\] FactoCore.v(177) " "Inferred latch for \"in_operand\[55\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[56\] FactoCore.v(177) " "Inferred latch for \"in_operand\[56\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[57\] FactoCore.v(177) " "Inferred latch for \"in_operand\[57\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[58\] FactoCore.v(177) " "Inferred latch for \"in_operand\[58\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[59\] FactoCore.v(177) " "Inferred latch for \"in_operand\[59\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[60\] FactoCore.v(177) " "Inferred latch for \"in_operand\[60\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[61\] FactoCore.v(177) " "Inferred latch for \"in_operand\[61\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[62\] FactoCore.v(177) " "Inferred latch for \"in_operand\[62\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_operand\[63\] FactoCore.v(177) " "Inferred latch for \"in_operand\[63\]\" at FactoCore.v(177)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[0\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[0\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[1\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[1\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[2\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[2\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[3\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[3\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[4\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[4\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[5\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[5\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[6\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[6\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[7\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[7\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[8\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[8\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[9\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[9\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[10\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[10\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[11\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[11\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[12\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[12\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[13\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[13\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[14\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[14\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[15\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[15\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[16\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[16\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[17\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[17\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[18\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[18\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[19\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[19\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[20\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[20\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[21\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[21\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[22\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[22\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[23\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[23\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[24\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[24\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[25\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[25\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[26\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[26\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[27\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[27\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[28\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[28\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[29\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[29\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[30\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[30\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[31\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[31\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[32\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[32\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[33\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[33\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[34\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[34\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[35\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[35\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[36\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[36\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[37\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[37\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[38\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[38\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[39\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[39\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[40\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[40\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[41\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[41\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[42\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[42\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[43\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[43\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[44\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[44\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[45\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[45\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[46\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[46\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[47\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[47\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[48\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[48\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[49\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[49\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[50\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[50\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[51\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[51\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[52\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[52\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[53\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[53\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[54\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[54\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[55\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[55\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[56\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[56\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[57\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[57\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[58\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[58\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[59\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[59\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[60\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[60\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[61\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[61\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[62\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[62\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_in_operand\[63\] FactoCore.v(171) " "Inferred latch for \"next_in_operand\[63\]\" at FactoCore.v(171)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[0\] FactoCore.v(141) " "Inferred latch for \"result_l\[0\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[1\] FactoCore.v(141) " "Inferred latch for \"result_l\[1\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[2\] FactoCore.v(141) " "Inferred latch for \"result_l\[2\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[3\] FactoCore.v(141) " "Inferred latch for \"result_l\[3\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[4\] FactoCore.v(141) " "Inferred latch for \"result_l\[4\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[5\] FactoCore.v(141) " "Inferred latch for \"result_l\[5\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[6\] FactoCore.v(141) " "Inferred latch for \"result_l\[6\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[7\] FactoCore.v(141) " "Inferred latch for \"result_l\[7\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[8\] FactoCore.v(141) " "Inferred latch for \"result_l\[8\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[9\] FactoCore.v(141) " "Inferred latch for \"result_l\[9\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[10\] FactoCore.v(141) " "Inferred latch for \"result_l\[10\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[11\] FactoCore.v(141) " "Inferred latch for \"result_l\[11\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[12\] FactoCore.v(141) " "Inferred latch for \"result_l\[12\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[13\] FactoCore.v(141) " "Inferred latch for \"result_l\[13\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[14\] FactoCore.v(141) " "Inferred latch for \"result_l\[14\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[15\] FactoCore.v(141) " "Inferred latch for \"result_l\[15\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[16\] FactoCore.v(141) " "Inferred latch for \"result_l\[16\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[17\] FactoCore.v(141) " "Inferred latch for \"result_l\[17\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[18\] FactoCore.v(141) " "Inferred latch for \"result_l\[18\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[19\] FactoCore.v(141) " "Inferred latch for \"result_l\[19\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[20\] FactoCore.v(141) " "Inferred latch for \"result_l\[20\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[21\] FactoCore.v(141) " "Inferred latch for \"result_l\[21\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[22\] FactoCore.v(141) " "Inferred latch for \"result_l\[22\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[23\] FactoCore.v(141) " "Inferred latch for \"result_l\[23\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[24\] FactoCore.v(141) " "Inferred latch for \"result_l\[24\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[25\] FactoCore.v(141) " "Inferred latch for \"result_l\[25\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[26\] FactoCore.v(141) " "Inferred latch for \"result_l\[26\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[27\] FactoCore.v(141) " "Inferred latch for \"result_l\[27\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[28\] FactoCore.v(141) " "Inferred latch for \"result_l\[28\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[29\] FactoCore.v(141) " "Inferred latch for \"result_l\[29\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[30\] FactoCore.v(141) " "Inferred latch for \"result_l\[30\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[31\] FactoCore.v(141) " "Inferred latch for \"result_l\[31\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[32\] FactoCore.v(141) " "Inferred latch for \"result_l\[32\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[33\] FactoCore.v(141) " "Inferred latch for \"result_l\[33\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[34\] FactoCore.v(141) " "Inferred latch for \"result_l\[34\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[35\] FactoCore.v(141) " "Inferred latch for \"result_l\[35\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[36\] FactoCore.v(141) " "Inferred latch for \"result_l\[36\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[37\] FactoCore.v(141) " "Inferred latch for \"result_l\[37\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[38\] FactoCore.v(141) " "Inferred latch for \"result_l\[38\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[39\] FactoCore.v(141) " "Inferred latch for \"result_l\[39\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[40\] FactoCore.v(141) " "Inferred latch for \"result_l\[40\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[41\] FactoCore.v(141) " "Inferred latch for \"result_l\[41\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[42\] FactoCore.v(141) " "Inferred latch for \"result_l\[42\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[43\] FactoCore.v(141) " "Inferred latch for \"result_l\[43\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[44\] FactoCore.v(141) " "Inferred latch for \"result_l\[44\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[45\] FactoCore.v(141) " "Inferred latch for \"result_l\[45\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[46\] FactoCore.v(141) " "Inferred latch for \"result_l\[46\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[47\] FactoCore.v(141) " "Inferred latch for \"result_l\[47\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[48\] FactoCore.v(141) " "Inferred latch for \"result_l\[48\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[49\] FactoCore.v(141) " "Inferred latch for \"result_l\[49\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[50\] FactoCore.v(141) " "Inferred latch for \"result_l\[50\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[51\] FactoCore.v(141) " "Inferred latch for \"result_l\[51\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[52\] FactoCore.v(141) " "Inferred latch for \"result_l\[52\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[53\] FactoCore.v(141) " "Inferred latch for \"result_l\[53\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[54\] FactoCore.v(141) " "Inferred latch for \"result_l\[54\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[55\] FactoCore.v(141) " "Inferred latch for \"result_l\[55\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[56\] FactoCore.v(141) " "Inferred latch for \"result_l\[56\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[57\] FactoCore.v(141) " "Inferred latch for \"result_l\[57\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[58\] FactoCore.v(141) " "Inferred latch for \"result_l\[58\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[59\] FactoCore.v(141) " "Inferred latch for \"result_l\[59\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[60\] FactoCore.v(141) " "Inferred latch for \"result_l\[60\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[61\] FactoCore.v(141) " "Inferred latch for \"result_l\[61\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[62\] FactoCore.v(141) " "Inferred latch for \"result_l\[62\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_l\[63\] FactoCore.v(141) " "Inferred latch for \"result_l\[63\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[0\] FactoCore.v(141) " "Inferred latch for \"result_h\[0\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[1\] FactoCore.v(141) " "Inferred latch for \"result_h\[1\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[2\] FactoCore.v(141) " "Inferred latch for \"result_h\[2\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[3\] FactoCore.v(141) " "Inferred latch for \"result_h\[3\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[4\] FactoCore.v(141) " "Inferred latch for \"result_h\[4\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[5\] FactoCore.v(141) " "Inferred latch for \"result_h\[5\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[6\] FactoCore.v(141) " "Inferred latch for \"result_h\[6\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[7\] FactoCore.v(141) " "Inferred latch for \"result_h\[7\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[8\] FactoCore.v(141) " "Inferred latch for \"result_h\[8\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[9\] FactoCore.v(141) " "Inferred latch for \"result_h\[9\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[10\] FactoCore.v(141) " "Inferred latch for \"result_h\[10\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[11\] FactoCore.v(141) " "Inferred latch for \"result_h\[11\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[12\] FactoCore.v(141) " "Inferred latch for \"result_h\[12\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[13\] FactoCore.v(141) " "Inferred latch for \"result_h\[13\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[14\] FactoCore.v(141) " "Inferred latch for \"result_h\[14\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[15\] FactoCore.v(141) " "Inferred latch for \"result_h\[15\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[16\] FactoCore.v(141) " "Inferred latch for \"result_h\[16\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[17\] FactoCore.v(141) " "Inferred latch for \"result_h\[17\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[18\] FactoCore.v(141) " "Inferred latch for \"result_h\[18\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[19\] FactoCore.v(141) " "Inferred latch for \"result_h\[19\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[20\] FactoCore.v(141) " "Inferred latch for \"result_h\[20\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[21\] FactoCore.v(141) " "Inferred latch for \"result_h\[21\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[22\] FactoCore.v(141) " "Inferred latch for \"result_h\[22\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[23\] FactoCore.v(141) " "Inferred latch for \"result_h\[23\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[24\] FactoCore.v(141) " "Inferred latch for \"result_h\[24\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[25\] FactoCore.v(141) " "Inferred latch for \"result_h\[25\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[26\] FactoCore.v(141) " "Inferred latch for \"result_h\[26\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[27\] FactoCore.v(141) " "Inferred latch for \"result_h\[27\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[28\] FactoCore.v(141) " "Inferred latch for \"result_h\[28\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[29\] FactoCore.v(141) " "Inferred latch for \"result_h\[29\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[30\] FactoCore.v(141) " "Inferred latch for \"result_h\[30\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[31\] FactoCore.v(141) " "Inferred latch for \"result_h\[31\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[32\] FactoCore.v(141) " "Inferred latch for \"result_h\[32\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[33\] FactoCore.v(141) " "Inferred latch for \"result_h\[33\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[34\] FactoCore.v(141) " "Inferred latch for \"result_h\[34\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[35\] FactoCore.v(141) " "Inferred latch for \"result_h\[35\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[36\] FactoCore.v(141) " "Inferred latch for \"result_h\[36\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[37\] FactoCore.v(141) " "Inferred latch for \"result_h\[37\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[38\] FactoCore.v(141) " "Inferred latch for \"result_h\[38\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[39\] FactoCore.v(141) " "Inferred latch for \"result_h\[39\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[40\] FactoCore.v(141) " "Inferred latch for \"result_h\[40\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[41\] FactoCore.v(141) " "Inferred latch for \"result_h\[41\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[42\] FactoCore.v(141) " "Inferred latch for \"result_h\[42\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[43\] FactoCore.v(141) " "Inferred latch for \"result_h\[43\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[44\] FactoCore.v(141) " "Inferred latch for \"result_h\[44\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[45\] FactoCore.v(141) " "Inferred latch for \"result_h\[45\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[46\] FactoCore.v(141) " "Inferred latch for \"result_h\[46\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[47\] FactoCore.v(141) " "Inferred latch for \"result_h\[47\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[48\] FactoCore.v(141) " "Inferred latch for \"result_h\[48\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[49\] FactoCore.v(141) " "Inferred latch for \"result_h\[49\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[50\] FactoCore.v(141) " "Inferred latch for \"result_h\[50\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[51\] FactoCore.v(141) " "Inferred latch for \"result_h\[51\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[52\] FactoCore.v(141) " "Inferred latch for \"result_h\[52\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[53\] FactoCore.v(141) " "Inferred latch for \"result_h\[53\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[54\] FactoCore.v(141) " "Inferred latch for \"result_h\[54\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[55\] FactoCore.v(141) " "Inferred latch for \"result_h\[55\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[56\] FactoCore.v(141) " "Inferred latch for \"result_h\[56\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[57\] FactoCore.v(141) " "Inferred latch for \"result_h\[57\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[58\] FactoCore.v(141) " "Inferred latch for \"result_h\[58\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[59\] FactoCore.v(141) " "Inferred latch for \"result_h\[59\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[60\] FactoCore.v(141) " "Inferred latch for \"result_h\[60\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[61\] FactoCore.v(141) " "Inferred latch for \"result_h\[61\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[62\] FactoCore.v(141) " "Inferred latch for \"result_h\[62\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_h\[63\] FactoCore.v(141) " "Inferred latch for \"result_h\[63\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[0\] FactoCore.v(141) " "Inferred latch for \"opdone\[0\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[1\] FactoCore.v(141) " "Inferred latch for \"opdone\[1\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[2\] FactoCore.v(141) " "Inferred latch for \"opdone\[2\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[3\] FactoCore.v(141) " "Inferred latch for \"opdone\[3\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[4\] FactoCore.v(141) " "Inferred latch for \"opdone\[4\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[5\] FactoCore.v(141) " "Inferred latch for \"opdone\[5\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[6\] FactoCore.v(141) " "Inferred latch for \"opdone\[6\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[7\] FactoCore.v(141) " "Inferred latch for \"opdone\[7\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[8\] FactoCore.v(141) " "Inferred latch for \"opdone\[8\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[9\] FactoCore.v(141) " "Inferred latch for \"opdone\[9\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[10\] FactoCore.v(141) " "Inferred latch for \"opdone\[10\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[11\] FactoCore.v(141) " "Inferred latch for \"opdone\[11\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[12\] FactoCore.v(141) " "Inferred latch for \"opdone\[12\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[13\] FactoCore.v(141) " "Inferred latch for \"opdone\[13\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[14\] FactoCore.v(141) " "Inferred latch for \"opdone\[14\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[15\] FactoCore.v(141) " "Inferred latch for \"opdone\[15\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[16\] FactoCore.v(141) " "Inferred latch for \"opdone\[16\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[17\] FactoCore.v(141) " "Inferred latch for \"opdone\[17\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[18\] FactoCore.v(141) " "Inferred latch for \"opdone\[18\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[19\] FactoCore.v(141) " "Inferred latch for \"opdone\[19\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[20\] FactoCore.v(141) " "Inferred latch for \"opdone\[20\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[21\] FactoCore.v(141) " "Inferred latch for \"opdone\[21\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[22\] FactoCore.v(141) " "Inferred latch for \"opdone\[22\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[23\] FactoCore.v(141) " "Inferred latch for \"opdone\[23\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[24\] FactoCore.v(141) " "Inferred latch for \"opdone\[24\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[25\] FactoCore.v(141) " "Inferred latch for \"opdone\[25\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[26\] FactoCore.v(141) " "Inferred latch for \"opdone\[26\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[27\] FactoCore.v(141) " "Inferred latch for \"opdone\[27\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[28\] FactoCore.v(141) " "Inferred latch for \"opdone\[28\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[29\] FactoCore.v(141) " "Inferred latch for \"opdone\[29\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[30\] FactoCore.v(141) " "Inferred latch for \"opdone\[30\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[31\] FactoCore.v(141) " "Inferred latch for \"opdone\[31\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[32\] FactoCore.v(141) " "Inferred latch for \"opdone\[32\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[33\] FactoCore.v(141) " "Inferred latch for \"opdone\[33\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[34\] FactoCore.v(141) " "Inferred latch for \"opdone\[34\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[35\] FactoCore.v(141) " "Inferred latch for \"opdone\[35\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[36\] FactoCore.v(141) " "Inferred latch for \"opdone\[36\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[37\] FactoCore.v(141) " "Inferred latch for \"opdone\[37\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[38\] FactoCore.v(141) " "Inferred latch for \"opdone\[38\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[39\] FactoCore.v(141) " "Inferred latch for \"opdone\[39\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[40\] FactoCore.v(141) " "Inferred latch for \"opdone\[40\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[41\] FactoCore.v(141) " "Inferred latch for \"opdone\[41\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[42\] FactoCore.v(141) " "Inferred latch for \"opdone\[42\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[43\] FactoCore.v(141) " "Inferred latch for \"opdone\[43\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[44\] FactoCore.v(141) " "Inferred latch for \"opdone\[44\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[45\] FactoCore.v(141) " "Inferred latch for \"opdone\[45\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[46\] FactoCore.v(141) " "Inferred latch for \"opdone\[46\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[47\] FactoCore.v(141) " "Inferred latch for \"opdone\[47\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[48\] FactoCore.v(141) " "Inferred latch for \"opdone\[48\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[49\] FactoCore.v(141) " "Inferred latch for \"opdone\[49\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[50\] FactoCore.v(141) " "Inferred latch for \"opdone\[50\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[51\] FactoCore.v(141) " "Inferred latch for \"opdone\[51\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[52\] FactoCore.v(141) " "Inferred latch for \"opdone\[52\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[53\] FactoCore.v(141) " "Inferred latch for \"opdone\[53\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[54\] FactoCore.v(141) " "Inferred latch for \"opdone\[54\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[55\] FactoCore.v(141) " "Inferred latch for \"opdone\[55\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[56\] FactoCore.v(141) " "Inferred latch for \"opdone\[56\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[57\] FactoCore.v(141) " "Inferred latch for \"opdone\[57\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[58\] FactoCore.v(141) " "Inferred latch for \"opdone\[58\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[59\] FactoCore.v(141) " "Inferred latch for \"opdone\[59\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[60\] FactoCore.v(141) " "Inferred latch for \"opdone\[60\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[61\] FactoCore.v(141) " "Inferred latch for \"opdone\[61\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[62\] FactoCore.v(141) " "Inferred latch for \"opdone\[62\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opdone\[63\] FactoCore.v(141) " "Inferred latch for \"opdone\[63\]\" at FactoCore.v(141)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_opclear\[0\] FactoCore.v(65) " "Inferred latch for \"next_opclear\[0\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_intrEn\[0\] FactoCore.v(65) " "Inferred latch for \"next_intrEn\[0\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[0\] FactoCore.v(65) " "Inferred latch for \"next_operand\[0\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[1\] FactoCore.v(65) " "Inferred latch for \"next_operand\[1\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[2\] FactoCore.v(65) " "Inferred latch for \"next_operand\[2\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[3\] FactoCore.v(65) " "Inferred latch for \"next_operand\[3\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[4\] FactoCore.v(65) " "Inferred latch for \"next_operand\[4\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[5\] FactoCore.v(65) " "Inferred latch for \"next_operand\[5\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[6\] FactoCore.v(65) " "Inferred latch for \"next_operand\[6\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[7\] FactoCore.v(65) " "Inferred latch for \"next_operand\[7\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[8\] FactoCore.v(65) " "Inferred latch for \"next_operand\[8\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[9\] FactoCore.v(65) " "Inferred latch for \"next_operand\[9\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[10\] FactoCore.v(65) " "Inferred latch for \"next_operand\[10\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[11\] FactoCore.v(65) " "Inferred latch for \"next_operand\[11\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[12\] FactoCore.v(65) " "Inferred latch for \"next_operand\[12\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[13\] FactoCore.v(65) " "Inferred latch for \"next_operand\[13\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[14\] FactoCore.v(65) " "Inferred latch for \"next_operand\[14\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[15\] FactoCore.v(65) " "Inferred latch for \"next_operand\[15\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[16\] FactoCore.v(65) " "Inferred latch for \"next_operand\[16\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[17\] FactoCore.v(65) " "Inferred latch for \"next_operand\[17\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[18\] FactoCore.v(65) " "Inferred latch for \"next_operand\[18\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[19\] FactoCore.v(65) " "Inferred latch for \"next_operand\[19\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[20\] FactoCore.v(65) " "Inferred latch for \"next_operand\[20\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[21\] FactoCore.v(65) " "Inferred latch for \"next_operand\[21\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[22\] FactoCore.v(65) " "Inferred latch for \"next_operand\[22\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[23\] FactoCore.v(65) " "Inferred latch for \"next_operand\[23\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[24\] FactoCore.v(65) " "Inferred latch for \"next_operand\[24\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507322 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[25\] FactoCore.v(65) " "Inferred latch for \"next_operand\[25\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[26\] FactoCore.v(65) " "Inferred latch for \"next_operand\[26\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[27\] FactoCore.v(65) " "Inferred latch for \"next_operand\[27\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[28\] FactoCore.v(65) " "Inferred latch for \"next_operand\[28\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[29\] FactoCore.v(65) " "Inferred latch for \"next_operand\[29\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[30\] FactoCore.v(65) " "Inferred latch for \"next_operand\[30\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[31\] FactoCore.v(65) " "Inferred latch for \"next_operand\[31\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[32\] FactoCore.v(65) " "Inferred latch for \"next_operand\[32\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[33\] FactoCore.v(65) " "Inferred latch for \"next_operand\[33\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[34\] FactoCore.v(65) " "Inferred latch for \"next_operand\[34\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[35\] FactoCore.v(65) " "Inferred latch for \"next_operand\[35\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[36\] FactoCore.v(65) " "Inferred latch for \"next_operand\[36\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[37\] FactoCore.v(65) " "Inferred latch for \"next_operand\[37\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[38\] FactoCore.v(65) " "Inferred latch for \"next_operand\[38\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[39\] FactoCore.v(65) " "Inferred latch for \"next_operand\[39\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[40\] FactoCore.v(65) " "Inferred latch for \"next_operand\[40\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[41\] FactoCore.v(65) " "Inferred latch for \"next_operand\[41\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[42\] FactoCore.v(65) " "Inferred latch for \"next_operand\[42\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[43\] FactoCore.v(65) " "Inferred latch for \"next_operand\[43\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[44\] FactoCore.v(65) " "Inferred latch for \"next_operand\[44\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[45\] FactoCore.v(65) " "Inferred latch for \"next_operand\[45\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[46\] FactoCore.v(65) " "Inferred latch for \"next_operand\[46\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[47\] FactoCore.v(65) " "Inferred latch for \"next_operand\[47\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[48\] FactoCore.v(65) " "Inferred latch for \"next_operand\[48\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[49\] FactoCore.v(65) " "Inferred latch for \"next_operand\[49\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[50\] FactoCore.v(65) " "Inferred latch for \"next_operand\[50\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[51\] FactoCore.v(65) " "Inferred latch for \"next_operand\[51\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[52\] FactoCore.v(65) " "Inferred latch for \"next_operand\[52\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[53\] FactoCore.v(65) " "Inferred latch for \"next_operand\[53\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[54\] FactoCore.v(65) " "Inferred latch for \"next_operand\[54\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[55\] FactoCore.v(65) " "Inferred latch for \"next_operand\[55\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[56\] FactoCore.v(65) " "Inferred latch for \"next_operand\[56\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[57\] FactoCore.v(65) " "Inferred latch for \"next_operand\[57\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[58\] FactoCore.v(65) " "Inferred latch for \"next_operand\[58\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[59\] FactoCore.v(65) " "Inferred latch for \"next_operand\[59\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[60\] FactoCore.v(65) " "Inferred latch for \"next_operand\[60\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[61\] FactoCore.v(65) " "Inferred latch for \"next_operand\[61\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[62\] FactoCore.v(65) " "Inferred latch for \"next_operand\[62\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_operand\[63\] FactoCore.v(65) " "Inferred latch for \"next_operand\[63\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_opstart\[0\] FactoCore.v(65) " "Inferred latch for \"next_opstart\[0\]\" at FactoCore.v(65)" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507338 "|Top|FactoCore:U2_FactoCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 FactoCore:U2_FactoCore\|_and2:U0_interrupt " "Elaborating entity \"_and2\" for hierarchy \"FactoCore:U2_FactoCore\|_and2:U0_interrupt\"" {  } { { "FactoCore.v" "U0_interrupt" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier FactoCore:U2_FactoCore\|multiplier:U1_Mul " "Elaborating entity \"multiplier\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\"" {  } { { "FactoCore.v" "U1_Mul" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507401 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_result multiplier.v(63) " "Verilog HDL Always Construct warning at multiplier.v(63): variable \"next_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_result multiplier.v(64) " "Verilog HDL Always Construct warning at multiplier.v(64): variable \"next_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier multiplier.v(81) " "Verilog HDL Always Construct warning at multiplier.v(81): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplicand multiplier.v(82) " "Verilog HDL Always Construct warning at multiplier.v(82): variable \"multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cp_multiplicand multiplier.v(85) " "Verilog HDL Always Construct warning at multiplier.v(85): variable \"cp_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cp_multiplicand multiplier.v(86) " "Verilog HDL Always Construct warning at multiplier.v(86): variable \"cp_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LSB multiplier.v(76) " "Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable \"LSB\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp_multiplicand multiplier.v(76) " "Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable \"cp_multiplicand\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp_multiplier multiplier.v(76) " "Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable \"cp_multiplier\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[0\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[0\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[1\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[1\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[2\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[2\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[3\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[3\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[4\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[4\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[5\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[5\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[6\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[6\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[7\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[7\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[8\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[8\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[9\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[9\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[10\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[10\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[11\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[11\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[12\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[12\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[13\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[13\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[14\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[14\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[15\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[15\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[16\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[16\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[17\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[17\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[18\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[18\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[19\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[19\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[20\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[20\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[21\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[21\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[22\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[22\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[23\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[23\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[24\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[24\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[25\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[25\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[26\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[26\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[27\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[27\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[28\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[28\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[29\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[29\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[30\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[30\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[31\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[31\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[32\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[32\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[33\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[33\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[34\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[34\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[35\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[35\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[36\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[36\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[37\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[37\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[38\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[38\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[39\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[39\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[40\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[40\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[41\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[41\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[42\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[42\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[43\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[43\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[44\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[44\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[45\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[45\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[46\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[46\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[47\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[47\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[48\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[48\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[49\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[49\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[50\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[50\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[51\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[51\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[52\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[52\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[53\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[53\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[54\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[54\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[55\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[55\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[56\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[56\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[57\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[57\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[58\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[58\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[59\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[59\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[60\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[60\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[61\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[61\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[62\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[62\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[63\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[63\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[0\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[0\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[1\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[1\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[2\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[2\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[3\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[3\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[4\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[4\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[5\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[5\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[6\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[6\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[7\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[7\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[8\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[8\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[9\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[9\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[10\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[10\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[11\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[11\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[12\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[12\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[13\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[13\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[14\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[14\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[15\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[15\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[16\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[16\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[17\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[17\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[18\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[18\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[19\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[19\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[20\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[20\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[21\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[21\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[22\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[22\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[23\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[23\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[24\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[24\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[25\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[25\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[26\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[26\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[27\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[27\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[28\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[28\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[29\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[29\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[30\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[30\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[31\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[31\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[32\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[32\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[33\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[33\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[34\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[34\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[35\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[35\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[36\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[36\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[37\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[37\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[38\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[38\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[39\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[39\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[40\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[40\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[41\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[41\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[42\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[42\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[43\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[43\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[44\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[44\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[45\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[45\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[46\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[46\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[47\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[47\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[48\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[48\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[49\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[49\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[50\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[50\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[51\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[51\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[52\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[52\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[53\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[53\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[54\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[54\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[55\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[55\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[56\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[56\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[57\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[57\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[58\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[58\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[59\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[59\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[60\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[60\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[61\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[61\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[62\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[62\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[63\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[63\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSB multiplier.v(76) " "Inferred latch for \"LSB\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 "|Top|FactoCore:comb_5|multiplier:U1_Mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_radix4 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0 " "Elaborating entity \"cal_radix4\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\"" {  } { { "multiplier.v" "U0" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla128 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add " "Elaborating entity \"cla128\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\"" {  } { { "cal_radix4.v" "cla128_add" { Text "C:/Users/kk200/verilog/CED_Project/cal_radix4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\"" {  } { { "cla128.v" "U0_cla32" { Text "C:/Users/kk200/verilog/CED_Project/cla128.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\"" {  } { { "cla32.v" "U0_cla4" { Text "C:/Users/kk200/verilog/CED_Project/cla32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa " "Elaborating entity \"fa_v2\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\"" {  } { { "cla4.v" "U0_fa" { Text "C:/Users/kk200/verilog/CED_Project/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/kk200/verilog/CED_Project/fa_v2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/kk200/verilog/CED_Project/gates.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/kk200/verilog/CED_Project/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3 " "Elaborating entity \"_and3\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3\"" {  } { { "clb4.v" "U0_and3" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3 " "Elaborating entity \"_or3\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3\"" {  } { { "clb4.v" "U0_or3" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4 " "Elaborating entity \"_and4\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4\"" {  } { { "clb4.v" "U0_and4" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4 " "Elaborating entity \"_or4\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4\"" {  } { { "clb4.v" "U0_or4" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5 " "Elaborating entity \"_and5\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5\"" {  } { { "clb4.v" "U0_and5" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5 " "Elaborating entity \"_or5\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5\"" {  } { { "clb4.v" "U0_or5" { Text "C:/Users/kk200/verilog/CED_Project/clb4.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869507731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cla8:cla8_count " "Elaborating entity \"cla8\" for hierarchy \"FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cla8:cla8_count\"" {  } { { "multiplier.v" "cla8_count" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869514878 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:U1_ram\|mem " "RAM logic \"ram:U1_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.v" "mem" { Text "C:/Users/kk200/verilog/CED_Project/ram.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701869518235 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701869518235 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[63\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[63\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[61\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[61\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[59\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[59\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[57\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[57\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[55\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[55\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[53\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[53\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[51\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[51\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[49\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[49\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[47\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[47\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[45\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[45\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[43\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[43\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[41\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[41\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[39\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[39\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[37\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[37\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[35\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[35\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[33\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[33\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[31\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[31\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[29\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[29\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[27\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[27\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[25\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[25\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[23\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[23\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[21\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[21\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[19\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[19\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[17\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[17\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[15\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[15\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[13\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[13\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[11\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[11\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[9\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[9\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[7\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[7\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[5\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[5\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[3\] FactoCore:U2_FactoCore\|result_l\[1\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[3\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[62\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[62\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[60\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[60\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[58\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[58\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[56\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[56\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[54\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[54\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[52\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[52\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[50\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[50\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[48\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[48\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[46\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[46\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[44\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[44\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[42\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[42\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[40\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[40\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[38\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[38\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[36\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[36\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[34\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[34\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[32\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[32\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[30\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[30\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[28\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[28\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[26\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[26\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[24\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[24\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[22\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[22\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[20\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[20\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[18\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[18\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[16\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[16\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[14\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[14\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[12\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[12\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[10\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[10\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[8\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[8\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[6\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[6\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FactoCore:U2_FactoCore\|result_l\[4\] FactoCore:U2_FactoCore\|result_l\[2\] " "Duplicate LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[4\]\" merged with LATCH primitive \"FactoCore:U2_FactoCore\|result_l\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701869523231 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701869523231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[0\] " "Latch FactoCore:U2_FactoCore\|result_h\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_l\[0\] " "Latch FactoCore:U2_FactoCore\|result_l\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[1\] " "Latch FactoCore:U2_FactoCore\|result_h\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_l\[1\] " "Latch FactoCore:U2_FactoCore\|result_l\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[2\] " "Latch FactoCore:U2_FactoCore\|result_h\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_l\[2\] " "Latch FactoCore:U2_FactoCore\|result_l\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[3\] " "Latch FactoCore:U2_FactoCore\|result_h\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[4\] " "Latch FactoCore:U2_FactoCore\|result_h\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[5\] " "Latch FactoCore:U2_FactoCore\|result_h\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[6\] " "Latch FactoCore:U2_FactoCore\|result_h\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[7\] " "Latch FactoCore:U2_FactoCore\|result_h\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[8\] " "Latch FactoCore:U2_FactoCore\|result_h\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[9\] " "Latch FactoCore:U2_FactoCore\|result_h\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[10\] " "Latch FactoCore:U2_FactoCore\|result_h\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[11\] " "Latch FactoCore:U2_FactoCore\|result_h\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[12\] " "Latch FactoCore:U2_FactoCore\|result_h\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[13\] " "Latch FactoCore:U2_FactoCore\|result_h\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[14\] " "Latch FactoCore:U2_FactoCore\|result_h\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[15\] " "Latch FactoCore:U2_FactoCore\|result_h\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[16\] " "Latch FactoCore:U2_FactoCore\|result_h\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[17\] " "Latch FactoCore:U2_FactoCore\|result_h\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[18\] " "Latch FactoCore:U2_FactoCore\|result_h\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[19\] " "Latch FactoCore:U2_FactoCore\|result_h\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[20\] " "Latch FactoCore:U2_FactoCore\|result_h\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[21\] " "Latch FactoCore:U2_FactoCore\|result_h\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[22\] " "Latch FactoCore:U2_FactoCore\|result_h\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[23\] " "Latch FactoCore:U2_FactoCore\|result_h\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[24\] " "Latch FactoCore:U2_FactoCore\|result_h\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[25\] " "Latch FactoCore:U2_FactoCore\|result_h\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[26\] " "Latch FactoCore:U2_FactoCore\|result_h\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[27\] " "Latch FactoCore:U2_FactoCore\|result_h\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[28\] " "Latch FactoCore:U2_FactoCore\|result_h\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[29\] " "Latch FactoCore:U2_FactoCore\|result_h\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[30\] " "Latch FactoCore:U2_FactoCore\|result_h\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[31\] " "Latch FactoCore:U2_FactoCore\|result_h\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[32\] " "Latch FactoCore:U2_FactoCore\|result_h\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[33\] " "Latch FactoCore:U2_FactoCore\|result_h\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[34\] " "Latch FactoCore:U2_FactoCore\|result_h\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[35\] " "Latch FactoCore:U2_FactoCore\|result_h\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[36\] " "Latch FactoCore:U2_FactoCore\|result_h\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[37\] " "Latch FactoCore:U2_FactoCore\|result_h\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[38\] " "Latch FactoCore:U2_FactoCore\|result_h\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[39\] " "Latch FactoCore:U2_FactoCore\|result_h\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[40\] " "Latch FactoCore:U2_FactoCore\|result_h\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[41\] " "Latch FactoCore:U2_FactoCore\|result_h\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[42\] " "Latch FactoCore:U2_FactoCore\|result_h\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[43\] " "Latch FactoCore:U2_FactoCore\|result_h\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[44\] " "Latch FactoCore:U2_FactoCore\|result_h\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[45\] " "Latch FactoCore:U2_FactoCore\|result_h\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[46\] " "Latch FactoCore:U2_FactoCore\|result_h\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[47\] " "Latch FactoCore:U2_FactoCore\|result_h\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[48\] " "Latch FactoCore:U2_FactoCore\|result_h\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[49\] " "Latch FactoCore:U2_FactoCore\|result_h\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[50\] " "Latch FactoCore:U2_FactoCore\|result_h\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[51\] " "Latch FactoCore:U2_FactoCore\|result_h\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[52\] " "Latch FactoCore:U2_FactoCore\|result_h\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[53\] " "Latch FactoCore:U2_FactoCore\|result_h\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[54\] " "Latch FactoCore:U2_FactoCore\|result_h\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[55\] " "Latch FactoCore:U2_FactoCore\|result_h\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[56\] " "Latch FactoCore:U2_FactoCore\|result_h\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[57\] " "Latch FactoCore:U2_FactoCore\|result_h\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[58\] " "Latch FactoCore:U2_FactoCore\|result_h\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[59\] " "Latch FactoCore:U2_FactoCore\|result_h\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[60\] " "Latch FactoCore:U2_FactoCore\|result_h\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[61\] " "Latch FactoCore:U2_FactoCore\|result_h\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[62\] " "Latch FactoCore:U2_FactoCore\|result_h\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|result_h\[63\] " "Latch FactoCore:U2_FactoCore\|result_h\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.FCTRL " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.FCTRL" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[0\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|LSB " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|LSB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[0\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[1\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[2\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[3\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[63\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[62\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[61\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[60\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[59\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[58\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[57\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[56\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[55\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[54\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[53\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[52\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[51\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[50\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[49\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[48\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[47\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523238 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[46\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[45\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[44\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[43\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[42\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[41\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[40\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[39\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[38\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[37\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[36\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[35\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[34\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[33\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[32\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[31\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[30\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[29\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[28\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[27\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[26\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[25\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[24\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[23\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[22\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[21\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[20\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[19\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[18\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[17\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[16\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[15\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[14\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[13\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[12\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[11\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[10\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[9\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[8\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[7\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[6\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[5\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[4\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[3\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[2\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[1\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|next_in_operand\[0\] " "Latch FactoCore:U2_FactoCore\|next_in_operand\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|state.INPUT " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|state.INPUT" {  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "FactoCore.v" "" { Text "C:/Users/kk200/verilog/CED_Project/FactoCore.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[4\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[5\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[6\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[7\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[8\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[9\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[10\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[11\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[12\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[13\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[14\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[15\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[16\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[17\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[18\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[19\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[20\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[21\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[22\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[23\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[24\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[25\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[26\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[27\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[28\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[29\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[30\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[31\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[32\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[33\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[34\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[35\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[36\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[37\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[38\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[39\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[40\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[41\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[42\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[43\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[44\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[45\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[46\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[47\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[48\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[49\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[50\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[51\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[52\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[53\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[54\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[55\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[56\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[57\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[58\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[59\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[60\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[61\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[62\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[63\] " "Latch FactoCore:U2_FactoCore\|multiplier:U1_Mul\|cp_multiplicand\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FactoCore:U2_FactoCore\|multiplier:U1_Mul\|state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701869523253 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/CED_Project/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701869523253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701869528996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701869532147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk200/verilog/CED_Project/output_files/CED_Project.map.smsg " "Generated suppressed messages file C:/Users/kk200/verilog/CED_Project/output_files/CED_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869532773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701869534838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869534838 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[2\] " "No output dependent on input pin \"m_addr\[2\]\"" {  } { { "Top.v" "" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701869536169 "|Top|m_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[1\] " "No output dependent on input pin \"m_addr\[1\]\"" {  } { { "Top.v" "" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701869536169 "|Top|m_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[0\] " "No output dependent on input pin \"m_addr\[0\]\"" {  } { { "Top.v" "" { Text "C:/Users/kk200/verilog/CED_Project/Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701869536169 "|Top|m_addr[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701869536169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23884 " "Implemented 23884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "84 " "Implemented 84 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701869536212 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701869536212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23734 " "Implemented 23734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701869536212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701869536212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 428 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 428 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701869536293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:32:16 2023 " "Processing ended: Wed Dec 06 22:32:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701869536293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701869536293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701869536293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869536293 ""}
