<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MachineRegisterInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MachineRegisterInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MachineRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/CodeGen/MachineRegisterInfo.h ----------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the MachineRegisterInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_MACHINEREGISTERINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_MACHINEREGISTERINFO_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IndexedMap_8h.html">llvm/ADT/IndexedMap.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBundle_8h.html">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>PSetIterator;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/// MachineRegisterInfo - Keep track of information for virtual and physical</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/// registers, including vreg register classes, use/def chains for registers,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// etc.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html">   30</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">   32</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">MRI_NoteNewVirtualRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) = 0;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a32b408e5af4640ae72ec5c972ab6d7e9">   37</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a32b408e5af4640ae72ec5c972ab6d7e9">~Delegate</a>() {}</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  };</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *TheDelegate;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// IsSSA - True when the machine function is in SSA form and virtual</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// registers have a single def.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> IsSSA;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// TracksLiveness - True while register liveness is being tracked accurately.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// Basic block live-in lists, kill flags, and implicit defs may not be</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// accurate when after this flag is cleared.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> TracksLiveness;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  /// VRegInfo - Information we keep for each virtual register.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// Each element in this list contains the register class of the vreg and the</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// start of the use/def list for the register.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;std::pair&lt;const TargetRegisterClass*, MachineOperand*&gt;</a>,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;             <a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a>&gt; VRegInfo;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// RegAllocHints - This vector records register allocation hints for virtual</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// registers. For each virtual register, it keeps a register and hint type</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// pair making up the allocation hint. Hint type is target specific except</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// for the value 0 which means the second value of the pair is the preferred</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// register for allocation. For example, if the hint is &lt;0, 1024&gt;, it means</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// the allocator should prefer the physical register allocated to the virtual</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// register of the hint.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;std::pair&lt;unsigned, unsigned&gt;</a>, <a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a>&gt; RegAllocHints;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// PhysRegUseDefLists - This is an array of the head of the use/def list for</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// physical registers.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> **PhysRegUseDefLists;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// getRegUseDefListHead - Return the head pointer for the register use/def</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// list for the specified virtual or physical register.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;getRegUseDefListHead(<span class="keywordtype">unsigned</span> RegNo) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(RegNo))</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">return</span> VRegInfo[RegNo].second;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> PhysRegUseDefLists[RegNo];</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *getRegUseDefListHead(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(RegNo))</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">return</span> VRegInfo[RegNo].second;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">return</span> PhysRegUseDefLists[RegNo];</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// Get the next element in the use-def chain.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *getNextOperandForReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    assert(MO &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;This is not a register operand!&quot;</span>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">return</span> MO-&gt;Contents.<a class="code" href="classllvm_1_1MachineOperand.html#a57272aac11db09b0ffe780ee46b2524a">Reg</a>.Next;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// UsedRegUnits - This is a bit vector that is computed and set by the</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// register allocator, and must be kept up to date by passes that run after</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// register allocation (though most don&#39;t modify this).  This is used</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// so that the code generator knows which callee save registers to save and</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// for other target specific uses.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// This vector has bits set for register units that are modified in the</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// current function. It doesn&#39;t include registers clobbered by function</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// calls with register mask operands.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> UsedRegUnits;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// UsedPhysRegMask - Additional used physregs including aliases.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// This bit vector represents all the registers clobbered by function calls.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// It can model things that UsedRegUnits can&#39;t, such as function calls that</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// clobber ymm7 but preserve the low half in xmm7.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> UsedPhysRegMask;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// ReservedRegs - This is a bit vector of reserved registers.  The target</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// may change its mind about which registers should be reserved.  This</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// vector is the frozen set of reserved registers when register allocation</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// started.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> ReservedRegs;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// Keep track of the physical registers that are live in to the function.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// Live in values are typically arguments in registers.  LiveIn values are</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// allowed to have virtual registers associated with them, stored in the</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  /// second element.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span>  std::vector&lt;std::pair&lt;unsigned, unsigned&gt; &gt; LiveIns;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">void</span> operator=(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aebc2f9fbeb9a75e650dee6657afc49bb">~MachineRegisterInfo</a>();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">  127</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">return</span> TM.<a class="code" href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">getRegisterInfo</a>();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">  131</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// Ensure another delegate does not take over unless the current</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// delegate first unattaches itself. If we ever need to multicast</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// notifications, we will need to change to using a list.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    assert(TheDelegate == delegate &amp;&amp;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;           <span class="stringliteral">&quot;Only the current delegate can perform reset!&quot;</span>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    TheDelegate = 0;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">  140</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate) {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    assert(delegate &amp;&amp; !TheDelegate &amp;&amp;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;           <span class="stringliteral">&quot;Attempted to set delegate to null, or to change it without &quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;           <span class="stringliteral">&quot;first resetting it!&quot;</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    TheDelegate = delegate;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// Function State</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// isSSA - Returns true when the machine function is in SSA form. Early</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// passes require the machine function to be in SSA form where every virtual</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// register has a single defining instruction.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// The TwoAddressInstructionPass and PHIElimination passes take the machine</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// function out of SSA form when they introduce multiple defs per virtual</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">  159</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">isSSA</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsSSA; }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// leaveSSA - Indicates that the machine function is no longer in SSA form.</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">  162</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a>() { IsSSA = <span class="keyword">false</span>; }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  /// tracksLiveness - Returns true when tracking register liveness accurately.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// While this flag is true, register liveness information in basic block</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// live-in lists and machine instruction operands is accurate. This means it</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// can be used to change the code in ways that affect the values in</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// registers, for example by the register scavenger.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// When this flag is false, liveness is no longer reliable.</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">  172</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">tracksLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TracksLiveness; }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// invalidateLiveness - Indicates that register liveness is no longer being</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  /// tracked accurately.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// This should be called by late passes that invalidate the liveness</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// information.</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">  179</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a>() { TracksLiveness = <span class="keyword">false</span>; }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// Register Info</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// Strictly for use by MachineInstr.cpp.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="comment">// Strictly for use by MachineInstr.cpp.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// Strictly for use by MachineInstr.cpp.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <span class="keywordtype">unsigned</span> NumOps);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// Verify the sanity of the use list for Reg.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// Verify the use list of all registers.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">verifyUseLists</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// reg_begin/reg_end - Provide iteration support to walk over all definitions</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// and uses of a register within the MachineFunction that corresponds to this</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// MachineRegisterInfo object.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> Uses, <span class="keywordtype">bool</span> Defs, <span class="keywordtype">bool</span> SkipDebug&gt;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7e7e757cf0e1dc21a40e4d183d980196">  204</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// Make it a friend so it can access getNextOperandForReg().</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>&gt; <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">  211</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true,true,false&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">  212</a></span>&#160;  reg_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">  215</a></span>&#160;  <span class="keyword">static</span> reg_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a>(0); }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// reg_empty - Return true if there are no instructions using or defining the</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// specified register (it may be live-in).</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">  219</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">reg_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>(); }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// of the specified register, skipping those marked as Debug.</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">  223</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true,true,true&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a>;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">  224</a></span>&#160;  reg_nodbg_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  }</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">  227</a></span>&#160;  <span class="keyword">static</span> reg_nodbg_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a>(0); }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// reg_nodbg_empty - Return true if the only instructions using or defining</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// Reg are Debug instructions.</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">  231</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>();</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// def_iterator/def_begin/def_end - Walk all defs of the specified register.</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">  236</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;false,true,false&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a>;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">  237</a></span>&#160;  def_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">  240</a></span>&#160;  <span class="keyword">static</span> def_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a>(0); }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// def_empty - Return true if there are no instructions defining the</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// specified register (it may be live-in).</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">  244</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>(); }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// hasOneDef - Return true if there is exactly one instruction defining the</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// specified register.</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">  248</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">hasOneDef</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    def_iterator DI = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(RegNo);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">if</span> (DI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>())</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> ++DI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>();</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// use_iterator/use_begin/use_end - Walk all uses of the specified register.</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">  256</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true,false,false&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a>;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">  257</a></span>&#160;  use_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">  260</a></span>&#160;  <span class="keyword">static</span> use_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a>(0); }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// use_empty - Return true if there are no instructions using the specified</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">  264</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  /// hasOneUse - Return true if there is exactly one instruction using the</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// specified register.</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">  268</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">hasOneUse</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    use_iterator UI = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(RegNo);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">if</span> (UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>())</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> ++UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// specified register, skipping those marked as Debug.</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">  277</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true,false,true&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a>;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">  278</a></span>&#160;  use_nodbg_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">  281</a></span>&#160;  <span class="keyword">static</span> use_nodbg_iterator <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a>(0); }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// use_nodbg_empty - Return true if there are no non-Debug instructions</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// using the specified register.</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">  285</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">use_nodbg_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// hasOneNonDBGUse - Return true if there is exactly one non-Debug</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// instruction using the specified register.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a>(<span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// replaceRegWith - Replace all instances of FromReg with ToReg in the</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// except that it also changes any definitions of the register as well.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// Note that it is usually necessary to first constrain ToReg&#39;s register</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// class to match the FromReg constraints using:</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  ///   constrainRegClass(ToReg, getRegClass(FromReg))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// That function will return NULL if the virtual registers have incompatible</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// constraints.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(<span class="keywordtype">unsigned</span> FromReg, <span class="keywordtype">unsigned</span> ToReg);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// getVRegDef - Return the machine instr that defines the specified virtual</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// register or null if none is found.  This assumes that the code is in SSA</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// form, so there should only be one definition.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// getUniqueVRegDef - Return the unique machine instr that defines the</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// specified virtual register or null if none is found.  If there are</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// multiple definitions or no definition, return null.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">getUniqueVRegDef</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// clearKillFlags - Iterate over all the uses of the given register and</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// clear the kill flag from the MachineOperand. This function is used by</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// optimization passes which extend register lifetimes and need only</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// preserve conservative kill flag information.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">clearKillFlags</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">dumpUses</a>(<span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// isConstantPhysReg - Returns true if PhysReg is unallocatable and constant</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// throughout the function.  It is safe to move instructions that read such</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// a physreg.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">isConstantPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// Get an iterator over the pressure sets affected by the given physical or</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// virtual register. If RegUnit is physical, it must be a register unit (from</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  /// MCRegUnitIterator).</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">getPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// Virtual Register Info</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">  /// getRegClass - Return the register class of the specified virtual register.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">  342</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> VRegInfo[<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>].first;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// setRegClass - Set the register class of the specified virtual register.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// constrainRegClass - Constrain the register class of the specified virtual</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// register to be a common subclass of RC and the current register class,</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// but only if the new class has at least MinNumRegs registers.  Return the</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// new register class, or NULL if no such class exists.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// This should only be used when the constraint is known to be trivial, like</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(<span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                               <span class="keywordtype">unsigned</span> MinNumRegs = 0);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// recomputeRegClass - Try to find a legal super-class of Reg&#39;s register</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// class that still satisfies the constraints from the instructions using</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// Reg.  Returns true if Reg was upgraded.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  /// This method can be used after constraints have been removed from a</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  /// virtual register, for example after removing instructions or splitting</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// the live range.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2ad947cc307feb5c01e3c23b28f9fb1f">recomputeRegClass</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a>&amp;);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  /// createVirtualRegister - Create and return a new virtual register in the</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// function with the specified register class.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// getNumVirtRegs - Return the number of virtual registers created.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">  378</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> VRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a665936c9a74ae539c0f4dd590a871016">size</a>(); }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// clearVirtRegs - Remove all virtual registers (after physreg assignment).</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a>();</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  /// setRegAllocationHint - Specify a register allocation hint for the</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  /// specified virtual register.</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">  385</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">setRegAllocationHint</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Type.html">Type</a>, <span class="keywordtype">unsigned</span> PrefReg) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    RegAllocHints[<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>].first  = <a class="code" href="COFFYAML_8cpp.html#a1a011fb5306c47e04b6b5c28a8f593f4">Type</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    RegAllocHints[<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>].second = PrefReg;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// getRegAllocationHint - Return the register allocation hint for the</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// specified virtual register.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span>  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">  393</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span> RegAllocHints[<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>];</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">  /// getSimpleHint - Return the preferred register allocation hint, or 0 if a</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  /// standard simple hint (Type == 0) is not set.</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0b7aa7f27b6bc25e4b5a180ad95c4988">  399</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0b7aa7f27b6bc25e4b5a180ad95c4988">getSimpleHint</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    std::pair&lt;unsigned, unsigned&gt; Hint = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(Reg);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">return</span> Hint.first ? 0 : Hint.second;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">// Physical Register Use Info</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// isPhysRegUsed - Return true if the specified register is used in this</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// function. Also check for clobbered aliases and registers clobbered by</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// function calls with register mask operands.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// This only works after register allocation. It is primarily used by</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// PrologEpilogInserter to determine which callee-saved registers need</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// spilling.</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">  416</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">isPhysRegUsed</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">if</span> (UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(Reg))</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;         Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Units)</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">if</span> (UsedRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(*Units))</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// Mark the specified register unit as used in this function.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// This should only be called during and after register allocation.</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">  428</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">setRegUnitUsed</a>(<span class="keywordtype">unsigned</span> RegUnit) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    UsedRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(RegUnit);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// setPhysRegUsed - Mark the specified register used in this function.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// This should only be called during and after register allocation.</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">  434</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">setPhysRegUsed</a>(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;         Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Units)</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      UsedRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*Units);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  /// addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// This corresponds to the bit mask attached to register mask operands.</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">  442</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a>(<span class="keyword">const</span> uint32_t *RegMask) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff">setBitsNotInMask</a>(RegMask);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  }</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  /// setPhysRegUnused - Mark the specified register unused in this function.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  /// This should only be called during and after register allocation.</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">  448</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">setPhysRegUnused</a>(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(Reg);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;         Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Units)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      UsedRegUnits.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*Units);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">// Reserved Register Info</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// The set of reserved registers must be invariant during register</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// allocation.  For example, the target cannot suddenly decide it needs a</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// frame pointer when the register allocator has already used the frame</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// pointer register for something else.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// These methods can be used by target hooks like hasFP() to avoid changing</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">// the reserved register set during register allocation.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  /// freezeReservedRegs - Called by the register allocator to freeze the set</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  /// of reserved registers before allocation begins.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// reservedRegsFrozen - Returns true after freezeReservedRegs() was called</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// to ensure the set of reserved registers stays constant.</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">  474</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span> !ReservedRegs.<a class="code" href="classllvm_1_1BitVector.html#ab98dc2f3e8a9cc96774d153f79527e9a">empty</a>();</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// canReserveReg - Returns true if PhysReg can be used as a reserved</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  /// register.  Any register can be reserved before freezeReservedRegs() is</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">  /// called.</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">  481</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a>() || ReservedRegs.<a class="code" href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(PhysReg);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">  /// getReservedRegs - Returns a reference to the frozen set of reserved</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  /// registers. This method should always be preferred to calling</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">  /// TRI::getReservedRegs() when possible.</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">  488</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    assert(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a>() &amp;&amp;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;           <span class="stringliteral">&quot;Reserved registers haven&#39;t been frozen yet. &quot;</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;           <span class="stringliteral">&quot;Use TRI::getReservedRegs().&quot;</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">return</span> ReservedRegs;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  }</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// isReserved - Returns true when PhysReg is a reserved register.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// Reserved registers may belong to an allocatable register class, but the</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// target has explicitly requested that they are not used.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">  500</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a>().<a class="code" href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(PhysReg);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">  /// isAllocatable - Returns true when PhysReg belongs to an allocatable</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  /// register class and it hasn&#39;t been reserved.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">  /// Allocatable registers may show up in the allocation order of some virtual</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  /// register, so a register allocator needs to track its liveness and</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  /// availability.</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">  510</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">isAllocatable</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a>(PhysReg) &amp;&amp;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      !<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(PhysReg);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="comment">// LiveIn Management</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">  /// addLiveIn - Add the specified register as a live-in.  Note that it</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">  /// is an error to add the same register to the same set more than once.</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">  521</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> vreg = 0) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    LiveIns.push_back(std::make_pair(Reg, vreg));</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  }</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// Iteration support for the live-ins set.  It&#39;s kept in sorted order</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// by register number.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keyword">typedef</span> std::vector&lt;std::pair&lt;unsigned,unsigned&gt; &gt;::const_iterator</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">  528</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">  529</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> LiveIns.begin(); }</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">  530</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> LiveIns.end(); }</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">  531</a></span>&#160;  <span class="keywordtype">bool</span>            <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> LiveIns.empty(); }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">isLiveIn</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  /// getLiveInPhysReg - If VReg is a live-in virtual register, return the</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  /// corresponding live-in physical register.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">getLiveInPhysReg</a>(<span class="keywordtype">unsigned</span> VReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  /// getLiveInVirtReg - If PReg is a live-in physical register, return the</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  /// corresponding live-in physical register.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">getLiveInVirtReg</a>(<span class="keywordtype">unsigned</span> PReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">  /// EmitLiveInCopies - Emit copies to initialize livein virtual registers</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">  /// into the given entry block.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB,</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI,</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">  /// defusechain_iterator - This class provides iterator support for machine</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">  /// operands in the function that use or define a specific register.  If</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">  /// returns defs.  If neither are true then you are silly and it always</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">  /// returns end().  If SkipDebug is true it skips uses marked Debug</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">  /// when incrementing.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> ReturnUses, <span class="keywordtype">bool</span> ReturnDefs, <span class="keywordtype">bool</span> SkipDebug&gt;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    : <span class="keyword">public</span> std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt; {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Op;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e7e757cf0e1dc21a40e4d183d980196">defusechain_iterator</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *op) : Op(op) {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <span class="comment">// If the first node isn&#39;t one we&#39;re interested in, advance to one that</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <span class="comment">// we are interested in.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">if</span> (op) {</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <span class="keywordflow">if</span> ((!ReturnUses &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>()) ||</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            (!ReturnDefs &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) ||</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;            (SkipDebug &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a98b8c4d84ab695588af9822ccad5a482">isDebug</a>()))</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;          ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      }</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    }</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae42703e0d4c147a9765234011797f5dd">  569</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keyword">typedef</span> std::iterator&lt;std::forward_iterator_tag,</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ace455dc3372bba2d09acc88f2e033a57">  572</a></span>&#160;                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, ptrdiff_t&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ace455dc3372bba2d09acc88f2e033a57">::reference</a> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ace455dc3372bba2d09acc88f2e033a57">reference</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keyword">typedef</span> std::iterator&lt;std::forward_iterator_tag,</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a46e66389b77745f9580c3197ed4454b2">  574</a></span>&#160;                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, ptrdiff_t&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a46e66389b77745f9580c3197ed4454b2">::pointer</a> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a46e66389b77745f9580c3197ed4454b2">pointer</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a3fea5bf9c14c383273b33bab85213aea">  576</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a3fea5bf9c14c383273b33bab85213aea">defusechain_iterator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) : Op(I.Op) {}</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a55bee253af815e8aca566fba06d2576a">  577</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a55bee253af815e8aca566fba06d2576a">defusechain_iterator</a>() : Op(0) {}</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a85aae280900346645797ee5aa824ad80">  579</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a85aae280900346645797ee5aa824ad80">operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;<a class="code" href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">return</span> Op == x.Op;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    }</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae7d31fcf89a2d1fe6e167297fcc0979b">  582</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae7d31fcf89a2d1fe6e167297fcc0979b">operator!=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;<a class="code" href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator==</a>(x);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">    /// atEnd - return true if this iterator is equal to reg_end() on the value.</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a4a3dd7c0c14bb8cc05e2ffe79ee28511">  587</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a4a3dd7c0c14bb8cc05e2ffe79ee28511">atEnd</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Op == 0; }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">// Iterator traversal: forward iteration only</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aab959b932ef315b3a5e6fddb37fdd61c">  590</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aab959b932ef315b3a5e6fddb37fdd61c">operator++</a>() {          <span class="comment">// Preincrement</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      assert(Op &amp;&amp; <span class="stringliteral">&quot;Cannot increment end iterator!&quot;</span>);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      Op = getNextOperandForReg(Op);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      <span class="comment">// All defs come before the uses, so stop def_iterator early.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="keywordflow">if</span> (!ReturnUses) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <span class="keywordflow">if</span> (Op) {</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;          <span class="keywordflow">if</span> (Op-&gt;isUse())</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            Op = 0;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;          <span class="keywordflow">else</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;            assert(!Op-&gt;isDebug() &amp;&amp; <span class="stringliteral">&quot;Can&#39;t have debug defs&quot;</span>);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        <span class="comment">// If this is an operand we don&#39;t care about, skip it.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        <span class="keywordflow">while</span> (Op &amp;&amp; ((!ReturnDefs &amp;&amp; Op-&gt;isDef()) ||</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                      (SkipDebug &amp;&amp; Op-&gt;isDebug())))</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;          Op = getNextOperandForReg(Op);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    }</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a31bb2d00f7fd29d393d7277a290c7df2">  611</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a31bb2d00f7fd29d393d7277a290c7df2">operator++</a>(<span class="keywordtype">int</span>) {        <span class="comment">// Postincrement</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> <a class="code" href="Target_2X86_2README_8txt.html#a82bd4f4b721c049035c0d86cc261eadd">tmp</a> = *<span class="keyword">this</span>; ++*<span class="keyword">this</span>; <span class="keywordflow">return</span> <a class="code" href="Target_2X86_2README_8txt.html#a82bd4f4b721c049035c0d86cc261eadd">tmp</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">    /// skipInstruction - move forward until reaching a different instruction.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">    /// Return the skipped instruction that is no longer pointed to, or NULL if</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">    /// already pointing to end().</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae87727dc0b59afe8bf48fee31a0a2ef3">  618</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae87727dc0b59afe8bf48fee31a0a2ef3">skipInstruction</a>() {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="keywordflow">if</span> (!Op) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = Op-&gt;getParent();</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="keywordflow">do</span> ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <span class="keywordflow">while</span> (Op &amp;&amp; Op-&gt;getParent() == <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    }</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#af1f6c9ceab4df9183c90cb8ab618fac1">  626</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#af1f6c9ceab4df9183c90cb8ab618fac1">skipBundle</a>() {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">if</span> (!Op) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = <a class="code" href="namespacellvm.html#a6f229f5ac8da48709a56d6b6f576454a">getBundleStart</a>(Op-&gt;getParent());</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="keywordflow">do</span> ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordflow">while</span> (Op &amp;&amp; <a class="code" href="namespacellvm.html#a6f229f5ac8da48709a56d6b6f576454a">getBundleStart</a>(Op-&gt;getParent()) == MI);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    }</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a95a32f591bca64490f1fb1d5104e06c8">  634</a></span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a95a32f591bca64490f1fb1d5104e06c8">getOperand</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      assert(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keywordflow">return</span> *Op;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">    /// getOperandNo - Return the operand # of this MachineOperand in its</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">    /// MachineInstr.</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a2ae4c129d83e0b28b8c5ca8691fa0a91">  641</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a2ae4c129d83e0b28b8c5ca8691fa0a91">getOperandNo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      assert(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">return</span> Op - &amp;Op-&gt;getParent()-&gt;getOperand(0);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">// Retrieve a reference to the current operand.</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a6d4daf573a3ddc399f5b2c0418f60414">  647</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a6d4daf573a3ddc399f5b2c0418f60414">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      assert(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="keywordflow">return</span> *Op-&gt;getParent();</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    }</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a2caf49930fecdea382e5b824eb996799">  652</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a2caf49930fecdea382e5b824eb996799">operator-&gt;</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      assert(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="keywordflow">return</span> Op-&gt;getParent();</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  };</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;};</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/// Iterate over the pressure sets affected by the given physical or virtual</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/// register. If Reg is physical, it must be a register unit (from</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/// MCRegUnitIterator).</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html">  662</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> *PSet;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordtype">unsigned</span> Weight;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#ae49ab3841aa11b4d9ff0310bbb884664">  666</a></span>&#160;  <a class="code" href="classllvm_1_1PSetIterator.html#ae49ab3841aa11b4d9ff0310bbb884664">PSetIterator</a>(): PSet(0), Weight(0) {}</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#ad338f538b5f178cead1b10853859d00c">  667</a></span>&#160;  <a class="code" href="classllvm_1_1PSetIterator.html#ad338f538b5f178cead1b10853859d00c">PSetIterator</a>(<span class="keywordtype">unsigned</span> RegUnit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>) {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(RegUnit)) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(RegUnit);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      PSet = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a>(RC);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      Weight = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(RC).<a class="code" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">RegWeight</a>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      PSet = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a>(RegUnit);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      Weight = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a>(RegUnit);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">if</span> (*PSet == -1)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      PSet = 0;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  }</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#ab987130956e71d96d0780a23caa0a438">  681</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PSetIterator.html#ab987130956e71d96d0780a23caa0a438">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> PSet; }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#a7ca0404dfc65936e5050e72a95387017">  683</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PSetIterator.html#a7ca0404dfc65936e5050e72a95387017">getWeight</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Weight; }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#a47e6ee3ced5aa87df1fe9c717ab7caaa">  685</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PSetIterator.html#a47e6ee3ced5aa87df1fe9c717ab7caaa">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *PSet; }</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#afbf236cdeb9a58112b8aefef01c06a5b">  687</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PSetIterator.html#afbf236cdeb9a58112b8aefef01c06a5b">operator++</a>() {</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    assert(isValid() &amp;&amp; <span class="stringliteral">&quot;Invalid PSetIterator.&quot;</span>);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    ++PSet;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">if</span> (*PSet == -1)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      PSet = 0;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;};</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="keyword">inline</span> <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">MachineRegisterInfo::</a></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">  696</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">getPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a>(RegUnit, <span class="keyword">this</span>);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;}</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_ace455dc3372bba2d09acc88f2e033a57"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ace455dc3372bba2d09acc88f2e033a57">llvm::MachineRegisterInfo::defusechain_iterator::reference</a></div><div class="ttdeci">std::iterator&lt; std::forward_iterator_tag, MachineInstr, ptrdiff_t &gt;::reference reference</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00572">MachineRegisterInfo.h:572</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9d7134fb4c7b07bd2fab941063bea585"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">llvm::MachineRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(unsigned PhysReg, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00413">MachineRegisterInfo.cpp:413</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_aab959b932ef315b3a5e6fddb37fdd61c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aab959b932ef315b3a5e6fddb37fdd61c">llvm::MachineRegisterInfo::defusechain_iterator::operator++</a></div><div class="ttdeci">defusechain_iterator &amp; operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00590">MachineRegisterInfo.h:590</a></div></div>
<div class="ttc" id="COFFYAML_8cpp_html_a1a011fb5306c47e04b6b5c28a8f593f4"><div class="ttname"><a href="COFFYAML_8cpp.html#a1a011fb5306c47e04b6b5c28a8f593f4">Type</a></div><div class="ttdeci">COFF::RelocationTypeX86 Type</div><div class="ttdef"><b>Definition:</b> <a href="COFFYAML_8cpp_source.html#l00227">COFFYAML.cpp:227</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00236">BitVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8102e337f77143271ef8ccd4ea2546b3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">llvm::MachineRegisterInfo::setPhysRegUsed</a></div><div class="ttdeci">void setPhysRegUsed(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00434">MachineRegisterInfo.h:434</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_a82bd4f4b721c049035c0d86cc261eadd"><div class="ttname"><a href="Target_2X86_2README_8txt.html#a82bd4f4b721c049035c0d86cc261eadd">tmp</a></div><div class="ttdeci">alloca&lt; 16 x float &gt;, align 16%tmp2=alloca&lt; 16 x float &gt;, align 16 store&lt; 16 x float &gt;%A,&lt; 16 x float &gt; *%tmp%s=bitcast&lt; 16 x float &gt; *%tmp to i8 *%s2=bitcast&lt; 16 x float &gt; *%tmp2 to i8 *call void @llvm.memcpy.i64(i8 *%s, i8 *%s2, i64 64, i32 16)%R=load&lt; 16 x float &gt; *%tmp2 ret&lt; 16 x float &gt;%R}declare void @llvm.memcpy.i64(i8 *nocapture, i8 *nocapture, i64, i32) nounwind which compiles to:_foo:subl $140,%esp movaps%xmm3, 112(%esp) movaps%xmm2, 96(%esp) movaps%xmm1, 80(%esp) movaps%xmm0, 64(%esp) movl 60(%esp),%eax movl%eax, 124(%esp) movl 56(%esp),%eax movl%eax, 120(%esp) movl 52(%esp),%eax&lt; many many more 32-bit copies &gt; movaps(%esp),%xmm0 movaps 16(%esp),%xmm1 movaps 32(%esp),%xmm2 movaps 48(%esp),%xmm3 addl $140,%esp ret On Nehalem, it may even be cheaper to just use movups when unaligned than to fall back to lower-granularity chunks.Implement processor-specific optimizations for parity with GCC on these processors.GCC does two optimizations:1.ix86_pad_returns inserts a noop before ret instructions if immediately preceded by a conditional branch or is the target of a jump.2.ix86_avoid_jump_misspredicts inserts noops in cases where a 16-byte block of code contains more than 3 branches.The first one is done for all AMDs, Core2, and&quot;Generic&quot;The second one is done for:Atom, Pentium Pro, all AMDs, Pentium 4, Nocona, Core 2, and&quot;Generic&quot;Testcase:int x(int a){return(a &amp;0xf0)&gt;&gt;4 tmp</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l01572">Target/X86/README.txt:1572</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">llvm::MachineRegisterInfo::EmitLiveInCopies</a></div><div class="ttdeci">void EmitLiveInCopies(MachineBasicBlock *EntryMBB, const TargetRegisterInfo &amp;TRI, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00371">MachineRegisterInfo.cpp:371</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aea6bca2d194dea4aa5634cf5c394ebdc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">llvm::MachineRegisterInfo::removeRegOperandFromUseList</a></div><div class="ttdeci">void removeRegOperandFromUseList(MachineOperand *MO)</div><div class="ttdoc">Remove MO from its use-def list. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00219">MachineRegisterInfo.cpp:219</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57272aac11db09b0ffe780ee46b2524a"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a57272aac11db09b0ffe780ee46b2524a">llvm::MachineOperand::Reg</a></div><div class="ttdeci">struct llvm::MachineOperand::@32::@33 Reg</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00530">MachineRegisterInfo.h:530</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a035f850aa2492716906dbb0610e98c90"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">llvm::MachineRegisterInfo::leaveSSA</a></div><div class="ttdeci">void leaveSSA()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00162">MachineRegisterInfo.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00104">MachineRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00521">MachineRegisterInfo.h:521</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_ae49ab3841aa11b4d9ff0310bbb884664"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#ae49ab3841aa11b4d9ff0310bbb884664">llvm::PSetIterator::PSetIterator</a></div><div class="ttdeci">PSetIterator()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00666">MachineRegisterInfo.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_ab987130956e71d96d0780a23caa0a438"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#ab987130956e71d96d0780a23caa0a438">llvm::PSetIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00681">MachineRegisterInfo.h:681</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac02c0424a7e7a4021fd9efc0a71d7473"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00285">MachineRegisterInfo.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff"><div class="ttname"><a href="classllvm_1_1BitVector.html#a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff">llvm::BitVector::setBitsNotInMask</a></div><div class="ttdeci">void setBitsNotInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00509">BitVector.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a6d4daf573a3ddc399f5b2c0418f60414"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a6d4daf573a3ddc399f5b2c0418f60414">llvm::MachineRegisterInfo::defusechain_iterator::operator*</a></div><div class="ttdeci">MachineInstr &amp; operator*() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00647">MachineRegisterInfo.h:647</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00489">MCRegisterInfo.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a4a3dd7c0c14bb8cc05e2ffe79ee28511"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a4a3dd7c0c14bb8cc05e2ffe79ee28511">llvm::MachineRegisterInfo::defusechain_iterator::atEnd</a></div><div class="ttdeci">bool atEnd() const </div><div class="ttdoc">atEnd - return true if this iterator is equal to reg_end() on the value. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00587">MachineRegisterInfo.h:587</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8705cbdb90fa57e99be882bf39c2983f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">llvm::TargetRegisterInfo::getRegClassPressureSets</a></div><div class="ttdeci">virtual const int * getRegClassPressureSets(const TargetRegisterClass *RC) const =0</div></div>
<div class="ttc" id="README-SSE_8txt_html_a5775c44f1af915246431618090e08c0e"><div class="ttname"><a href="README-SSE_8txt.html#a5775c44f1af915246431618090e08c0e">x</a></div><div class="ttdeci">=x?x:x+x x</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00798">README-SSE.txt:798</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a355ba266da19094cc0948311c431768e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a></div><div class="ttdeci">static use_nodbg_iterator use_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00281">MachineRegisterInfo.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83ac2b4f9a72254806bbb4b9958ddb43"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">llvm::MachineRegisterInfo::canReserveReg</a></div><div class="ttdeci">bool canReserveReg(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00481">MachineRegisterInfo.h:481</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e2e403e3e1f758b87c25302090c96c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">llvm::MachineRegisterInfo::clearVirtRegs</a></div><div class="ttdeci">void clearVirtRegs()</div><div class="ttdoc">clearVirtRegs - Remove all virtual registers (after physreg assignment). </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00120">MachineRegisterInfo.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab1d52ba3366d25ff35ad6687bc5c0afd"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">llvm::TargetRegisterInfo::getRegUnitWeight</a></div><div class="ttdeci">virtual unsigned getRegUnitWeight(unsigned RegUnit) const =0</div><div class="ttdoc">Get the weight in units of pressure for this register unit. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7601a4f2f42c043d01b6921b2b3b00b0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00488">MachineRegisterInfo.h:488</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html_a32b408e5af4640ae72ec5c972ab6d7e9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a32b408e5af4640ae72ec5c972ab6d7e9">llvm::MachineRegisterInfo::Delegate::~Delegate</a></div><div class="ttdeci">virtual ~Delegate()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00037">MachineRegisterInfo.h:37</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a85aae280900346645797ee5aa824ad80"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a85aae280900346645797ee5aa824ad80">llvm::MachineRegisterInfo::defusechain_iterator::operator==</a></div><div class="ttdeci">bool operator==(const defusechain_iterator &amp;x) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00579">MachineRegisterInfo.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00378">MachineRegisterInfo.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4fd97262962a7fd0e40781951c0985e3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">llvm::MachineRegisterInfo::use_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, true &gt; use_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00277">MachineRegisterInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00260">MachineRegisterInfo.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">llvm::MachineRegisterInfo::Delegate</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad16757f9cbc47efd10d56db0d46b2467"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">llvm::MachineRegisterInfo::use_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, false &gt; use_iterator</div><div class="ttdoc">use_iterator/use_begin/use_end - Walk all uses of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00256">MachineRegisterInfo.h:256</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00127">MachineRegisterInfo.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacf576836c018b7d4a484110a1920815"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00393">MachineRegisterInfo.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00342">MachineRegisterInfo.h:342</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad32d5b4fe86449641427a131c27c03f7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">llvm::MachineRegisterInfo::freezeReservedRegs</a></div><div class="ttdeci">void freezeReservedRegs(const MachineFunction &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00407">MachineRegisterInfo.cpp:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a31bb2d00f7fd29d393d7277a290c7df2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a31bb2d00f7fd29d393d7277a290c7df2">llvm::MachineRegisterInfo::defusechain_iterator::operator++</a></div><div class="ttdeci">defusechain_iterator operator++(int)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00611">MachineRegisterInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a84e2447414c8ad02b53135e85b26ebac"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned Reg, unsigned Type, unsigned PrefReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00385">MachineRegisterInfo.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_ae7d31fcf89a2d1fe6e167297fcc0979b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae7d31fcf89a2d1fe6e167297fcc0979b">llvm::MachineRegisterInfo::defusechain_iterator::operator!=</a></div><div class="ttdeci">bool operator!=(const defusechain_iterator &amp;x) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00582">MachineRegisterInfo.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html"><div class="ttname"><a href="classllvm_1_1IndexedMap.html">llvm::IndexedMap</a></div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00031">IndexedMap.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5e4b09e8d0f31b43fd5a912ed288bccb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">llvm::MachineRegisterInfo::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00343">MachineRegisterInfo.cpp:343</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0b7aa7f27b6bc25e4b5a180ad95c4988"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0b7aa7f27b6bc25e4b5a180ad95c4988">llvm::MachineRegisterInfo::getSimpleHint</a></div><div class="ttdeci">unsigned getSimpleHint(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00399">MachineRegisterInfo.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_ad338f538b5f178cead1b10853859d00c"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#ad338f538b5f178cead1b10853859d00c">llvm::PSetIterator::PSetIterator</a></div><div class="ttdeci">PSetIterator(unsigned RegUnit, const MachineRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00667">MachineRegisterInfo.h:667</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="MachineInstrBundle_8h_html"><div class="ttname"><a href="MachineInstrBundle_8h.html">MachineInstrBundle.h</a></div></div>
<div class="ttc" id="IndexedMap_8h_html"><div class="ttname"><a href="IndexedMap_8h.html">IndexedMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00052">MachineRegisterInfo.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa3adf149b595b297d3acb46f7e3aa8ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">llvm::TargetRegisterInfo::isInAllocatableClass</a></div><div class="ttdeci">bool isInAllocatableClass(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00330">TargetRegisterInfo.h:330</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af7083a77ea4e68dd4982ae6e03b6ced0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, true &gt; reg_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00223">MachineRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3d8676cfdbb137a8492c020c50bae218"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">llvm::MachineRegisterInfo::reservedRegsFrozen</a></div><div class="ttdeci">bool reservedRegsFrozen() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00474">MachineRegisterInfo.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_afbf236cdeb9a58112b8aefef01c06a5b"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#afbf236cdeb9a58112b8aefef01c06a5b">llvm::PSetIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00687">MachineRegisterInfo.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a2ae4c129d83e0b28b8c5ca8691fa0a91"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a2ae4c129d83e0b28b8c5ca8691fa0a91">llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo</a></div><div class="ttdeci">unsigned getOperandNo() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00641">MachineRegisterInfo.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00044">Type.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a008f499ae277e4936b5b897ddb4bcb7e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_ab98dc2f3e8a9cc96774d153f79527e9a"><div class="ttname"><a href="classllvm_1_1BitVector.html#ab98dc2f3e8a9cc96774d153f79527e9a">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00113">BitVector.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a957027d4e9d0442f3bf1a0d7db0ba253"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">unsigned getLiveInVirtReg(unsigned PReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00361">MachineRegisterInfo.cpp:361</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aab02e22a5eb05431890303cdeb8d0479"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">llvm::MachineRegisterInfo::tracksLiveness</a></div><div class="ttdeci">bool tracksLiveness() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00172">MachineRegisterInfo.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00275">BitVector.h:275</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a065b781864f9b2dde935b04cf0c6fb76"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight::RegWeight</a></div><div class="ttdeci">unsigned RegWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00209">TargetRegisterInfo.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a3fea5bf9c14c383273b33bab85213aea"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a3fea5bf9c14c383273b33bab85213aea">llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator</a></div><div class="ttdeci">defusechain_iterator(const defusechain_iterator &amp;I)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00576">MachineRegisterInfo.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a46e66389b77745f9580c3197ed4454b2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a46e66389b77745f9580c3197ed4454b2">llvm::MachineRegisterInfo::defusechain_iterator::pointer</a></div><div class="ttdeci">std::iterator&lt; std::forward_iterator_tag, MachineInstr, ptrdiff_t &gt;::pointer pointer</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00574">MachineRegisterInfo.h:574</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aebc2f9fbeb9a75e650dee6657afc49bb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aebc2f9fbeb9a75e650dee6657afc49bb">llvm::MachineRegisterInfo::~MachineRegisterInfo</a></div><div class="ttdeci">~MachineRegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00039">MachineRegisterInfo.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55dc7cf067f4fdc07a902ca0f3e3a87d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight</a></div><div class="ttdeci">virtual const RegClassWeight &amp; getRegClassWeight(const TargetRegisterClass *RC) const =0</div><div class="ttdoc">Get the weight in units of pressure for this register class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a22fda1d7656257f4d73bdd3ad5341474"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">llvm::MachineRegisterInfo::setPhysRegUnused</a></div><div class="ttdeci">void setPhysRegUnused(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00448">MachineRegisterInfo.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00337">BitVector.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8b43b880d693311e4375195ab5a95596"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00268">MachineRegisterInfo.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_a7ca0404dfc65936e5050e72a95387017"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#a7ca0404dfc65936e5050e72a95387017">llvm::PSetIterator::getWeight</a></div><div class="ttdeci">unsigned getWeight() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00683">MachineRegisterInfo.h:683</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a017c4ebe5112a2521ee37dfe1e78236c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00510">MachineRegisterInfo.h:510</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00529">MachineRegisterInfo.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a721b3ae1a20e295cc4f1143958ad3884"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">llvm::MachineRegisterInfo::invalidateLiveness</a></div><div class="ttdeci">void invalidateLiveness()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00179">MachineRegisterInfo.h:179</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6208e23829aa84a5e95a1034c68c2fd6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">llvm::MachineRegisterInfo::resetDelegate</a></div><div class="ttdeci">void resetDelegate(Delegate *delegate)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00131">MachineRegisterInfo.h:131</a></div></div>
<div class="ttc" id="Compiler_8h_html_aacca75352b8e153274310c374564eb01"><div class="ttname"><a href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a></div><div class="ttdeci">#define LLVM_DELETED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00137">Compiler.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_a47e6ee3ced5aa87df1fe9c717ab7caaa"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#a47e6ee3ced5aa87df1fe9c717ab7caaa">llvm::PSetIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00685">MachineRegisterInfo.h:685</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3a8e37a5bdd95e6bc921cc0855a3dbf1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00319">MachineRegisterInfo.cpp:319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00293">MachineRegisterInfo.cpp:293</a></div></div>
<div class="ttc" id="namespacellvm_html_a6f229f5ac8da48709a56d6b6f576454a"><div class="ttname"><a href="namespacellvm.html#a6f229f5ac8da48709a56d6b6f576454a">llvm::getBundleStart</a></div><div class="ttdeci">MachineInstr * getBundleStart(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00046">MachineInstrBundle.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a66efe5c5561969cd4506c421daaf9bf3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00237">MachineRegisterInfo.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa56d6df38730dbdfc54792b291b05254"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">llvm::MachineRegisterInfo::verifyUseList</a></div><div class="ttdeci">void verifyUseList(unsigned Reg) const </div><div class="ttdoc">Verify the sanity of the use list for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00133">MachineRegisterInfo.cpp:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a506447dd6402590e58fe1492fa824c01"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">llvm::MachineRegisterInfo::isSSA</a></div><div class="ttdeci">bool isSSA() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00159">MachineRegisterInfo.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_af1f6c9ceab4df9183c90cb8ab618fac1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#af1f6c9ceab4df9183c90cb8ab618fac1">llvm::MachineRegisterInfo::defusechain_iterator::skipBundle</a></div><div class="ttdeci">MachineInstr * skipBundle()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00626">MachineRegisterInfo.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adac1aac8509b299918a6cae29ead3cdb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">llvm::MachineRegisterInfo::hasOneDef</a></div><div class="ttdeci">bool hasOneDef(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00248">MachineRegisterInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2ad947cc307feb5c01e3c23b28f9fb1f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2ad947cc307feb5c01e3c23b28f9fb1f">llvm::MachineRegisterInfo::recomputeRegClass</a></div><div class="ttdeci">bool recomputeRegClass(unsigned Reg, const TargetMachine &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00069">MachineRegisterInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a2caf49930fecdea382e5b824eb996799"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a2caf49930fecdea382e5b824eb996799">llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;</a></div><div class="ttdeci">MachineInstr * operator-&gt;() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00652">MachineRegisterInfo.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a95a32f591bca64490f1fb1d5104e06c8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a95a32f591bca64490f1fb1d5104e06c8">llvm::MachineRegisterInfo::defusechain_iterator::getOperand</a></div><div class="ttdeci">MachineOperand &amp; getOperand() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00634">MachineRegisterInfo.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e7e757cf0e1dc21a40e4d183d980196"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e7e757cf0e1dc21a40e4d183d980196">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdeci">friend class defusechain_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00204">MachineRegisterInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html"><div class="ttname"><a href="classllvm_1_1PSetIterator.html">llvm::PSetIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00662">MachineRegisterInfo.h:662</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2f9819f230628888e3e68de292ecd602"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00257">MachineRegisterInfo.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00269">MachineOperand.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8be4959abd44b6fbd158dba0d7c315bc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00327">MachineRegisterInfo.cpp:327</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0c29744c3bf19d281c32726176892c02"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">llvm::MachineRegisterInfo::getPressureSets</a></div><div class="ttdeci">PSetIterator getPressureSets(unsigned RegUnit) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00696">MachineRegisterInfo.h:696</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a332a199272a80afabcfd9e79c9c97d00"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">llvm::MachineRegisterInfo::setRegUnitUsed</a></div><div class="ttdeci">void setRegUnitUsed(unsigned RegUnit)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00428">MachineRegisterInfo.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a890f0083e12db63b68eb74781d16230e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">llvm::TargetRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">virtual const int * getRegUnitPressureSets(unsigned RegUnit) const =0</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac386aa863d0dc665f4b7da757f60054b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask</a></div><div class="ttdeci">void addPhysRegsUsedFromRegMask(const uint32_t *RegMask)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00442">MachineRegisterInfo.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a94d3a48b807d71fd89867d73988b08fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00338">MachineRegisterInfo.cpp:338</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a70b47eca6a99c87b81f4c1b1455dc090"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">llvm::TargetMachine::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00140">Target/TargetMachine.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_a665936c9a74ae539c0f4dd590a871016"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#a665936c9a74ae539c0f4dd590a871016">llvm::IndexedMap::size</a></div><div class="ttdeci">StorageT::size_type size() const </div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00075">IndexedMap.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad9164d2a330b1f92627fd5fc66fb00af"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">llvm::MachineRegisterInfo::reg_empty</a></div><div class="ttdeci">bool reg_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00219">MachineRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abf69f92f1977440a4e443a26baeb73c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00308">MachineRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a728707da8d5c6832316ff91231f3c2ef"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">llvm::MachineRegisterInfo::reg_nodbg_end</a></div><div class="ttdeci">static reg_nodbg_iterator reg_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00227">MachineRegisterInfo.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00528">MachineRegisterInfo.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a55bee253af815e8aca566fba06d2576a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a55bee253af815e8aca566fba06d2576a">llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator</a></div><div class="ttdeci">defusechain_iterator()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00577">MachineRegisterInfo.h:577</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9df1bfa4ea667aa1e2accb650b62187b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">llvm::MachineRegisterInfo::dumpUses</a></div><div class="ttdeci">void dumpUses(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00401">MachineRegisterInfo.cpp:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00240">MachineRegisterInfo.h:240</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac5404d4d06697b34463e7dc2fc656578"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">llvm::MachineRegisterInfo::def_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; false, true, false &gt; def_iterator</div><div class="ttdoc">def_iterator/def_begin/def_end - Walk all defs of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00236">MachineRegisterInfo.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc3fbc2c69e7a73deb6dcaa7081cf558"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00531">MachineRegisterInfo.h:531</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a557ce2bfb3c946e43d65d750b2537987"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">llvm::MachineRegisterInfo::moveOperands</a></div><div class="ttdeci">void moveOperands(MachineOperand *Dst, MachineOperand *Src, unsigned NumOps)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00248">MachineRegisterInfo.cpp:248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a98b8c4d84ab695588af9822ccad5a482"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a98b8c4d84ab695588af9822ccad5a482">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00314">MachineOperand.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afef4b73d23e882692f002b5e85f1edcb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00244">MachineRegisterInfo.h:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe3c98b9803fa6a21eca279173c27b12"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00416">MachineRegisterInfo.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00046">MachineRegisterInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8d788d22cfaad654abf383f817e12add"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">llvm::MachineRegisterInfo::setDelegate</a></div><div class="ttdeci">void setDelegate(Delegate *delegate)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00140">MachineRegisterInfo.h:140</a></div></div>
<div class="ttc" id="structllvm_1_1VirtReg2IndexFunctor_html"><div class="ttname"><a href="structllvm_1_1VirtReg2IndexFunctor.html">llvm::VirtReg2IndexFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00860">TargetRegisterInfo.h:860</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adfeaea4e5c82dea47ff9aa1f8367104c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">llvm::MachineRegisterInfo::reg_begin</a></div><div class="ttdeci">reg_iterator reg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00212">MachineRegisterInfo.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html_a3da97de747916863d0b55bfdffd5f290"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister</a></div><div class="ttdeci">virtual void MRI_NoteNewVirtualRegister(unsigned Reg)=0</div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="namespacellvm_html_a162c90bc179a6359438d060722bee35f"><div class="ttname"><a href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">llvm::operator==</a></div><div class="ttdeci">bool operator==(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01684">APInt.h:1684</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aedd372555283b71cb5be32c4fcb68921"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">llvm::MachineRegisterInfo::verifyUseLists</a></div><div class="ttdeci">void verifyUseLists() const </div><div class="ttdoc">Verify the use list of all registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00170">MachineRegisterInfo.cpp:170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5ccf3c33d602c228a2d76b31c732628d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">llvm::MachineRegisterInfo::reg_nodbg_begin</a></div><div class="ttdeci">reg_nodbg_iterator reg_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00224">MachineRegisterInfo.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1d8edf72c1d3e14e4d2396b98e07ad72"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a></div><div class="ttdeci">static reg_iterator reg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00215">MachineRegisterInfo.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00204">MachineRegisterInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a02fe85b8fe3fb016d9b13f9ee05748b8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">llvm::MachineRegisterInfo::reg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, false &gt; reg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00211">MachineRegisterInfo.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab81d87ea1face18fab38091303d87d2a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00231">MachineRegisterInfo.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aad684f050965249161650dcdf5a58fa4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">llvm::MachineRegisterInfo::use_nodbg_begin</a></div><div class="ttdeci">use_nodbg_iterator use_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00278">MachineRegisterInfo.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_ae87727dc0b59afe8bf48fee31a0a2ef3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae87727dc0b59afe8bf48fee31a0a2ef3">llvm::MachineRegisterInfo::defusechain_iterator::skipInstruction</a></div><div class="ttdeci">MachineInstr * skipInstruction()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00618">MachineRegisterInfo.h:618</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5df7952ff9c1e97b9ee98c2a3f74037f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">llvm::MachineRegisterInfo::getLiveInPhysReg</a></div><div class="ttdeci">unsigned getLiveInPhysReg(unsigned VReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00352">MachineRegisterInfo.cpp:352</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0be07e313486cf812c3bab6cfc1da620"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00264">MachineRegisterInfo.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af7f7e5eb5b55add81ed8fe39ac83b9c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">llvm::MachineRegisterInfo::addRegOperandToUseList</a></div><div class="ttdeci">void addRegOperandToUseList(MachineOperand *MO)</div><div class="ttdoc">Add MO to the linked list of operands for its register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00180">MachineRegisterInfo.cpp:180</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:59:52 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
