Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Oct  4 15:43:15 2021
| Host         : rafa-ThinkPad-S5-Yoga-15 running 64-bit Linux Mint 20
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           14 |
| Yes          | No                    | No                     |              58 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                  Enable Signal                 |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  clock_BUFG           |                                                |                                                         |                1 |              1 |
|  rx_state_reg[enable] | inst_Programmer/memory[3]_1                    |                                                         |                1 |              4 |
|  clk_IBUF_BUFG        | inst_Programmer/inst_UART/sample               | inst_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0     |                1 |              4 |
|  clock_BUFG           |                                                | inst_Programmer/bussy                                   |                2 |              5 |
|  rx_state_reg[enable] | inst_Programmer/memory[5]_2                    |                                                         |                2 |              7 |
|  rx_state_reg[enable] | inst_Programmer/memory[1]_3                    |                                                         |                2 |              8 |
|  rx_state_reg[enable] | inst_Programmer/memory[2]_4                    |                                                         |                4 |              8 |
|  clk_IBUF_BUFG        | inst_Programmer/inst_UART/rx_state_next[nbits] | inst_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0     |                3 |              9 |
|  rx_state_reg[enable] |                                                |                                                         |                5 |             10 |
|  clock_BUFG           | inst_ROM/reg_reg[4]_0                          | inst_Programmer/bussy                                   |                4 |             16 |
|  clock_BUFG           | inst_ROM/reg_reg_4_sn_1                        | inst_Programmer/bussy                                   |                4 |             16 |
|  clk_IBUF_BUFG        |                                                |                                                         |                7 |             16 |
|  clk_IBUF_BUFG        |                                                | inst_Display_Controller/clock_divide_counter[0]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_0                    |                                                         |                7 |             26 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_1                    |                                                         |                7 |             26 |
|  clk_IBUF_BUFG        |                                                | inst_Clock_Divider/clear                                |                7 |             27 |
|  rx_state_reg[enable] | inst_Programmer/inst_UART/E[0]                 |                                                         |                8 |             31 |
+-----------------------+------------------------------------------------+---------------------------------------------------------+------------------+----------------+


